Fitter Place Stage Report for quartus_compile
Thu Feb 29 17:14:56 2024
Quartus Prime Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Global & Other Fast Signals Summary
  6. Global Signal Visualization
  7. Global & Other Fast Signals Details
  8. Non-Global High Fan-Out Signals
  9. Fitter RAM Summary
 10. Fitter Physical RAM Information
 11. Fitter DSP Block Usage Summary
 12. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,138 / 449,280       ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 5,138                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,335 / 449,280       ; 1 %   ;
;         [a] ALMs used for LUT logic and register circuitry  ; 2,158                 ;       ;
;         [b] ALMs used for LUT logic                         ; 810                   ;       ;
;         [c] ALMs used for register circuitry                ; 2,717                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 650                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,409 / 449,280       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 212 / 449,280         ; < 1 % ;
;         [a] Due to location constrained logic               ; 1                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 8                     ;       ;
;         [c] Due to LAB input limits                         ; 3                     ;       ;
;         [d] Due to virtual I/Os                             ; 200                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 792 / 44,928          ; 2 %   ;
;     -- Logic LABs                                           ; 727                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 65                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,917                 ;       ;
;     -- 8 input functions                                    ; 3                     ;       ;
;     -- 7 input functions                                    ; 6                     ;       ;
;     -- 6 input functions                                    ; 321                   ;       ;
;     -- 5 input functions                                    ; 1,401                 ;       ;
;     -- 4 input functions                                    ; 705                   ;       ;
;     -- <=3 input functions                                  ; 2,481                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,146                 ;       ;
; Memory ALUT usage                                           ; 894                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 894                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 12,302                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- LAB logic registers:                             ;                       ;       ;
;             -- Primary logic registers                      ; 9,748 / 898,560       ; 1 %   ;
;             -- Secondary logic registers                    ; 1,660 / 898,560       ; < 1 % ;
;         -- Hyper-Registers:                                 ; 894                   ;       ;
;                                                             ;                       ;       ;
; Register control circuitry for power estimation             ; 0                     ;       ;
;                                                             ;                       ;       ;
; ALMs adjustment for power estimation                        ; 612                   ;       ;
;                                                             ;                       ;       ;
; I/O pins                                                    ; 0 / 666               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 53                ; 0 %   ;
;     -- Dedicated input pins                                 ; 3 / 102               ; 3 %   ;
;                                                             ;                       ;       ;
; M20K blocks                                                 ; 30 / 5,461            ; < 1 % ;
; Total MLAB memory bits                                      ; 25,520                ;       ;
; Total block memory bits                                     ; 339,008 / 111,841,280 ; < 1 % ;
; Total block memory implementation bits                      ; 614,400 / 111,841,280 ; < 1 % ;
;                                                             ;                       ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 2,592             ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                     ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 2                     ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                     ;       ;
;                                                             ;                       ;       ;
; IOPLLs                                                      ; 0 / 9                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
; Impedance control blocks                                    ; 0 / 16                ; 0 %   ;
; Maximum fan-out                                             ; 15128                 ;       ;
; Highest non-global fan-out                                  ; 733                   ;       ;
; Total fan-out                                               ; 69748                 ;       ;
; Average fan-out                                             ; 3.64                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                      ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                                            ; 5137.9 (300.5)       ; 6334.0 (168.0)                   ; 1407.0 (67.5)                                     ; 210.9 (200.0)                    ; 650.0 (0.0)          ; 4917 (0)            ; 12302 (401)               ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                                               ; 4837.4 (0.5)         ; 6166.0 (0.5)                     ; 1339.5 (0.0)                                      ; 10.9 (0.0)                       ; 650.0 (0.0)          ; 4917 (1)            ; 11901 (0)                 ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                                                   ; 4836.9 (0.0)         ; 6165.5 (0.0)                     ; 1339.5 (0.0)                                      ; 10.9 (0.0)                       ; 650.0 (0.0)          ; 4916 (0)            ; 11901 (0)                 ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                                                     ; 4491.4 (0.3)         ; 5697.8 (0.5)                     ; 1214.8 (0.2)                                      ; 8.4 (0.0)                        ; 650.0 (0.0)          ; 4664 (1)            ; 10833 (0)                 ; 0 (0)         ; 158784            ; 19    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                                               ; 4483.7 (0.0)         ; 5686.6 (0.0)                     ; 1211.2 (0.0)                                      ; 8.4 (0.0)                        ; 650.0 (0.0)          ; 4652 (0)            ; 10813 (0)                 ; 0 (0)         ; 158784            ; 19    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B0_runOnce|                                                                                                                       ; 137.3 (0.0)          ; 194.3 (0.0)                      ; 56.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 200 (0)             ; 343 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_bb_B0_runOnce                                               ; N/A          ;
;                   |theatax_B0_runOnce_merge|                                                                                                                 ; 17.9 (0.0)           ; 24.7 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B0_runOnce_merge                                            ; N/A          ;
;                      |theatax_B0_runOnce_merge_storage|                                                                                                      ; 17.9 (0.0)           ; 24.7 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B0_runOnce_merge_storage                                    ; N/A          ;
;                         |theatax_B0_runOnce_merge_storage|                                                                                                   ; 16.0 (0.0)           ; 21.7 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 16.0 (2.3)           ; 21.7 (4.1)                       ; 5.6 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (6)              ; 34 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.6 (5.5)            ; 8.8 (7.3)                        ; 2.2 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.1 (5.9)            ; 8.8 (7.3)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B0_runOnce_stall_region|                                                                                                       ; 119.4 (0.6)          ; 169.6 (1.2)                      ; 50.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (1)             ; 303 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B0_runOnce_stall_region                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|                                                                                           ; 53.4 (0.0)           ; 78.0 (0.0)                       ; 24.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_token_i1_wt_limpop_0                        ; N/A          ;
;                         |thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|                                                                                        ; 53.4 (0.0)           ; 78.0 (0.0)                       ; 24.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1                                                                                                                                                                                                                                                                                                                                       ; acl_pop_stall_latency                                            ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 17.1 (0.0)           ; 23.9 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.1 (2.7)           ; 23.9 (3.9)                       ; 6.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (7)              ; 42 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.8 (4.7)            ; 8.5 (7.0)                        ; 2.7 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.6 (7.5)            ; 11.5 (10.0)                      ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |sync_inst|                                                                                                                       ; 9.6 (2.5)            ; 16.3 (5.6)                       ; 6.7 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 34 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst                                                                                                                                                                                                                                                                                                                             ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                               |acl_sync_stall_latency_inst|                                                                                                  ; 6.6 (6.1)            ; 9.9 (9.1)                        ; 3.3 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 19 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                                 ; acl_sync_stall_latency                                           ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 26.7 (0.0)           ; 37.8 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 26.7 (3.5)           ; 37.8 (6.9)                       ; 11.0 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 62 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.6 (5.3)            ; 8.6 (7.1)                        ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_empty.almost_empty_inst|                                                                                       ; 7.7 (6.6)            ; 10.3 (8.8)                       ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.9 (7.8)            ; 12.0 (10.5)                      ; 3.1 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_wt_limpush_atax1|                                                                                         ; 63.3 (0.0)           ; 87.4 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_token_i1_wt_limpush_0                      ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_wt_limpush_atax1|                                                                                      ; 63.3 (1.4)           ; 87.4 (3.5)                       ; 24.1 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (4)              ; 156 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                                                                                                                                                                   ; acl_push_stall_latency                                           ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_empty|                                                                                                      ; 7.5 (6.4)            ; 10.7 (9.2)                       ; 3.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_empty                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_empty|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_full|                                                                                                       ; 9.2 (7.9)            ; 10.9 (9.4)                       ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_full                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_full|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_early_valid|                                                                                                       ; 8.6 (7.4)            ; 10.9 (9.4)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_early_valid                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_early_valid|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |desync_inst|                                                                                                                     ; 2.6 (2.2)            ; 4.6 (3.6)                        ; 1.9 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|desync_inst                                                                                                                                                                                                                                                                                                                       ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 15.8 (0.0)           ; 22.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 15.8 (2.3)           ; 22.5 (4.0)                       ; 6.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 40 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.1 (5.9)            ; 9.0 (7.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 6.4 (5.3)            ; 9.5 (8.0)                        ; 3.1 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 17.9 (0.0)           ; 23.5 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.9 (2.8)           ; 23.5 (4.7)                       ; 5.6 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 41 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.0 (5.8)            ; 8.5 (7.0)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.0 (6.9)            ; 10.3 (8.8)                       ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B10|                                                                                                                              ; 109.4 (0.0)          ; 135.8 (0.0)                      ; 26.5 (0.0)                                        ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 148 (0)             ; 221 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_merge|                                                                                                                        ; 44.3 (0.0)           ; 49.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B10_merge                                                   ; N/A          ;
;                      |theatax_B10_merge_storage|                                                                                                             ; 44.3 (0.0)           ; 49.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B10_merge_storage                                           ; N/A          ;
;                         |theatax_B10_merge_storage|                                                                                                          ; 42.4 (0.0)           ; 46.5 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 42.4 (2.3)           ; 46.5 (3.2)                       ; 4.1 (0.9)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (6)              ; 61 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.5 (5.3)            ; 7.8 (6.3)                        ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                    ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                     ; dpram_oi42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.3)            ; 8.1 (6.6)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.2 (8.9)           ; 11.5 (10.0)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                                                              ; 65.1 (1.4)           ; 86.2 (1.5)                       ; 21.3 (0.1)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 98 (1)              ; 154 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                                                        ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                                                     ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                                               ; acl_push_stall_latency_zero_width                                ; N/A          ;
;                            |acl_push_stall_latency_inst|                                                                                                     ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst                                                                                                                                                                                                                                                                                                                   ; acl_push_stall_latency                                           ; N/A          ;
;                               |backedge_fifo|                                                                                                                ; 27.2 (0.0)           ; 36.2 (0.0)                       ; 9.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 27.2 (4.1)           ; 36.2 (5.7)                       ; 9.1 (1.6)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 63 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.3 (5.1)            ; 9.0 (7.5)                        ; 2.7 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 8.1 (7.0)            ; 10.6 (9.1)                       ; 2.6 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.7 (7.6)            ; 11.0 (9.5)                       ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |desync_inst|                                                                                                                  ; 2.1 (1.8)            ; 3.6 (3.1)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|desync_inst                                                                                                                                                                                                                                                                                                       ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |downstream_fifo|                                                                                                              ; 15.2 (0.0)           ; 19.9 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 15.2 (2.0)           ; 19.9 (3.0)                       ; 4.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 36 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.2 (6.0)            ; 7.9 (6.4)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 6.0 (4.9)            ; 9.0 (7.5)                        ; 3.0 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |upstream_fifo|                                                                                                                ; 17.3 (0.0)           ; 22.5 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 17.3 (2.0)           ; 22.5 (3.3)                       ; 5.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 33 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.6)            ; 8.8 (7.3)                        ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.6 (7.3)            ; 10.4 (8.9)                       ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 2.6 (2.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B11|                                                                                                                              ; 28.1 (0.0)           ; 37.2 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11                                                      ; N/A          ;
;                   |theatax_B11_merge|                                                                                                                        ; 27.6 (0.0)           ; 36.6 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B11_merge                                                   ; N/A          ;
;                      |theatax_B11_merge_storage|                                                                                                             ; 27.6 (0.0)           ; 36.6 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B11_merge_storage                                           ; N/A          ;
;                         |theatax_B11_merge_storage|                                                                                                          ; 25.7 (0.0)           ; 33.6 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 25.7 (2.4)           ; 33.6 (3.8)                       ; 7.9 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 45 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.1 (4.9)            ; 9.0 (7.5)                        ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.7 (6.6)            ; 9.0 (7.5)                        ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.5 (8.2)            ; 11.7 (10.2)                      ; 2.2 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B11_stall_region|                                                                                                              ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B11_stall_region                                         ; N/A          ;
;                |thebb_atax_B12|                                                                                                                              ; 184.0 (0.0)          ; 248.4 (0.0)                      ; 64.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 296 (0)             ; 477 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_merge|                                                                                                                        ; 34.8 (0.0)           ; 43.6 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B12_merge                                                   ; N/A          ;
;                      |theatax_B12_merge_storage|                                                                                                             ; 34.8 (0.0)           ; 43.6 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B12_merge_storage                                           ; N/A          ;
;                         |theatax_B12_merge_storage|                                                                                                          ; 32.9 (0.0)           ; 40.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.9 (2.6)           ; 40.8 (4.2)                       ; 7.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.2 (5.2)            ; 7.5 (6.2)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.3 (6.1)            ; 8.1 (6.6)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.6 (7.5)            ; 10.3 (8.8)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.2 (6.9)            ; 10.6 (9.1)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                                                              ; 149.2 (1.6)          ; 204.8 (3.0)                      ; 55.7 (1.4)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 247 (3)             ; 405 (8)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|                                                                       ; 147.6 (0.1)          ; 201.8 (0.3)                      ; 54.3 (0.2)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 244 (0)             ; 397 (1)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_sfc_s_c0_in_for_body73_s_c0_enter18714_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|                                                       ; 51.3 (1.1)           ; 68.3 (1.8)                       ; 17.1 (0.9)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 82 (4)              ; 117 (2)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body73_s_c0_exit191_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|                                          ; 30.2 (0.0)           ; 40.6 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t191_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|                                                           ; 30.2 (0.0)           ; 40.6 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.2 (2.8)           ; 40.6 (4.6)                       ; 10.4 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (8)              ; 67 (9)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.3 (10.0)          ; 13.6 (12.1)                      ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                           ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                            ; altera_syncram_u872                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                       ; altera_syncram_impl_s9h4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.2 (0.0)            ; 4.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.2 (2.2)            ; 4.2 (4.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 4.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 4.3 (4.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.1 (9.9)           ; 13.8 (12.3)                      ; 2.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|                                                ; 20.0 (0.0)           ; 25.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector                                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0004_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|                                             ; 20.0 (0.0)           ; 25.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector                                                                                                                              ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 4.2 (4.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|acl_reset_handler_inst                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.9 (13.4)          ; 21.7 (17.3)                      ; 4.7 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|fast_incr_decr_counter                                                                                                       ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                            ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|                                                              ; 86.0 (69.3)          ; 118.4 (98.5)                     ; 32.3 (29.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (141)           ; 244 (193)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x                                                                                                                                                                                                                                                                                                       ; atax_i_sfc_logic_s_c0_in_for_body73_s_c0_enter18714_atax0        ; N/A          ;
;                            |redist0_i_exitcond22_atax18_cmp_nsign_q_7|                                                                                       ; 1.5 (1.5)            ; 3.1 (3.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist0_i_exitcond22_atax18_cmp_nsign_q_7                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax16_atax12|                                                                                        ; 4.8 (0.0)            ; 6.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_unnamed_16_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax16_atax1|                                                                                      ; 4.8 (0.0)            ; 6.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 4.8 (4.6)            ; 6.1 (5.8)                        ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x|          ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x|                                            ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                  ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x|                      ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.6 (5.0)            ; 12.2 (7.0)                       ; 3.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 29 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                               ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                            ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                               ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                         ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B13|                                                                                                                              ; 127.2 (0.0)          ; 171.3 (0.0)                      ; 44.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13                                                      ; N/A          ;
;                   |theatax_B13_merge|                                                                                                                        ; 26.5 (0.0)           ; 35.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B13_merge                                                   ; N/A          ;
;                      |theatax_B13_merge_storage|                                                                                                             ; 26.5 (0.0)           ; 35.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B13_merge_storage                                           ; N/A          ;
;                         |theatax_B13_merge_storage|                                                                                                          ; 24.6 (0.0)           ; 32.4 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 24.6 (2.8)           ; 32.4 (3.8)                       ; 7.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 55 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 5.9 (4.7)            ; 8.2 (6.8)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.6 (5.5)            ; 8.5 (7.0)                        ; 1.9 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.3 (8.1)            ; 11.8 (10.3)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                                                              ; 100.8 (0.8)          ; 136.0 (1.3)                      ; 35.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (0)             ; 231 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax17_atax0|                                                                                         ; 36.6 (0.0)           ; 45.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0                                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_iowr_bl_return_unnamed_atax17_atax0                       ; N/A          ;
;                         |theiowr|                                                                                                                            ; 34.5 (0.0)           ; 42.9 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                                       ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|                                                                                   ; 34.5 (0.8)           ; 42.9 (1.0)                       ; 8.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (2)              ; 65 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst                                                                                                                                                                                                                                                                                                                                         ; hld_iowr_stall_latency                                           ; N/A          ;
;                               |GEN_DOWN_OCC.down_almost_full_inst|                                                                                           ; 7.8 (6.7)            ; 10.2 (8.7)                       ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_DOWN_OCC.down_has_one_inst|                                                                                               ; 6.1 (4.9)            ; 8.0 (6.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_SIDE_FIFO.delay_write_interface_of_side_fifo|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.delay_write_interface_of_side_fifo                                                                                                                                                                                                                                                                                        ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |GEN_SIDE_FIFO.side_almost_full_inst|                                                                                          ; 9.0 (7.8)            ; 10.3 (8.8)                       ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst                                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_SIDE_FIFO.side_fifo|                                                                                                      ; 9.9 (0.0)            ; 12.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 9.9 (1.8)            ; 12.0 (3.0)                       ; 2.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (4)              ; 17 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 8.1 (7.0)            ; 9.0 (7.5)                        ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |delayed_i_stall_inst|                                                                                                         ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|delayed_i_stall_inst                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset                                      ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                      ; 61.5 (0.0)           ; 85.8 (0.0)                       ; 24.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                   ; 61.5 (1.9)           ; 85.8 (3.7)                       ; 24.3 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (4)              ; 150 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                           ; acl_push_stall_latency                                           ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_empty|                                                                                                      ; 7.5 (6.4)            ; 12.3 (10.8)                      ; 4.8 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_empty                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_empty|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_full|                                                                                                       ; 7.9 (6.6)            ; 9.6 (8.1)                        ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_full                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_full|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_early_valid|                                                                                                       ; 8.2 (7.1)            ; 11.0 (9.5)                       ; 2.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_early_valid                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_early_valid|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |desync_inst|                                                                                                                     ; 2.2 (1.9)            ; 4.5 (3.5)                        ; 2.3 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|desync_inst                                                                                                                                                                                                                                                                                                                               ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 15.6 (0.0)           ; 20.6 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 15.6 (2.2)           ; 20.6 (3.1)                       ; 5.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 36 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (5.0)            ; 8.5 (7.0)                        ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 7.2 (6.1)            ; 9.0 (7.5)                        ; 1.8 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 17.8 (0.0)           ; 23.0 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.8 (2.3)           ; 23.0 (3.9)                       ; 5.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 37 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.3 (6.2)            ; 8.1 (6.6)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.1 (6.8)            ; 11.0 (9.5)                       ; 2.9 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B1_start|                                                                                                                         ; 575.7 (0.0)          ; 778.6 (0.0)                      ; 202.9 (0.0)                                       ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 368 (0)             ; 1658 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B1_start                                                 ; N/A          ;
;                   |theatax_B1_start_merge|                                                                                                                   ; 35.2 (0.0)           ; 45.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge                                              ; N/A          ;
;                      |theatax_B1_start_merge_storage|                                                                                                        ; 35.2 (0.0)           ; 45.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B1_start_merge_storage                                      ; N/A          ;
;                         |theatax_B1_start_merge_storage|                                                                                                     ; 33.3 (0.0)           ; 42.2 (0.0)                       ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 33.3 (3.3)           ; 42.2 (4.5)                       ; 8.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.1 (5.1)            ; 7.6 (6.3)                        ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.9 (5.7)            ; 7.5 (6.0)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.9 (7.8)            ; 11.3 (9.8)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.1 (6.9)            ; 11.3 (9.8)                       ; 3.3 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                                                         ; 540.5 (93.0)         ; 733.4 (124.9)                    ; 192.9 (31.9)                                      ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 319 (2)             ; 1586 (383)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|                                                                                  ; 207.3 (0.0)          ; 265.9 (0.0)                      ; 58.6 (0.0)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (0)              ; 481 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iord_bl_call_unnamed_atax1_atax0                          ; N/A          ;
;                         |theiord|                                                                                                                            ; 205.6 (0.0)          ; 263.1 (0.0)                      ; 57.5 (0.0)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (0)              ; 475 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                      ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_LATENCY.hld_iord_stall_latency_inst|                                                                                   ; 205.6 (0.5)          ; 263.1 (1.1)                      ; 57.5 (0.6)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (3)              ; 475 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst                                                                                                                                                                                                                                                                                                                        ; hld_iord_stall_latency                                           ; N/A          ;
;                               |GEN_DOWN_OCC.down_almost_full_inst|                                                                                           ; 7.1 (6.0)            ; 9.5 (8.0)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_DOWN_OCC.down_has_one_inst|                                                                                               ; 7.4 (6.2)            ; 9.5 (8.0)                        ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_UP_OCC.o_stall_inst|                                                                                                      ; 8.3 (7.2)            ; 10.0 (8.7)                       ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_UP_OCC.up_fifo_has_one_inst|                                                                                              ; 6.3 (5.2)            ; 7.7 (6.2)                        ; 1.4 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |delay_write_interface_of_side_fifo|                                                                                           ; 45.1 (45.1)          ; 89.6 (89.6)                      ; 44.5 (44.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo                                                                                                                                                                                                                                                                                     ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |delayed_i_stall_inst|                                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |delayed_side_incr_inst|                                                                                                       ; 0.1 (0.1)            ; 0.2 (0.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_side_incr_inst                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |down_empty_decr_inst|                                                                                                         ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_empty_decr_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |side_fifo|                                                                                                                    ; 115.5 (0.0)          ; 117.6 (0.0)                      ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 29 (0)              ; 213 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 115.5 (2.6)          ; 117.6 (3.3)                      ; 2.1 (0.7)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 29 (6)              ; 213 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.6 (5.4)            ; 8.3 (6.8)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 100.0 (0.0)          ; 100.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 0 (0)               ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 100.0 (100.0)        ; 100.0 (100.0)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (100.0)        ; 0 (0)               ; 186 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                ; dpram_gk42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |side_fifo_full_inst|                                                                                                          ; 7.7 (6.5)            ; 9.3 (7.8)                        ; 1.6 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |side_fifo_rdack_inst|                                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_rdack_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |side_lookahead_has_one_inst|                                                                                                  ; 6.9 (5.8)            ; 7.7 (6.2)                        ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                     ; 54.8 (0.0)           ; 77.7 (0.0)                       ; 22.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                  ; 54.8 (0.0)           ; 77.7 (0.0)                       ; 22.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                               ; acl_pop_stall_latency                                            ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 17.2 (0.0)           ; 25.7 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.2 (2.4)           ; 25.7 (4.7)                       ; 8.4 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (7)              ; 42 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.3 (5.1)            ; 8.7 (7.2)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.6 (7.5)            ; 12.3 (10.8)                      ; 3.7 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |sync_inst|                                                                                                                       ; 10.3 (3.2)           ; 13.5 (4.7)                       ; 3.2 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 33 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst                                                                                                                                                                                                                                                                                                                     ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |acl_sync_stall_latency_inst|                                                                                                  ; 6.7 (6.3)            ; 8.4 (7.9)                        ; 1.7 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 18 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                         ; acl_sync_stall_latency                                           ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 27.2 (0.0)           ; 38.5 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 27.2 (3.8)           ; 38.5 (6.7)                       ; 11.3 (2.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 68 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (5.1)            ; 8.4 (6.9)                        ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_empty.almost_empty_inst|                                                                                       ; 7.8 (6.7)            ; 11.5 (10.0)                      ; 3.7 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 9.3 (8.1)            ; 11.9 (10.4)                      ; 2.6 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|                                                                            ; 48.6 (0.2)           ; 67.4 (0.2)                       ; 18.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 113 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_sfc_s_c0_in_wt_entry_s_c0_enter11_atax0                   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|                                                            ; 40.3 (0.4)           ; 53.2 (0.6)                       ; 12.9 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (1)              ; 82 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0      ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|                                               ; 24.6 (0.0)           ; 32.1 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|                                                                ; 24.6 (0.0)           ; 32.1 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.6 (2.1)           ; 32.1 (3.8)                       ; 7.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 48 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.2 (9.9)           ; 13.2 (11.7)                      ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.3 (10.2)          ; 15.1 (13.6)                      ; 3.8 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|                                                     ; 15.3 (0.0)           ; 20.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|                                                  ; 15.3 (0.0)           ; 20.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector                                                                                                                                        ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|acl_reset_handler_inst                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.0 (8.5)           ; 16.5 (12.5)                      ; 4.5 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (15)             ; 28 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|fast_incr_decr_counter                                                                                                                 ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                                      ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|                                                                   ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x                                                                                                                                                                                                                                                                                                       ; atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter11_atax0             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 5.2 (2.2)            ; 9.0 (3.8)                        ; 3.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 20 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                          ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                          ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                    ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|                                                                              ; 134.8 (0.0)          ; 194.4 (0.0)                      ; 59.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 460 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_sfc_s_c1_in_wt_entry_s_c1_enter_atax4                     ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|                                                            ; 41.1 (0.4)           ; 53.7 (0.6)                       ; 12.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (1)              ; 78 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_atax0      ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|                                               ; 24.4 (0.0)           ; 33.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_en0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|                                                                ; 24.4 (0.0)           ; 33.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.4 (2.5)           ; 33.6 (5.2)                       ; 9.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 50 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.3 (10.0)          ; 13.7 (12.2)                      ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 10.6 (9.5)           ; 14.7 (13.2)                      ; 4.1 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                              ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|                                                     ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_en0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|                                                  ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector                                                                                                                                          ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|acl_reset_handler_inst                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 13.1 (12.0)          ; 15.5 (14.0)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|                                                                     ; 91.9 (47.2)          ; 137.8 (66.3)                     ; 45.9 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 376 (190)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x                                                                                                                                                                                                                                                                                                           ; atax_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_atax0               ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|                                                                      ; 14.3 (0.0)           ; 22.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_ffwd_source_p1024a64f32_unnamed_2_atax0         ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|                                                                   ; 14.3 (14.3)          ; 22.0 (22.0)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1                                                                                                                                                                                     ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|                                                                         ; 15.5 (0.0)           ; 25.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_atax0            ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|                                                                      ; 15.5 (15.5)          ; 25.0 (25.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|                                                                         ; 14.8 (0.0)           ; 24.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_atax0            ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|                                                                      ; 14.8 (14.8)          ; 24.5 (24.5)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B2|                                                                                                                               ; 26.0 (0.0)           ; 35.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2                                                       ; N/A          ;
;                   |theatax_B2_merge|                                                                                                                         ; 25.7 (0.0)           ; 34.4 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B2_merge                                                    ; N/A          ;
;                      |theatax_B2_merge_storage|                                                                                                              ; 25.7 (0.0)           ; 34.4 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B2_merge_storage                                            ; N/A          ;
;                         |theatax_B2_merge_storage|                                                                                                           ; 23.8 (0.0)           ; 31.4 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 23.8 (2.1)           ; 31.4 (3.4)                       ; 7.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 49 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.3 (4.9)            ; 7.1 (5.6)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.6 (5.5)            ; 8.5 (7.0)                        ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.9 (7.6)            ; 12.5 (11.0)                      ; 3.6 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B2_stall_region|                                                                                                               ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B2_stall_region                                          ; N/A          ;
;                |thebb_atax_B3|                                                                                                                               ; 840.7 (0.0)          ; 1019.3 (0.0)                     ; 182.6 (0.0)                                       ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 904 (0)             ; 1910 (0)                  ; 0 (0)         ; 68224             ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                                                         ; 34.8 (0.0)           ; 45.1 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B3_merge                                                    ; N/A          ;
;                      |theatax_B3_merge_storage|                                                                                                              ; 34.8 (0.0)           ; 45.1 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B3_merge_storage                                            ; N/A          ;
;                         |theatax_B3_merge_storage|                                                                                                           ; 32.9 (0.0)           ; 42.1 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.9 (3.0)           ; 42.1 (5.3)                       ; 9.2 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 5.8 (4.9)            ; 7.2 (5.8)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.1)            ; 9.0 (7.5)                        ; 1.6 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.6 (7.4)            ; 10.7 (9.2)                       ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.1 (6.9)            ; 9.9 (8.4)                        ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                                               ; 805.9 (137.2)        ; 974.2 (178.6)                    ; 172.3 (41.4)                                      ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 855 (15)            ; 1838 (560)                ; 0 (0)         ; 68224             ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax7_atax3|                                                                                                ; 331.4 (0.0)          ; 356.5 (0.0)                      ; 29.2 (0.0)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (0)             ; 464 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_unnamed_7_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax7_atax1|                                                                                             ; 329.6 (0.0)          ; 353.5 (0.0)                      ; 28.0 (0.0)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (0)             ; 458 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 329.6 (14.3)         ; 353.5 (14.8)                     ; 28.0 (0.4)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (41)            ; 458 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 47.3 (0.0)           ; 48.2 (0.0)                       ; 4.7 (0.0)                                         ; 3.8 (0.0)                        ; 20.0 (0.0)           ; 38 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 47.3 (3.3)           ; 48.2 (3.3)                       ; 4.7 (0.0)                                         ; 3.8 (0.0)                        ; 20.0 (0.0)           ; 38 (6)              ; 70 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.2 (5.0)            ; 8.5 (7.0)                        ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                          ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.3 (6.2)            ; 9.5 (8.0)                        ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 5.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 5.5 (5.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 4.7 (0.0)            ; 3.3 (0.0)                        ; 0.4 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.7 (4.7)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 74.7 (0.0)           ; 80.6 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (0)              ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 74.7 (3.2)           ; 80.6 (3.3)                       ; 5.9 (0.1)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (6)              ; 118 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.6 (5.5)            ; 8.6 (7.1)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                         ; dpram_ti42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.5 (7.3)            ; 11.0 (9.5)                       ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 9.8 (8.5)            ; 11.2 (9.8)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo__duplicate|                                                                                                        ; 68.4 (0.0)           ; 72.8 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 44 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 68.4 (4.0)           ; 72.8 (5.5)                       ; 4.5 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 44 (7)              ; 100 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 8.1 (7.0)            ; 8.8 (7.3)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                              ; dpram_si42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 9.7 (8.8)            ; 11.1 (9.6)                       ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.3 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 41.6 (0.0)           ; 44.8 (0.0)                       ; 3.4 (0.0)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 43 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 41.6 (5.5)           ; 44.8 (5.8)                       ; 3.4 (0.2)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 43 (6)              ; 41 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 9.5 (8.4)            ; 11.0 (9.5)                       ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.4 (7.2)            ; 9.8 (8.3)                        ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 4.4 (0.0)            ; 4.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |output_fifo|                                                                                                                  ; 51.0 (0.0)           ; 56.8 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 51 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo                                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 51.0 (4.0)           ; 56.8 (5.3)                       ; 5.7 (1.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 51 (8)              ; 91 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.5)            ; 7.4 (5.9)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                        ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.5 (6.3)            ; 8.1 (6.8)                        ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 7.2 (6.1)            ; 9.8 (8.3)                        ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 31.7 (0.0)           ; 34.7 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 31.7 (5.8)           ; 34.7 (6.8)                       ; 2.9 (1.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (10)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 8.5 (7.5)            ; 10.0 (8.7)                       ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|                                                                          ; 138.6 (0.2)          ; 184.2 (0.2)                      ; 45.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 234 (0)             ; 372 (1)                   ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_sfc_s_c0_in_for_body_s_c0_enter9612_atax1                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|                                                          ; 76.1 (25.6)          ; 101.2 (32.0)                     ; 25.1 (6.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 218 (102)                 ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit98_atax0    ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|                                             ; 30.0 (0.0)           ; 41.2 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it98_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|                                                              ; 30.0 (0.0)           ; 41.2 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.0 (2.1)           ; 41.2 (4.0)                       ; 11.3 (1.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 67 (9)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.6 (10.3)          ; 13.9 (12.4)                      ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                          ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                     ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.7 (0.0)            ; 5.0 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.7 (2.7)            ; 5.0 (5.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 4.5 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 4.5 (4.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.0 (9.8)           ; 13.8 (12.3)                      ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|                                                   ; 20.6 (0.0)           ; 28.0 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector                                                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|                                                ; 20.6 (0.0)           ; 28.0 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector                                                                                                                                            ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|acl_reset_handler_inst                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 17.5 (14.0)          ; 24.3 (20.1)                      ; 6.7 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 44 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter                                                                                                                     ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                                          ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|                                                                 ; 52.1 (41.6)          ; 67.2 (56.7)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (138)           ; 118 (78)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter9612_atax0           ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x|            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|                                            ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|                        ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                      ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.4 (4.6)            ; 12.5 (6.3)                       ; 4.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 29 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                    ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                              ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                     ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|                                                                           ; 63.8 (0.0)           ; 85.3 (0.0)                       ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_sfc_s_c1_in_for_body_s_c1_enter101_atax5                  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|                                                         ; 52.2 (0.5)           ; 69.1 (0.6)                       ; 16.9 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (1)              ; 103 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit103_atax0   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|                                            ; 36.6 (0.0)           ; 48.0 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000t103_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|                                                             ; 36.6 (0.0)           ; 48.0 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 36.6 (3.7)           ; 48.0 (5.9)                       ; 11.4 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 10.5 (9.3)           ; 13.9 (12.4)                      ; 3.4 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 10.9 (9.7)           ; 14.4 (12.9)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.5 (10.3)          ; 13.8 (12.3)                      ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                              ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|                                                  ; 15.1 (0.0)           ; 20.6 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|                                               ; 15.1 (0.0)           ; 20.6 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector                                                                                                                                          ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 4.1 (4.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|acl_reset_handler_inst                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.1 (11.0)          ; 16.5 (15.0)                      ; 4.4 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|                                                                  ; 9.9 (9.9)            ; 13.4 (13.4)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter101_atax0            ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3|                                                                     ; 7.7 (6.1)            ; 10.5 (8.0)                       ; 2.7 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 21 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                             ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_stall_exit|                                                                                                            ; 9.5 (8.1)            ; 12.9 (10.4)                      ; 3.4 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 28 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_stall_exit                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.4 (1.4)            ; 2.5 (2.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_stall_exit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|                                      ; 38.0 (0.0)           ; 49.0 (0.0)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 80 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 38.0 (3.3)           ; 49.0 (7.0)                       ; 10.9 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (10)             ; 80 (14)                   ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 9.0 (7.9)            ; 9.9 (8.4)                        ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.8 (7.7)            ; 10.3 (8.8)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.4 (8.2)            ; 13.2 (11.7)                      ; 3.9 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|                                      ; 37.9 (0.0)           ; 46.0 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 79 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 37.9 (3.5)           ; 46.0 (6.3)                       ; 8.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (9)              ; 79 (13)                   ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.5 (7.6)            ; 9.5 (8.2)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.4 (7.3)            ; 10.6 (9.1)                       ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.8 (8.6)            ; 11.5 (10.0)                      ; 1.7 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|                                      ; 41.8 (0.0)           ; 51.2 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 84 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 41.8 (3.3)           ; 51.2 (6.4)                       ; 9.4 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (9)              ; 84 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 10.2 (8.8)           ; 12.2 (10.8)                      ; 2.1 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_m572                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_k6h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.8 (8.7)            ; 11.3 (9.8)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 10.2 (9.0)           ; 12.3 (10.8)                      ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B4|                                                                                                                               ; 920.3 (0.0)          ; 1126.9 (0.0)                     ; 210.6 (0.0)                                       ; 4.0 (0.0)                        ; 170.0 (0.0)          ; 965 (0)             ; 2091 (0)                  ; 0 (0)         ; 39936             ; 4     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_merge|                                                                                                                         ; 73.3 (0.0)           ; 82.8 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B4_merge                                                    ; N/A          ;
;                      |theatax_B4_merge_storage|                                                                                                              ; 73.3 (0.0)           ; 82.8 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B4_merge_storage                                            ; N/A          ;
;                         |theatax_B4_merge_storage|                                                                                                           ; 71.4 (0.0)           ; 79.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 71.4 (2.4)           ; 79.8 (4.4)                       ; 8.5 (2.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (5)              ; 131 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.6 (6.6)            ; 8.6 (7.3)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_ri42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 8.1 (7.0)            ; 8.8 (7.3)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.1 (6.9)            ; 9.8 (8.3)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.8 (8.5)            ; 12.6 (11.1)                      ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                                               ; 847.1 (93.4)         ; 1044.1 (146.6)                   ; 201.0 (53.2)                                      ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 904 (14)            ; 1954 (386)                ; 0 (0)         ; 39936             ; 4     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 45.9 (0.0)           ; 51.2 (0.0)                       ; 9.3 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 84 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 45.9 (3.4)           ; 51.2 (6.4)                       ; 9.3 (3.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 71 (9)              ; 84 (13)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 10.2 (8.9)           ; 10.9 (9.4)                       ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                           ; altera_syncram_q572                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                                      ; altera_syncram_impl_o6h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 5.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 5.5 (5.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 5.8 (0.0)            ; 3.8 (0.0)                        ; 0.1 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 5.8 (5.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.8 (7.7)            ; 11.0 (9.5)                       ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 11.0 (9.9)           ; 13.5 (12.0)                      ; 2.5 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                                                ; 325.3 (0.0)          ; 355.5 (0.0)                      ; 30.2 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (0)             ; 463 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                                                             ; 323.5 (0.0)          ; 352.5 (0.0)                      ; 29.0 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (0)             ; 457 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 323.5 (15.2)         ; 352.5 (15.2)                     ; 29.0 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (42)            ; 457 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 44.1 (0.0)           ; 48.5 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 39 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 44.1 (3.7)           ; 48.5 (4.7)                       ; 4.4 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 39 (7)              ; 70 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.1 (4.9)            ; 8.0 (6.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                          ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.5 (6.3)            ; 9.0 (7.5)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 73.9 (0.0)           ; 80.8 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (0)              ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 73.9 (2.3)           ; 80.8 (3.9)                       ; 6.9 (1.6)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (6)              ; 118 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.3 (6.2)            ; 9.0 (7.5)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                         ; dpram_ti42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.6 (7.5)            ; 10.2 (8.7)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 9.5 (8.2)            ; 11.3 (9.8)                       ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo__duplicate|                                                                                                        ; 68.2 (0.0)           ; 70.9 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 68.2 (4.1)           ; 70.9 (5.2)                       ; 2.8 (1.1)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (6)              ; 100 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.9 (7.0)            ; 8.6 (7.3)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                              ; dpram_si42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 9.8 (8.6)            ; 10.5 (9.0)                       ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 41.3 (0.0)           ; 45.0 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 43 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 41.3 (5.4)           ; 45.0 (5.7)                       ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 43 (6)              ; 41 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 9.8 (8.6)            ; 11.8 (10.3)                      ; 2.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.8 (7.5)            ; 9.5 (8.0)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 3.6 (0.0)            ; 4.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |output_fifo|                                                                                                                  ; 50.7 (0.0)           ; 58.2 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 50 (0)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo                                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 50.7 (3.4)           ; 58.2 (4.9)                       ; 7.5 (1.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 50 (7)              ; 90 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.8 (5.4)            ; 7.9 (6.4)                        ; 1.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                        ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.3 (6.3)            ; 9.7 (8.2)                        ; 2.4 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 7.2 (6.1)            ; 9.8 (8.3)                        ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 29.4 (0.0)           ; 33.0 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 32 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 29.4 (4.5)           ; 33.0 (7.0)                       ; 3.6 (2.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 32 (9)              ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 8.3 (7.1)            ; 9.5 (8.0)                        ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|                                                                       ; 259.9 (0.2)          ; 330.4 (0.3)                      ; 70.5 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 356 (0)             ; 743 (1)                   ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body13_s_c0_enter10515_atax3              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|                                                       ; 71.6 (19.9)          ; 89.9 (22.1)                      ; 18.3 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 192 (77)                  ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body13_s_c0_exit111_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|                                          ; 31.4 (0.0)           ; 41.7 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t111_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|                                                           ; 31.4 (0.0)           ; 41.7 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 31.4 (3.0)           ; 41.7 (4.5)                       ; 10.3 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 67 (9)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.4 (10.3)          ; 13.8 (12.3)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 3.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 4.7 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 4.7 (4.7)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.5 (10.2)          ; 15.3 (13.8)                      ; 3.8 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|                                                ; 20.2 (0.0)           ; 26.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|                                             ; 20.2 (0.0)           ; 26.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.9 (13.4)          ; 22.1 (17.9)                      ; 5.2 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                              ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|                                                              ; 177.6 (152.6)        ; 223.2 (196.2)                    ; 45.6 (43.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (257)           ; 513 (411)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body13_s_c0_enter10515_atax0        ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 0.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x|                                    ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|                                            ; 8.5 (0.0)            ; 8.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x|                                    ; 13.8 (0.0)           ; 14.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 13.8 (13.8)          ; 14.2 (14.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x|                          ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                  ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.9 (5.2)            ; 14.0 (7.6)                       ; 5.1 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 31 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|                                                                         ; 66.6 (0.0)           ; 91.2 (0.0)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c1_in_for_body13_s_c1_enter118_atax7                ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|                                                       ; 53.6 (0.2)           ; 69.7 (0.3)                       ; 16.1 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 104 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body13_s_c1_exit121_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|                                          ; 37.3 (0.0)           ; 48.4 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000t121_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|                                                           ; 37.3 (0.0)           ; 48.4 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 37.3 (3.5)           ; 48.4 (5.6)                       ; 11.1 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 10.4 (9.3)           ; 12.8 (11.3)                      ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 11.9 (10.7)          ; 15.2 (13.7)                      ; 3.4 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.6 (10.3)          ; 14.7 (13.2)                      ; 3.2 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                      ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|                                                ; 16.0 (0.0)           ; 20.9 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector                                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|                                             ; 16.0 (0.0)           ; 20.9 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector                                                                                                                                  ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|acl_reset_handler_inst                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.7 (11.6)          ; 16.7 (15.2)                      ; 4.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body13_ataxs_c1_enter118_atax0_aunroll_x|                                                                ; 11.5 (11.5)          ; 18.6 (18.6)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_sfc_logic_s_c1_in_for_body13_ataxs_c1_enter118_atax0_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_sfc_logic_s_c1_in_for_body13_s_c1_enter118_atax0          ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5|                                                                     ; 8.3 (6.8)            ; 10.2 (8.2)                       ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 20 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_sel_for_coalesced_delay_0|                                                                                             ; 8.8 (7.3)            ; 10.9 (8.9)                       ; 2.1 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 23 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_sel_for_coalesced_delay_0                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|                                  ; 39.0 (0.0)           ; 48.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 79 (0)                    ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 39.0 (3.8)           ; 48.0 (6.2)                       ; 9.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (9)              ; 79 (13)                   ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.8 (7.6)            ; 10.5 (9.0)                       ; 1.7 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                           ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.5 (8.3)            ; 11.0 (9.5)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.4 (8.2)            ; 12.5 (11.0)                      ; 3.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B5|                                                                                                                               ; 46.4 (0.0)           ; 53.5 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_merge|                                                                                                                         ; 45.5 (0.0)           ; 51.9 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B5_merge                                                    ; N/A          ;
;                      |theatax_B5_merge_storage|                                                                                                              ; 45.5 (0.0)           ; 51.9 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B5_merge_storage                                            ; N/A          ;
;                         |theatax_B5_merge_storage|                                                                                                           ; 43.6 (0.0)           ; 48.9 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 43.6 (2.0)           ; 48.9 (2.5)                       ; 5.3 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (4)              ; 61 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.6 (6.1)            ; 8.8 (7.4)                        ; 1.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_ah42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.6 (6.4)            ; 8.7 (7.2)                        ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.7 (9.4)           ; 13.0 (11.5)                      ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B5_stall_region|                                                                                                               ; 0.9 (0.9)            ; 1.6 (1.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B5_stall_region                                          ; N/A          ;
;                |thebb_atax_B6|                                                                                                                               ; 152.1 (0.0)          ; 201.3 (0.0)                      ; 49.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (0)             ; 430 (0)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6                                                       ; N/A          ;
;                   |theatax_B6_merge|                                                                                                                         ; 34.7 (0.0)           ; 45.3 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B6_merge                                                    ; N/A          ;
;                      |theatax_B6_merge_storage|                                                                                                              ; 34.7 (0.0)           ; 45.3 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B6_merge_storage                                            ; N/A          ;
;                         |theatax_B6_merge_storage|                                                                                                           ; 32.8 (0.0)           ; 42.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.8 (3.0)           ; 42.3 (4.9)                       ; 9.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.8 (5.6)            ; 8.0 (6.7)                        ; 1.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.8 (5.7)            ; 8.3 (6.8)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.0 (6.8)            ; 10.4 (8.9)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.3 (7.1)            ; 10.7 (9.2)                       ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                                               ; 117.3 (22.8)         ; 156.0 (28.1)                     ; 38.7 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (2)             ; 358 (96)                  ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|                                                             ; 94.6 (0.2)           ; 127.9 (0.2)                      ; 33.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 262 (1)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_cond28_preheader_s_c0_enter12313_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|                                             ; 60.9 (10.4)          ; 80.6 (14.5)                      ; 19.7 (4.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 156 (40)                  ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit130_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|                                ; 30.9 (0.0)           ; 40.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t130_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|                                                 ; 30.9 (0.0)           ; 40.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.9 (3.4)           ; 40.3 (6.1)                       ; 9.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (8)              ; 68 (10)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.0 (9.9)           ; 13.1 (11.6)                      ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                     ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                      ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 3.3 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 2.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.0 (9.8)           ; 15.2 (13.7)                      ; 4.1 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|                                      ; 19.6 (0.0)           ; 25.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|                                   ; 19.6 (0.0)           ; 25.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector                                                                                        ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|acl_reset_handler_inst                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.3 (12.8)          ; 22.1 (17.4)                      ; 5.7 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|fast_incr_decr_counter                                                                 ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                      ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|                                                    ; 21.8 (17.3)          ; 30.4 (25.1)                      ; 8.6 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (25)             ; 69 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_sfc_logic_s_c0_in_for_cond28_preh0000_c0_enter12313_atax0 ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 0.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x|                                            ; 2.1 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x|                      ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 10.1 (5.9)           ; 13.9 (7.4)                       ; 3.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                       ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                       ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                 ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                        ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B7|                                                                                                                               ; 639.9 (0.0)          ; 811.7 (0.0)                      ; 171.8 (0.0)                                       ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 618 (0)             ; 1382 (0)                  ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_merge|                                                                                                                         ; 74.2 (0.0)           ; 81.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B7_merge                                                    ; N/A          ;
;                      |theatax_B7_merge_storage|                                                                                                              ; 74.2 (0.0)           ; 81.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B7_merge_storage                                            ; N/A          ;
;                         |theatax_B7_merge_storage|                                                                                                           ; 72.2 (0.0)           ; 78.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 72.2 (3.2)           ; 78.2 (4.6)                       ; 6.0 (1.4)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (6)              ; 119 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.8 (5.7)            ; 7.5 (6.0)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_fk42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 8.1 (7.0)            ; 8.5 (7.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.3 (7.2)            ; 10.0 (8.5)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.8 (8.5)            ; 11.5 (10.0)                      ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                                               ; 565.7 (44.8)         ; 730.7 (71.1)                     ; 165.0 (26.3)                                      ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 557 (3)             ; 1257 (188)                ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|                                                                       ; 521.0 (0.2)          ; 659.6 (0.2)                      ; 138.7 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 554 (0)             ; 1069 (1)                  ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body30_s_c0_enter13916_atax7              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|                                                       ; 58.1 (11.6)          ; 79.5 (18.9)                      ; 21.4 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (1)              ; 142 (48)                  ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body30_s_c0_exit149_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|                                          ; 31.6 (0.0)           ; 40.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t149_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|                                                           ; 31.6 (0.0)           ; 40.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 31.6 (2.5)           ; 40.9 (4.5)                       ; 9.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 68 (10)                   ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 12.2 (11.0)          ; 13.7 (12.2)                      ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_sb72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_qch4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.7 (0.0)            ; 3.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.3 (0.0)            ; 4.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.3 (2.3)            ; 4.5 (4.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.9 (10.6)          ; 15.0 (13.5)                      ; 3.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|                                                ; 14.9 (0.0)           ; 19.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|                                             ; 14.9 (0.0)           ; 19.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.1 (4.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 11.6 (10.5)          ; 15.7 (14.2)                      ; 4.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|                                                              ; 415.6 (84.3)         ; 523.2 (129.1)                    ; 107.5 (44.8)                                      ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 419 (125)           ; 857 (204)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body30_s_c0_enter13916_atax0        ; N/A          ;
;                            |i_atax_b7_next_iter_isreal_atax9_delay|                                                                                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|i_atax_b7_next_iter_isreal_atax9_delay                                                                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |i_atax_b7_realexit_atax32_delay|                                                                                                 ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|i_atax_b7_realexit_atax32_delay                                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist18_sync_together103_aunroll_x_in_i_valid_15|                                                                               ; 1.4 (1.4)            ; 2.6 (2.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist18_sync_together103_aunroll_x_in_i_valid_15                                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem| ; 10.7 (0.0)           ; 11.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.7 (0.0)           ; 11.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated                                                                                                                                                          ; altera_syncram_qu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                     ; altera_syncram_impl_fde4                                         ; N/A          ;
;                            |redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|           ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated                                                                                                                                                                    ; altera_syncram_qu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.6 (10.6)          ; 11.0 (11.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                               ; altera_syncram_impl_fde4                                         ; N/A          ;
;                            |redist31_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax0_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax42_mux_x_q_13|                        ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist31_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax0_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax42_mux_x_q_13                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist41_i_llvm_fpga_forked_atax_b7_forked_atax3_out_buffer_out_11|                                                              ; 1.1 (1.1)            ; 2.3 (2.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist41_i_llvm_fpga_forked_atax_b7_forked_atax3_out_buffer_out_11                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist44_i_atax_b7_realexit_atax32_q_12|                                                                                         ; 1.9 (1.9)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist44_i_atax_b7_realexit_atax32_q_12                                                                                                                                                                                                                                                                 ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|                                                                 ; 20.8 (0.0)           ; 21.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.8 (0.0)           ; 21.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated                                                                                                                                                                                                                          ; altera_syncram_gu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 20.8 (20.8)          ; 21.5 (21.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                                                                     ; altera_syncram_impl_5de4                                         ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax23|                                                                                       ; 30.8 (30.8)          ; 41.0 (41.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23                                                                                                                                                                                                                                                               ; atax_flt_i_sfc_logic_s_c0_in_for_body30_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax11_atax19|                                                                                        ; 7.3 (0.0)            ; 8.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                                                      ; 7.3 (0.0)            ; 8.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 7.3 (7.1)            ; 8.7 (8.2)                        ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|                                            ; 63.6 (0.0)           ; 73.6 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 60 (0)              ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |zlram.acl_latency_zero_ram_fifo_inst|                                                                                         ; 63.6 (1.6)           ; 73.6 (2.2)                       ; 10.0 (0.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 60 (2)              ; 129 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst                                                                                                                                                                               ; acl_latency_zero_ram_fifo                                        ; N/A          ;
;                                  |llram_fifo_inst|                                                                                                           ; 62.0 (32.0)          ; 71.5 (40.3)                      ; 9.5 (8.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 58 (42)             ; 124 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst                                                                                                                                                               ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                      ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                       ; dpram_9t32                                                       ; N/A          ;
;                                     |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                             ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                                    ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                     ; dpram_ii42                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.7 (5.5)            ; 7.5 (6.0)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_rdaddr_inst                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_wraddr_inst                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x|            ; 15.1 (0.0)           ; 19.4 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 15.1 (15.1)          ; 19.4 (19.4)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|                                    ; 15.3 (0.0)           ; 20.8 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |zlreg.acl_zero_latency_fifo_inst|                                                                                             ; 15.3 (0.8)           ; 20.8 (1.2)                       ; 5.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (2)              ; 39 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst                                                                                                                                                                           ; acl_zero_latency_fifo                                            ; N/A          ;
;                                  |ll_fifo_inst|                                                                                                              ; 14.5 (14.3)          ; 19.6 (19.2)                      ; 5.1 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 37 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|acl_reset_handler_inst                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|                                            ; 36.3 (0.0)           ; 46.4 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 37 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 36.3 (17.0)          ; 46.4 (25.4)                      ; 10.2 (8.4)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 37 (22)             ; 66 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                        ; dpram_9t32                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.2 (5.2)            ; 7.0 (5.7)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 1.6 (0.0)            ; 2.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|                                ; 41.3 (0.0)           ; 46.1 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 41.3 (11.5)          ; 46.1 (15.0)                      ; 4.7 (3.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (17)             ; 49 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                    ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                            ; dpram_qr32                                                       ; N/A          ;
;                                  |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                          ; dpram_mi42                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.3 (5.3)            ; 6.9 (5.5)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|                      ; 31.2 (0.0)           ; 37.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 31.2 (31.2)          ; 37.1 (37.1)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|                      ; 42.1 (0.0)           ; 47.3 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 42.1 (12.0)          ; 47.3 (16.5)                      ; 5.2 (4.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (17)             ; 50 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                  ; dpram_qr32                                                       ; N/A          ;
;                                  |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                ; dpram_mi42                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.6 (5.4)            ; 7.0 (5.5)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 45.6 (41.4)          ; 54.4 (46.9)                      ; 8.9 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (60)             ; 64 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B8|                                                                                                                               ; 356.1 (0.0)          ; 452.8 (0.0)                      ; 96.8 (0.0)                                        ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 421 (0)             ; 849 (0)                   ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8                                                       ; N/A          ;
;                   |theatax_B8_merge|                                                                                                                         ; 65.9 (0.0)           ; 71.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B8_merge                                                    ; N/A          ;
;                      |theatax_B8_merge_storage|                                                                                                              ; 65.9 (0.0)           ; 71.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B8_merge_storage                                            ; N/A          ;
;                         |theatax_B8_merge_storage|                                                                                                           ; 64.0 (0.0)           ; 68.8 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 64.0 (2.8)           ; 68.8 (3.8)                       ; 4.8 (1.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (6)              ; 105 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.5 (6.1)            ; 8.5 (7.0)                        ; 1.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_fk42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.1)            ; 8.6 (7.1)                        ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.7 (0.0)            ; 3.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.7 (9.5)           ; 12.0 (10.7)                      ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                                               ; 290.2 (46.9)         ; 381.0 (58.0)                     ; 90.9 (11.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 371 (12)            ; 738 (191)                 ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                                                       ; 31.6 (0.0)           ; 41.5 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo_zero_width                                              ; N/A          ;
;                         |hld_fifo_inst|                                                                                                                      ; 31.6 (0.0)           ; 41.5 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 31.6 (2.9)           ; 41.5 (6.0)                       ; 9.9 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (9)              ; 65 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 8.5 (7.3)            ; 10.0 (8.5)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 9.1 (8.0)            ; 11.5 (10.0)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.0 (8.7)           ; 12.5 (11.0)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 37.8 (0.0)           ; 46.9 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 76 (0)                    ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 37.8 (3.9)           ; 46.9 (6.9)                       ; 9.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (11)             ; 76 (13)                   ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 7.9 (6.8)            ; 9.3 (8.0)                        ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                           ; altera_syncram_i672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                                      ; altera_syncram_impl_g7h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.2 (8.2)            ; 10.8 (9.5)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.1 (8.0)            ; 11.6 (10.2)                      ; 2.4 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                                          ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                                                       ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                                     ; acl_pop_stall_latency_zero_width                                 ; N/A          ;
;                            |acl_pop_stall_latency_inst|                                                                                                      ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst                                                                                                                                                                                                                                                                                                                          ; acl_pop_stall_latency                                            ; N/A          ;
;                               |downstream_fifo|                                                                                                              ; 26.3 (0.0)           ; 34.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 26.3 (2.8)           ; 34.8 (5.1)                       ; 8.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (8)              ; 55 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.6)            ; 7.4 (6.1)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 8.6 (7.4)            ; 10.7 (9.2)                       ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.2 (7.1)            ; 11.6 (10.1)                      ; 3.4 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                               |sync_inst|                                                                                                                    ; 8.3 (2.8)            ; 13.4 (5.3)                       ; 5.1 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 31 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst                                                                                                                                                                                                                                                                                                                ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |acl_sync_stall_latency_inst|                                                                                               ; 5.1 (4.7)            ; 7.7 (7.2)                        ; 2.5 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                    ; acl_sync_stall_latency                                           ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |upstream_fifo|                                                                                                                ; 24.7 (0.0)           ; 35.2 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.7 (2.7)           ; 35.2 (6.1)                       ; 10.4 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 57 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.2 (5.9)            ; 9.0 (7.5)                        ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 6.7 (5.6)            ; 9.6 (8.1)                        ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.1 (6.9)            ; 10.5 (9.0)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|                                                                          ; 65.6 (0.0)           ; 82.5 (0.0)                       ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_sfc_s_c0_in_for_inc44_s_c0_enter158_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|                                                        ; 53.8 (0.2)           ; 67.8 (0.3)                       ; 14.0 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 97 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc44_s_c0_exit161_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|                                           ; 38.4 (0.0)           ; 48.0 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t161_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|                                                            ; 38.4 (0.0)           ; 48.0 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 38.4 (3.3)           ; 48.0 (5.3)                       ; 9.6 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 71 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.0 (9.8)           ; 14.5 (13.0)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 12.6 (11.5)          ; 14.2 (12.7)                      ; 1.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.4 (10.3)          ; 14.0 (12.5)                      ; 2.6 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|                                                 ; 15.2 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|                                              ; 15.2 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector                                                                                                                                      ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|acl_reset_handler_inst                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 11.9 (10.8)          ; 15.5 (14.0)                      ; 3.6 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc44_ataxs_c0_enter158_atax0_aunroll_x|                                                                 ; 9.9 (9.9)            ; 11.9 (11.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc44_ataxs_c0_enter158_atax0_aunroll_x                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_logic_s_c0_in_for_inc44_s_c0_enter158_atax0           ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                          ; 7.1 (5.5)            ; 12.8 (10.3)                      ; 5.7 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 22 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                  ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_sel_for_coalesced_delay_0|                                                                                             ; 9.0 (7.5)            ; 13.4 (10.9)                      ; 4.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 27 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_sel_for_coalesced_delay_0                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist2_stall_entry_o6_16_fifo|                                                                                                     ; 31.2 (0.0)           ; 39.5 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 31.2 (3.9)           ; 39.5 (6.0)                       ; 8.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (9)              ; 65 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.0 (6.8)            ; 10.0 (8.5)                       ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.6 (7.5)            ; 11.0 (9.5)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.6 (8.3)            ; 11.0 (9.5)                       ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B9|                                                                                                                               ; 340.4 (0.0)          ; 420.6 (0.0)                      ; 80.1 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 257 (0)             ; 979 (0)                   ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_merge|                                                                                                                         ; 63.6 (0.0)           ; 70.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B9_merge                                                    ; N/A          ;
;                      |theatax_B9_merge_storage|                                                                                                              ; 63.6 (0.0)           ; 70.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B9_merge_storage                                            ; N/A          ;
;                         |theatax_B9_merge_storage|                                                                                                           ; 61.7 (0.0)           ; 68.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 61.7 (2.8)           ; 68.2 (4.5)                       ; 6.5 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (6)              ; 113 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.5 (6.2)            ; 8.2 (6.7)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_5k42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.9 (6.8)            ; 8.5 (7.0)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.3 (7.2)            ; 9.8 (8.3)                        ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.4 (8.2)            ; 11.5 (10.0)                      ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                                               ; 276.8 (21.0)         ; 350.1 (24.3)                     ; 73.2 (3.4)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 196 (3)             ; 860 (88)                  ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|                                                                       ; 255.8 (0.1)          ; 325.7 (0.2)                      ; 69.9 (0.1)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 193 (0)             ; 772 (1)                   ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body52_s_c0_enter16817_atax6              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|                                                       ; 52.2 (1.0)           ; 69.8 (2.3)                       ; 17.6 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 118 (3)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body52_s_c0_exit180_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|                                          ; 30.5 (0.0)           ; 41.7 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t180_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|                                                           ; 30.5 (0.0)           ; 41.7 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.5 (2.5)           ; 41.7 (5.1)                       ; 11.3 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 68 (10)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.7 (10.6)          ; 13.9 (12.4)                      ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_a972                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_8ah4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.2 (0.0)            ; 3.4 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.2 (2.2)            ; 3.4 (3.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.5 (0.0)            ; 4.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.5 (2.5)            ; 4.8 (4.8)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.6 (10.3)          ; 14.5 (13.0)                      ; 3.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|                                                ; 20.7 (0.0)           ; 25.7 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0003_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|                                             ; 20.7 (0.0)           ; 25.7 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 17.4 (13.9)          ; 21.7 (17.6)                      ; 4.3 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 42 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                              ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|                                                              ; 193.4 (98.7)         ; 240.1 (125.9)                    ; 46.7 (27.2)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 99 (83)             ; 617 (321)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body52_s_c0_enter16817_atax0        ; N/A          ;
;                            |redist13_sync_together91_aunroll_x_in_i_valid_16|                                                                                ; 2.4 (2.4)            ; 4.5 (4.5)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist13_sync_together91_aunroll_x_in_i_valid_16                                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax0_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax34_mux_x_q_14|                        ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax0_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax34_mux_x_q_14                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist1_i_exitcond16_atax22_cmp_nsign_q_14|                                                                                      ; 3.6 (3.6)            ; 5.9 (5.9)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist1_i_exitcond16_atax22_cmp_nsign_q_14                                                                                                                                                                                                                                                              ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|                        ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem                                                                                                                                                                                                ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated                                                                                                                                                                                 ; altera_syncram_6r42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                            ; altera_syncram_impl_r9e4                                         ; N/A          ;
;                            |redist28_i_atax_b9_current_iter_isspec_atax5_q_12|                                                                               ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist28_i_atax_b9_current_iter_isspec_atax5_q_12                                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|                                                                             ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem                                                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated                                                                                                                                                                                                                                      ; altera_syncram_qr42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.6 (10.6)          ; 11.0 (11.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                 ; altera_syncram_impl_fae4                                         ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add72_atax18|                                                                                     ; 28.5 (28.5)          ; 36.9 (36.9)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add72_atax18                                                                                                                                                                                                                                                             ; atax_flt_i_sfc_logic_s_c0_in_for_body52_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax14_atax13|                                                                                        ; 4.5 (0.0)            ; 6.1 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax14_atax1|                                                                                      ; 4.5 (0.0)            ; 6.1 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 4.5 (4.2)            ; 6.1 (5.6)                        ; 1.6 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x|                                            ; 7.7 (0.0)            ; 8.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 7.7 (7.7)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|                                    ; 3.5 (0.0)            ; 5.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |zlreg.acl_zero_latency_fifo_inst|                                                                                             ; 3.5 (0.7)            ; 5.0 (1.2)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst                                                                                                                                                                           ; acl_zero_latency_fifo                                            ; N/A          ;
;                                  |ll_fifo_inst|                                                                                                              ; 2.8 (2.7)            ; 3.8 (3.3)                        ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|acl_reset_handler_inst                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|                                            ; 3.6 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x|                                ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                        ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x|                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.3 (5.0)            ; 12.6 (6.5)                       ; 4.3 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 30 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.2 (2.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;             |therst_sync|                                                                                                                                    ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;             |thestart_pulse|                                                                                                                                 ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thestart_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_start_pulse                                                 ; N/A          ;
;             |thewait_pulse_extender_inst|                                                                                                                    ; 4.4 (0.0)            ; 5.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thewait_pulse_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_wait_pulse_extender_inst                                    ; N/A          ;
;                |thewait_pulse_extender_inst|                                                                                                                 ; 4.4 (4.4)            ; 5.0 (5.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                                        ; 174.4 (0.0)          ; 222.6 (0.0)                      ; 50.7 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 480 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_internal_ic_10208030736262585962                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 2.6 (0.8)            ; 3.6 (0.8)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;             |a[1].a|                                                                                                                                         ; 39.5 (37.6)          ; 46.9 (44.1)                      ; 8.7 (7.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 67 (67)             ; 7 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;             |dp[0].dp|                                                                                                                                       ; 35.3 (33.5)          ; 49.9 (47.2)                      ; 15.9 (15.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 141 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[1].dp|                                                                                                                                       ; 17.9 (16.0)          ; 28.1 (25.4)                      ; 10.2 (9.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 68 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[2].dp|                                                                                                                                       ; 25.8 (24.0)          ; 31.7 (29.2)                      ; 5.9 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 101 (95)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[3].dp|                                                                                                                                       ; 18.8 (16.9)          ; 26.4 (24.0)                      ; 7.6 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 68 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |m[1].m_endp|                                                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 34.2 (0.0)           ; 35.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 34.2 (22.4)          ; 35.7 (22.4)                      ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (5)              ; 88 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |acl_reset_handler_inst|                                                                                                                   ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 9.7 (9.5)            ; 10.5 (10.0)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ll_fifo                                                      ; N/A          ;
;                      |acl_reset_handler_inst|                                                                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                             ; 1.8 (0.3)            ; 2.0 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_ic_to_avm                                                    ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;          |global_reset_extender_inst|                                                                                                                        ; 4.4 (4.4)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|global_reset_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                                         ; 58.8 (47.6)          ; 99.5 (78.1)                      ; 40.8 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (8)              ; 246 (237)                 ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                                                          ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                ; altera_syncram_2f03                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 9.8 (0.8)            ; 19.3 (1.6)                       ; 9.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (4)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                           ; altera_syncram_impl_bud4                                         ; N/A          ;
;                               |decode3|                                                                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|decode3                                                                                                                                                                                                                                                                                                   ; decode_rdd                                                       ; N/A          ;
;                               |mux5|                                                                                                                         ; 4.2 (4.2)            ; 8.5 (8.5)                        ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|mux5                                                                                                                                                                                                                                                                                                      ; mux_o9e                                                          ; N/A          ;
;                               |mux6|                                                                                                                         ; 4.2 (4.2)            ; 8.4 (8.4)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|mux6                                                                                                                                                                                                                                                                                                      ; mux_o9e                                                          ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 13.6 (0.0)           ; 19.6 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_13618509876173191402                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 13.6 (11.9)          ; 19.6 (17.4)                      ; 6.0 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 29 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                                                         ; 20.9 (18.9)          ; 27.5 (25.0)                      ; 6.6 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 83 (77)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                                                         ; 20.5 (19.0)          ; 27.0 (24.9)                      ; 6.5 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 89 (84)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 3.6 (0.0)            ; 5.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_11364155280792154870                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 3.6 (2.0)            ; 5.5 (3.0)                        ; 1.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                                                ; 22.8 (0.0)           ; 26.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_15429220544938535814                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 5.6 (3.8)            ; 7.5 (5.3)                        ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 17.3 (0.0)           ; 19.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 17.3 (1.9)           ; 19.0 (3.2)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 22 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |acl_reset_handler_inst|                                                                                                                   ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                                                         ; 21.2 (19.2)          ; 27.9 (25.2)                      ; 6.7 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 84 (78)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 3.4 (0.0)            ; 4.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_11364155280792154870                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 3.4 (1.8)            ; 4.8 (2.8)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; atax_inst                 ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 5137.9 / 449280 ( 1 % )   ; 4837.4 / 449280 ( 1 % )   ;
;     [A] ALMs used in final placement                  ; 6334.0 / 449280 ( 1 % )   ; 6166.0 / 449280 ( 1 % )   ;
;     [B] Estimate of ALMs recoverable by dense packing ; 1407.0 / 449280 ( < 1 % ) ; 1339.5 / 449280 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 210.9 / 449280 ( < 1 % )  ; 10.9 / 449280 ( < 1 % )   ;
; ALMs used for memory                                  ; 650.0                     ; 650.0                     ;
; Combinational ALUTs                                   ; 4917                      ; 4917                      ;
; Dedicated Logic Registers                             ; 12302 / 1797120 ( < 1 % ) ; 11901 / 1797120 ( < 1 % ) ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 339008                    ; 339008                    ;
; M20Ks                                                 ; 30 / 5461 ( < 1 % )       ; 30 / 5461 ( < 1 % )       ;
; DSP Blocks                                            ; 2 / 2592 ( < 1 % )        ; 2 / 2592 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 260                       ;
;     -- Output Ports                                   ; 0                         ; 140                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 15006                     ; 140                       ;
;     -- Registered Input Connections                   ; 279                       ; 136                       ;
;     -- Output Connections                             ; 140                       ; 15006                     ;
;     -- Registered Output Connections                  ; 140                       ; 13221                     ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 15960                     ; 70859                     ;
;     -- Registered Connections                         ; 561                       ; 57951                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 15146                     ;
;     -- atax_inst                                      ; 15146                     ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                 ;
+-------------------------+----------------------+---------+--------------------------+
; Name                    ; Location             ; Fan-Out ; Clock Region             ;
+-------------------------+----------------------+---------+--------------------------+
; clock~FITTER_INSERTED_0 ; LABCELL_X97_Y147_N12 ; 15128   ; Sectors (2, 3) to (4, 4) ;
+-------------------------+----------------------+---------+--------------------------+


-------------------------------
; Global Signal Visualization ;
-------------------------------
This report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                              ;
+---------------------------------------------------+----------------------------------------------+
; Property                                          ; Value                                        ;
+---------------------------------------------------+----------------------------------------------+
; Name                                              ; clock~FITTER_INSERTED_0                      ;
;     -- SDC Name                                   ; clock                                        ;
;     -- Source Node                                ; clock~FITTER_INSERTED_0                      ;
;     -- Source Type                                ; Combinational cell                           ;
;     -- Source Location                            ; LABCELL_X97_Y147_N12                         ;
;     -- Fan-Out                                    ; 15128                                        ;
;     -- Promotion Reason                           ; Automatically promoted                       ;
;     -- Clock Region                               ; Sectors (2, 3) to (4, 4)                     ;
;     -- Clock Partition Ownership for Preservation ; root_partition                               ;
;     -- Clock Region Size (in Sectors)             ; 3 x 2 (6 total)                              ;
;     -- Clock Region Bounding Box                  ; (62, 112) to (164, 183)                      ;
;     -- Clock Region Constraint                    ; SX2 SY3 SX4 SY4                              ;
;     -- Terminating Spine Index                    ; 3                                            ;
;     -- Path Length                                ; 1.5 clock sector wire(s) and 1 layer jump(s) ;
;         -- Length from Clock Source to Clock Tree ; 0.0 clock sector wire(s) and 1 layer jump(s) ;
;         -- Clock Tree Length                      ; 1.5 clock sector wire(s) and 0 layer jump(s) ;
+---------------------------------------------------+----------------------------------------------+
To visualize how these signals are routed, use the Chip Planner task "Report Clock Details".
To manually specify the size and placement of these signals, use the Assignment Editor to make Clock Region assignments.


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; atax_inst|~GND ; 733     ; 109              ;
+----------------+---------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X114_Y145_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                       ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 512          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; --                          ; --                          ; 512                         ; 1                           ; 512                 ; 1           ; 0     ; None ; M20K_X125_Y146_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 194          ; 32           ; 194          ; yes                    ; no                      ; no                     ; yes                     ; 6208   ; 32                          ; 186                         ; 32                          ; 186                         ; 5952                ; 0           ; 10    ; None ; LAB_X151_Y151_N0, LAB_X146_Y152_N0, LAB_X146_Y153_N0, LAB_X146_Y155_N0, LAB_X146_Y156_N0, LAB_X146_Y154_N0, LAB_X151_Y150_N0, LAB_X146_Y150_N0, LAB_X146_Y149_N0, LAB_X146_Y148_N0 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X129_Y159_N0, LAB_X129_Y160_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X131_Y158_N0, LAB_X131_Y157_N0, LAB_X131_Y159_N0, LAB_X136_Y157_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 65           ; 32           ; 65           ; yes                    ; no                      ; no                     ; yes                     ; 2080   ; 32                          ; 63                          ; 32                          ; 63                          ; 2016                ; 0           ; 4     ; None ; LAB_X131_Y162_N0, LAB_X131_Y160_N0, LAB_X131_Y161_N0, LAB_X131_Y163_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y162_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y161_N0, LAB_X124_Y160_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y157_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 118                         ; 512                         ; 119                         ; 60928               ; 3           ; 0     ; None ; M20K_X135_Y160_N0, M20K_X135_Y161_N0, M20K_X135_Y159_N0                                                                                                                            ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X145_Y159_N0, M20K_X135_Y158_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X145_Y155_N0, M20K_X135_Y155_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; --                          ; --                          ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M20K_X135_Y164_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 72           ; 32           ; 72           ; yes                    ; no                      ; no                     ; yes                     ; 2304   ; 32                          ; 57                          ; 32                          ; 57                          ; 1824                ; 0           ; 3     ; None ; LAB_X141_Y151_N0, LAB_X136_Y151_N0, LAB_X136_Y150_N0                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 128          ; 3            ; 128          ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 384    ; 128                         ; 1                           ; 128                         ; 2                           ; 256                 ; 1           ; 0     ; None ; M20K_X125_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y157_N0, LAB_X124_Y155_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X131_Y153_N0, LAB_X131_Y154_N0, LAB_X131_Y155_N0, LAB_X129_Y155_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 65           ; 32           ; 65           ; yes                    ; no                      ; no                     ; yes                     ; 2080   ; 32                          ; 63                          ; 32                          ; 63                          ; 2016                ; 0           ; 4     ; None ; LAB_X129_Y153_N0, LAB_X129_Y151_N0, LAB_X129_Y152_N0, LAB_X129_Y150_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y154_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y154_N0, LAB_X124_Y153_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X131_Y156_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 75                          ; 512                         ; 76                          ; 38912               ; 2           ; 0     ; None ; M20K_X135_Y147_N0, M20K_X135_Y148_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                           ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 11                          ; 64                          ; 12                          ; 768                 ; 1           ; 0     ; None ; M20K_X125_Y152_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 256    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X119_Y148_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 44                          ; 512                         ; 45                          ; 23040               ; 2           ; 0     ; None ; M20K_X100_Y149_N0, M20K_X100_Y148_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 184          ; 32           ; 184          ; yes                    ; no                      ; no                     ; yes                     ; 5888   ; 32                          ; 45                          ; 32                          ; 45                          ; 1440                ; 0           ; 3     ; None ; LAB_X99_Y152_N0, LAB_X99_Y151_N0, LAB_X95_Y151_N0                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 320          ; 512          ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 163840 ; 512                         ; 45                          ; 512                         ; 46                          ; 23552               ; 2           ; 0     ; None ; M20K_X100_Y152_N0, M20K_X100_Y153_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 16                          ; 6                           ; 16                          ; 6                           ; 96                  ; 0           ; 1     ; None ; LAB_X99_Y155_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 16                          ; 6                           ; 16                          ; 6                           ; 96                  ; 0           ; 1     ; None ; LAB_X104_Y155_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None ; LAB_X99_Y159_N0, LAB_X95_Y159_N0                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; no                     ; no                      ; 96     ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 0           ; 1     ; None ; LAB_X99_Y158_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 20           ; 8            ; 20           ; yes                    ; no                      ; no                     ; yes                     ; 160    ; 8                           ; 20                          ; 8                           ; 20                          ; 160                 ; 0           ; 1     ; None ; LAB_X104_Y158_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; no                     ; no                      ; 96     ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 0           ; 1     ; None ; LAB_X109_Y160_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 4            ; 8            ; 4            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 8                           ; 4                           ; 8                           ; 4                           ; 32                  ; 0           ; 1     ; None ; LAB_X104_Y154_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 60           ; 8            ; 60           ; yes                    ; no                      ; no                     ; yes                     ; 480    ; 8                           ; 2                           ; 8                           ; 2                           ; 16                  ; 0           ; 1     ; None ; LAB_X104_Y153_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 4            ; 8            ; 4            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 8                           ; 2                           ; 8                           ; 2                           ; 16                  ; 0           ; 1     ; None ; LAB_X95_Y156_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 60           ; 8            ; 60           ; yes                    ; no                      ; no                     ; yes                     ; 480    ; 8                           ; 4                           ; 8                           ; 4                           ; 32                  ; 0           ; 1     ; None ; LAB_X95_Y155_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 184          ; 32           ; 184          ; yes                    ; no                      ; no                     ; yes                     ; 5888   ; 32                          ; 45                          ; 32                          ; 45                          ; 1440                ; 0           ; 3     ; None ; LAB_X104_Y149_N0, LAB_X104_Y152_N0, LAB_X104_Y150_N0                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 98           ; 64           ; 98           ; yes                    ; no                      ; yes                    ; yes                     ; 6272   ; 64                          ; 38                          ; 64                          ; 39                          ; 2496                ; 1           ; 0     ; None ; M20K_X110_Y151_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 120          ; 32           ; 120          ; yes                    ; no                      ; no                     ; yes                     ; 3840   ; 32                          ; 39                          ; 32                          ; 39                          ; 1248                ; 0           ; 2     ; None ; LAB_X109_Y155_N0, LAB_X109_Y154_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 48           ; 512          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 24576  ; 512                         ; 1                           ; 512                         ; 2                           ; 1024                ; 1           ; 0     ; None ; M20K_X115_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X114_Y158_N0, LAB_X114_Y156_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 64           ; 8            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 8                           ; 6                           ; 8                           ; 6                           ; 48                  ; 0           ; 1     ; None ; LAB_X119_Y158_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ; M20K block ; True Dual Port   ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 8           ; 0     ; None ; M20K_X110_Y157_N0, M20K_X110_Y158_N0, M20K_X115_Y158_N0, M20K_X115_Y157_N0, M20K_X110_Y155_N0, M20K_X115_Y155_N0, M20K_X115_Y156_N0, M20K_X110_Y156_N0                             ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X115_Y159_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X125_Y158_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X110_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X135_Y164_N0     ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X125_Y149_N0     ; 256                     ; 1.2                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ;
; M20K_X125_Y146_N0     ; 512                     ; 2.5                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                       ;
; M20K_X125_Y152_N0     ; 768                     ; 3.8                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                           ;
; M20K_X115_Y149_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y155_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X135_Y158_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X110_Y151_N0     ; 2496                    ; 12.2                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ;
; M20K_X100_Y148_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
; M20K_X145_Y155_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X145_Y159_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X100_Y153_N0     ; 3072                    ; 15.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X110_Y156_N0     ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y156_N0     ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y149_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X115_Y159_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X125_Y158_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X135_Y148_N0     ; 18432                   ; 90.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y159_N0     ; 19968                   ; 97.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
; M20K_X100_Y149_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
; M20K_X100_Y152_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X110_Y155_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y157_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y158_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y155_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y157_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y158_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X135_Y147_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y160_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
; M20K_X135_Y161_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 2           ;
; Total number of DSP blocks     ; 2           ;
;                                ;             ;
+--------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition
    Info: Processing started: Thu Feb 29 17:12:15 2024
    Info: System process ID: 457429
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:41
Info (18252): The Fitter is using Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during Global Placement is 1.94 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11178): Promoted 1 clock 
    Info (18386): clock~FITTER_INSERTED_0 (15128 fanout) drives clock sectors (2, 3) to (4, 4)
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during Placement is 2.30 seconds.


