var group___c_m_s_i_s__43_x_x___m0 =
[
    [ "CHIP: LPC43xx (M0 Core) Cortex CMSIS definitions", "group___c_m_s_i_s__43_x_x___m0___c_o_m_m_o_n.html", "group___c_m_s_i_s__43_x_x___m0___c_o_m_m_o_n" ],
    [ "CHIP: LPC43xx (M0 Core) peripheral interrupt numbers", "group___c_m_s_i_s__43_x_x___m0___i_r_q.html", "group___c_m_s_i_s__43_x_x___m0___i_r_q" ],
    [ "IRQn_Type", "group___c_m_s_i_s__43_x_x___m0.html#gaf9da996d1de1fbce33c325fc3c4292da", null ],
    [ "IRQn_Type", "group___c_m_s_i_s__43_x_x___m0.html#gaf9da996d1de1fbce33c325fc3c4292da", null ],
    [ "IRQn_Type", "group___c_m_s_i_s__43_x_x___m0.html#gaf9da996d1de1fbce33c325fc3c4292da", null ],
    [ "IRQn_Type", "group___c_m_s_i_s__43_x_x___m0.html#gaf9da996d1de1fbce33c325fc3c4292da", null ]
];