$date
	Sun Oct 23 05:50:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#917918
b100 &
b100 %
1$
b100 !
1"
#917919
0"
#917922
b10 &
b10 %
#917926
b1 &
1#
b1 %
#917930
b0 &
b0 %
0#
0$
#1824189
b110 !
1"
#1824190
b110 &
b110 %
1$
#1824191
0"
#1824194
b11 &
b11 %
#1824198
b1010 &
b1010 %
#1824202
b101 &
b101 %
#1824206
b10000 &
b10000 %
#1824210
b1000 &
b1000 %
#1824214
b100 &
b100 %
#1824218
b10 &
b10 %
#1824222
b1 &
1#
b1 %
#1824226
b0 &
b0 %
0#
0$
#2863305
b1100 !
1"
#2863306
b1100 &
b1100 %
1$
#2863307
0"
#2863310
b110 &
b110 %
#2863314
b11 &
b11 %
#2863318
b1010 &
b1010 %
#2863322
b101 &
b101 %
#2863326
b10000 &
b10000 %
#2863330
b1000 &
b1000 %
#2863334
b100 &
b100 %
#2863338
b10 &
b10 %
#2863342
b1 &
1#
b1 %
#2863346
b0 &
b0 %
0#
0$
#4500012
