#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 07 12:46:09 2016
# Process ID: 9944
# Current directory: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9588 C:\Users\marje\Documents\2016\Design av digitale systemer 1\TFE4141-project\Project\VHDL\RSA_module.xpr
# Log file: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/vivado.log
# Journal file: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 767.754 ; gain = 161.105
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 07 13:10:22 2016...
2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 772.969 ; gain = 129.719
update_compile_order -fileset sources_1
close [ open {C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd} w ]
add_files {{C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new
can't create directory "C:/Users/marje/Documents/2016/Design": file already exists
file mkdir {C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new}
close [ open {C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd}}
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
set_property top blakley_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd:1]
[Mon Nov 07 14:37:22 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-487] character 'x' is not in element type std_logic [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:74]
ERROR: [VRFC 10-487] character 'x' is not in element type std_logic [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:75]
ERROR: [VRFC 10-487] character 'x' is not in element type std_logic [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:76]
ERROR: [VRFC 10-1471] type error near done ; current type std_logic; expected type time [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:81]
ERROR: [VRFC 10-1466] type boolean does not match with the integer literal [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:83]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-1471] type error near done ; current type std_logic; expected type time [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:81]
ERROR: [VRFC 10-1466] type boolean does not match with the integer literal [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:83]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd:1]
[Mon Nov 07 14:41:22 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-1471] type error near done ; current type std_logic; expected type time [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:81]
ERROR: [VRFC 10-1466] type boolean does not match with the integer literal [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:83]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/Datapath.vhd:1]
[Mon Nov 07 14:42:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit blakley_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 128 [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit blakley_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd:1]
[Mon Nov 07 14:44:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd:1]
[Mon Nov 07 14:45:23 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 128 [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:74]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit blakley_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 128 [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:74]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit blakley_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd:1]
[Mon Nov 07 18:06:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 36 elements ; expected 128 [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:74]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit blakley_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.blakley [blakley_default]
Compiling architecture behavioral of entity xil_defaultlib.blakley_tb
Built simulation snapshot blakley_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/marje/Documents/2016/Design -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/marje/Documents/2016/Design" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 18:12:53 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "blakley_tb_behav -key {Behavioral:sim_1:Functional:blakley_tb} -tclbatch {blakley_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source blakley_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blakley_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 881.863 ; gain = 25.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-1471] type error near done ; current type std_logic; expected type time [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:85]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'blakley_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
"xvhdl -m64 --relax -prj blakley_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sources_1/new/monexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.srcs/sim_1/new/blakley_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blakley_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 22733ccfadc34f979f1d6ad43f0619c9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blakley_tb_behav xil_defaultlib.blakley_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.blakley [blakley_default]
Compiling architecture behavioral of entity xil_defaultlib.blakley_tb
Built simulation snapshot blakley_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/marje/Documents/2016/Design -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/marje/Documents/2016/Design" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 18:19:11 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marje/Documents/2016/Design av digitale systemer 1/TFE4141-project/Project/VHDL/RSA_module.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "blakley_tb_behav -key {Behavioral:sim_1:Functional:blakley_tb} -tclbatch {blakley_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source blakley_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blakley_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/blakley_tb/DUT/reset_n}} 
add_wave {{/blakley_tb/DUT/p_tmp}} 
