<profile>

<section name = "Vivado HLS Report for 'xilly_decprint'" level="0">
<item name = "Date">Tue Oct  3 20:11:58 2017
</item>
<item name = "Version">2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)</item>
<item name = "Project">coprocess</item>
<item name = "Solution">example</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.33, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 10, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 268, 190</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 44, 7</column>
<column name="Multiplexer">-, -, -, 126</column>
<column name="Register">-, -, 198, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="out_U">xilly_decprint_out, 0, 16, 2, 11, 8, 1, 88</column>
<column name="powers10_U">xilly_decprint_pobkb, 0, 28, 5, 10, 28, 1, 280</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_148_p2">+, 0, 17, 9, 4, 1</column>
<column name="p_rec_i_fu_235_p2">+, 0, 101, 37, 1, 32</column>
<column name="sum_i_fu_225_p2">+, 0, 20, 10, 5, 5</column>
<column name="x_1_fu_174_p2">+, 0, 29, 13, 8, 1</column>
<column name="v_1_fu_180_p2">-, 0, 101, 37, 32, 32</column>
<column name="or_cond_fu_208_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_142_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="tmp_6_fu_197_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="tmp_7_fu_203_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_fu_169_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_i_fu_241_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="tmp_5_fu_190_p2">or, 0, 0, 8, 8, 6</column>
<column name="first_1_fu_214_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 8, 1, 8</column>
<column name="first_2_reg_99">9, 2, 4, 8</column>
<column name="first_reg_87">9, 2, 32, 64</column>
<column name="out_address0">21, 4, 4, 16</column>
<column name="out_d0">15, 3, 8, 24</column>
<column name="p_0_rec_i_reg_121">9, 2, 32, 64</column>
<column name="v_fu_34">9, 2, 32, 64</column>
<column name="x_reg_110">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="first_2_cast1_reg_267">4, 0, 32, 28</column>
<column name="first_2_reg_99">4, 0, 4, 0</column>
<column name="first_reg_87">32, 0, 32, 0</column>
<column name="i_reg_277">4, 0, 4, 0</column>
<column name="out_load_reg_321">8, 0, 8, 0</column>
<column name="p_0_rec_i_reg_121">32, 0, 32, 0</column>
<column name="p_rec_i_reg_316">32, 0, 32, 0</column>
<column name="powers10_load_cast_reg_292">30, 0, 32, 2</column>
<column name="tmp_19_reg_287">5, 0, 5, 0</column>
<column name="v_fu_34">32, 0, 32, 0</column>
<column name="x_reg_110">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xilly_decprint, return value</column>
<column name="val_r">in, 32, ap_none, val_r, scalar</column>
<column name="debug_ready">in, 8, ap_none, debug_ready, pointer</column>
<column name="debug_out">out, 8, ap_vld, debug_out, pointer</column>
<column name="debug_out_ap_vld">out, 1, ap_vld, debug_out, pointer</column>
</table>
</item>
</section>
</profile>
