<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='342'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='739' ll='768'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='780'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='789' c='_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='818' c='_ZN4llvm18MCRegAliasIterator7advanceEv'/>
<size>4</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='729'>// Each register unit has one or two root registers. The complete set of
// registers containing a register unit is the union of the roots and their
// super-registers. All registers aliasing Unit can be visited like this:
//
//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {
//     for (MCSuperRegIterator SI(*RI, MCRI, true); SI.isValid(); ++SI)
//       visit(*SI);
//    }

/// MCRegUnitRootIterator enumerates the root registers of a register unit.</doc>
<mbr r='llvm::MCRegUnitRootIterator::Reg0' o='0' t='uint16_t'/>
<mbr r='llvm::MCRegUnitRootIterator::Reg1' o='16' t='uint16_t'/>
<fun r='_ZN4llvm21MCRegUnitRootIteratorC1Ev'/>
<fun r='_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE'/>
<fun r='_ZNK4llvm21MCRegUnitRootIteratordeEv'/>
<fun r='_ZNK4llvm21MCRegUnitRootIterator7isValidEv'/>
<fun r='_ZN4llvm21MCRegUnitRootIteratorppEv'/>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='126' c='_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='286' c='_ZN4llvm13LiveIntervals19computeRegUnitRangeERNS_9LiveRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='306' c='_ZN4llvm13LiveIntervals19computeRegUnitRangeERNS_9LiveRangeEj'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='24' c='_ZN4llvm12LiveRegUnits22removeRegsNotPreservedEPKj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='33' c='_ZN4llvm12LiveRegUnits13addRegsInMaskEPKj'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='644' c='_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='51' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='99' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2133' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='124' c='_ZN4llvm12RegScavenger21determineKillsAndDefsEv'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='156' c='_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE'/>
<size>4</size>
