This graph plots the latency of the integrated subsystem when it is at different voltage levels as well as different distances. 
