Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 70 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sim_1/new/CS151_SHIFT_tb.v" Line 42
