{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711652673704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652673705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:04:33 2024 " "Processing started: Thu Mar 28 15:04:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652673705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652673705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652673705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711652674261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711652674261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-Arch_tristate14 " "Found design unit 1: tristate_buffer-Arch_tristate14" {  } { { "../../DAG/tristateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/tristateBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686303 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "../../DAG/tristateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/tristateBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/register14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/register14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register14-reg14 " "Found design unit 1: Register14-reg14" {  } { { "../../DAG/register14.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register14 " "Found entity 1: Register14" {  } { { "../../DAG/register14.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/mux2_1fourteen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/mux2_1fourteen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-Mux14 " "Found design unit 1: mux2_1-Mux14" {  } { { "../../DAG/mux2_1fourteen.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/mux2_1fourteen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../DAG/mux2_1fourteen.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/mux2_1fourteen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/modulus logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/modulus logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulus-math " "Found design unit 1: modulus-math" {  } { { "../../DAG/Modulus logic.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Modulus logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686310 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulus " "Found entity 1: modulus" {  } { { "../../DAG/Modulus logic.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Modulus logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/dag_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/dag_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAG_top-topdag " "Found design unit 1: DAG_top-topdag" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686313 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAG_top " "Found entity 1: DAG_top" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/bit_reverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/bit_reverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_rvs-reverse " "Found design unit 1: bit_rvs-reverse" {  } { { "../../DAG/Bit_reverse.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Bit_reverse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686316 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_rvs " "Found entity 1: bit_rvs" {  } { { "../../DAG/Bit_reverse.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/Bit_reverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adding " "Found design unit 1: adder-adding" {  } { { "../../DAG/ADD.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/ADD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686317 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../DAG/ADD.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/ADD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/dag/14bit4_1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/dag/14bit4_1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-selection " "Found design unit 1: mux4to1-selection" {  } { { "../../DAG/14bit4_1mux.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/14bit4_1mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686319 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../../DAG/14bit4_1mux.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/14bit4_1mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testmem-SYN " "Found design unit 1: testmem-SYN" {  } { { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686321 ""} { "Info" "ISGN_ENTITY_NAME" "1 testMEM " "Found entity 1: testMEM" {  } { { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAG_top " "Elaborating entity \"DAG_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711652686417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S7 DAG_top.vhd(88) " "Verilog HDL or VHDL warning at DAG_top.vhd(88): object \"S7\" assigned a value but never read" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711652686420 "|DAG_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S13 DAG_top.vhd(88) " "Verilog HDL or VHDL warning at DAG_top.vhd(88): object \"S13\" assigned a value but never read" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711652686420 "|DAG_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register14 Register14:L0 " "Elaborating entity \"Register14\" for hierarchy \"Register14:L0\"" {  } { { "../../DAG/DAG_top.vhd" "L0" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load register14.vhd(22) " "VHDL Process Statement warning at register14.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../DAG/register14.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/register14.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711652686423 "|DAG_top|Register14:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MUX0 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MUX0\"" {  } { { "../../DAG/DAG_top.vhd" "MUX0" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulus modulus:modunit " "Elaborating entity \"modulus\" for hierarchy \"modulus:modunit\"" {  } { { "../../DAG/DAG_top.vhd" "modunit" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:MUX1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:MUX1\"" {  } { { "../../DAG/DAG_top.vhd" "MUX1" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_rvs bit_rvs:rvrs " "Elaborating entity \"bit_rvs\" for hierarchy \"bit_rvs:rvrs\"" {  } { { "../../DAG/DAG_top.vhd" "rvrs" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:addition " "Elaborating entity \"adder\" for hierarchy \"adder:addition\"" {  } { { "../../DAG/DAG_top.vhd" "addition" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testMEM testMEM:memoryunit " "Elaborating entity \"testMEM\" for hierarchy \"testMEM:memoryunit\"" {  } { { "../../DAG/DAG_top.vhd" "memoryunit" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram testMEM:memoryunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"testMEM:memoryunit\|altsyncram:altsyncram_component\"" {  } { { "testMEM.vhd" "altsyncram_component" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "testMEM:memoryunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"testMEM:memoryunit\|altsyncram:altsyncram_component\"" {  } { { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "testMEM:memoryunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"testMEM:memoryunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711652686532 ""}  } { { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711652686532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nn14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nn14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nn14 " "Found entity 1: altsyncram_nn14" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nn14 testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated " "Elaborating entity \"altsyncram_nn14\" for hierarchy \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_nn14.tdf" "decode3" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_nn14.tdf" "rden_decode" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711652686728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652686728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_nn14.tdf" "mux2" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652686728 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a16 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a17 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a18 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a19 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a20 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a21 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a22 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a23 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a24 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a25 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a26 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a27 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a28 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a29 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a30 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a31 " "Synthesized away node \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687050 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1711652687050 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1711652687050 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[0\] " "Inserted always-enabled tri-state buffer between \"DMD\[0\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[1\] " "Inserted always-enabled tri-state buffer between \"DMD\[1\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[2\] " "Inserted always-enabled tri-state buffer between \"DMD\[2\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[3\] " "Inserted always-enabled tri-state buffer between \"DMD\[3\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[4\] " "Inserted always-enabled tri-state buffer between \"DMD\[4\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[5\] " "Inserted always-enabled tri-state buffer between \"DMD\[5\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[6\] " "Inserted always-enabled tri-state buffer between \"DMD\[6\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[7\] " "Inserted always-enabled tri-state buffer between \"DMD\[7\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[8\] " "Inserted always-enabled tri-state buffer between \"DMD\[8\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[9\] " "Inserted always-enabled tri-state buffer between \"DMD\[9\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[10\] " "Inserted always-enabled tri-state buffer between \"DMD\[10\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[11\] " "Inserted always-enabled tri-state buffer between \"DMD\[11\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[12\] " "Inserted always-enabled tri-state buffer between \"DMD\[12\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[13\] " "Inserted always-enabled tri-state buffer between \"DMD\[13\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[14\] " "Inserted always-enabled tri-state buffer between \"DMD\[14\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DMD\[15\] " "Inserted always-enabled tri-state buffer between \"DMD\[15\]\" and its non-tri-state driver." {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711652687297 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711652687297 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[0\]~synth " "Node \"DMD\[0\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[1\]~synth " "Node \"DMD\[1\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[2\]~synth " "Node \"DMD\[2\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[3\]~synth " "Node \"DMD\[3\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[4\]~synth " "Node \"DMD\[4\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[5\]~synth " "Node \"DMD\[5\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[6\]~synth " "Node \"DMD\[6\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[7\]~synth " "Node \"DMD\[7\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[8\]~synth " "Node \"DMD\[8\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[9\]~synth " "Node \"DMD\[9\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[10\]~synth " "Node \"DMD\[10\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[11\]~synth " "Node \"DMD\[11\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[12\]~synth " "Node \"DMD\[12\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[13\]~synth " "Node \"DMD\[13\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[14\]~synth " "Node \"DMD\[14\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DMD\[15\]~synth " "Node \"DMD\[15\]~synth\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687306 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711652687306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711652687404 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nn14.tdf" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/db/altsyncram_nn14.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "testMEM.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/testMEM.vhd" 62 0 0 } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 139 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652687594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711652687766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711652687766 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reverse_bit " "No output dependent on input pin \"reverse_bit\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687821 "|DAG_top|reverse_bit"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687821 "|DAG_top|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687821 "|DAG_top|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711652687821 "|DAG_top|sel[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711652687821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711652687822 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711652687822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1711652687822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711652687822 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711652687822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711652687822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652687855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:04:47 2024 " "Processing ended: Thu Mar 28 15:04:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652687855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652687855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652687855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711652687855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711652689175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652689175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:04:48 2024 " "Processing started: Thu Mar 28 15:04:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652689175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711652689175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711652689176 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711652689292 ""}
{ "Info" "0" "" "Project  = memory" {  } {  } 0 0 "Project  = memory" 0 0 "Fitter" 0 0 1711652689293 ""}
{ "Info" "0" "" "Revision = memory" {  } {  } 0 0 "Revision = memory" 0 0 "Fitter" 0 0 1711652689293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711652689424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711652689425 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"memory\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711652689436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711652689482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711652689482 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a0 " "Atom \"testMEM:memoryunit\|altsyncram:altsyncram_component\|altsyncram_nn14:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1711652689581 "|DAG_top|testMEM:memoryunit|altsyncram:altsyncram_component|altsyncram_nn14:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1711652689581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711652689928 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711652689951 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711652690125 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711652690127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 25 " "No exact pin location assignment(s) for 10 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711652690399 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1711652701807 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 16 global CLKCTRL_G6 " "clk~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1711652701896 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1711652701896 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1711652701896 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1711652701898 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1711652701898 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1711652701898 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652701899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711652701910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711652701910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711652701912 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711652701912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711652701913 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711652701913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711652701913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711652701914 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711652701914 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652702010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory.sdc " "Synopsys Design Constraints File file not found: 'memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711652711505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711652711506 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711652711508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711652711509 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711652711509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711652711515 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1711652711611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652713452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711652715240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711652715714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652715714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711652717249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711652726455 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711652726455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711652726755 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711652726755 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711652726755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652726760 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711652728245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711652728288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711652728653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711652728653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711652728989 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711652731343 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[0\] a permanently enabled " "Pin DMD\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[0\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[1\] a permanently enabled " "Pin DMD\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[1\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[2\] a permanently enabled " "Pin DMD\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[2\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[3\] a permanently enabled " "Pin DMD\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[3\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[4\] a permanently enabled " "Pin DMD\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[4\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[5\] a permanently enabled " "Pin DMD\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[5\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[6\] a permanently enabled " "Pin DMD\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[6\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[7\] a permanently enabled " "Pin DMD\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[7\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[8\] a permanently enabled " "Pin DMD\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[8\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[9\] a permanently enabled " "Pin DMD\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DMD\[9\]" } } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[10\] a permanently enabled " "Pin DMD\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[10] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[11\] a permanently enabled " "Pin DMD\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[11] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[12\] a permanently enabled " "Pin DMD\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[12] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[13\] a permanently enabled " "Pin DMD\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[13] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[14\] a permanently enabled " "Pin DMD\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[14] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[15\] a permanently enabled " "Pin DMD\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[15] } } } { "../../DAG/DAG_top.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/DAG/DAG_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711652731597 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1711652731597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/output_files/memory.fit.smsg " "Generated suppressed messages file C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/output_files/memory.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711652731688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6212 " "Peak virtual memory: 6212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652732208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:32 2024 " "Processing ended: Thu Mar 28 15:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652732208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652732208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652732208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711652732208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711652733500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652733501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:33 2024 " "Processing started: Thu Mar 28 15:05:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652733501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711652733501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711652733501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711652734304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711652740724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652741257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:41 2024 " "Processing ended: Thu Mar 28 15:05:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652741257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652741257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652741257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711652741257 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711652741928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711652742661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652742661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:42 2024 " "Processing started: Thu Mar 28 15:05:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652742661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711652742661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta memory -c memory " "Command: quartus_sta memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711652742661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711652742782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711652743430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711652743430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652743475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652743476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory.sdc " "Synopsys Design Constraints File file not found: 'memory.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711652744055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652744055 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711652744056 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711652744056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711652744056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711652744056 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711652744059 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711652744071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711652744080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711652744080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.146 " "Worst-case setup slack is -1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146             -18.277 clk  " "   -1.146             -18.277 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652744082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.756 " "Worst-case hold slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 clk  " "    0.756               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652744085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652744087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652744090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.323 clk  " "   -2.174            -117.323 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652744093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652744093 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711652744104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711652744136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711652745076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711652745120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711652745124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711652745124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.176 " "Worst-case setup slack is -1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176             -18.755 clk  " "   -1.176             -18.755 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652745137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.786 " "Worst-case hold slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 clk  " "    0.786               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652745144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652745152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652745163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.284 clk  " "   -2.174            -117.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652745173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652745173 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711652745185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711652745359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711652746145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711652746187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711652746187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711652746187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.283 " "Worst-case setup slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -4.480 clk  " "   -0.283              -4.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk  " "    0.454               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652746206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652746214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.373 clk  " "   -2.174            -118.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746223 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711652746236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711652746407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711652746407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711652746407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.264 " "Worst-case setup slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -4.179 clk  " "   -0.264              -4.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652746426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711652746435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.907 clk  " "   -2.174            -117.907 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711652746445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711652746445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711652747925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711652747926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5121 " "Peak virtual memory: 5121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652747996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:47 2024 " "Processing ended: Thu Mar 28 15:05:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652747996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652747996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652747996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711652747996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711652749131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711652749132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 15:05:49 2024 " "Processing started: Thu Mar 28 15:05:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711652749132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711652749132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off memory -c memory " "Command: quartus_eda --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711652749132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711652750111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "memory.vo C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/simulation/modelsim/ simulation " "Generated file memory.vo in folder \"C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711652750183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711652750232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 15:05:50 2024 " "Processing ended: Thu Mar 28 15:05:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711652750232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711652750232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711652750232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711652750232 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711652750902 ""}
