PRI__GARLIC_REQ_CREDITS__SHIFT 0x18
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MM_REL_LATE_MASK 0x20000000
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MM_REL_LATE__SHIFT 0x1d
#define MC_FUS_ARB_GARLIC_CNTL__RX_RDRESP_FIFO_PTR_INIT_VALUE_MASK 0xff
#define MC_FUS_ARB_GARLIC_CNTL__RX_RDRESP_FIFO_PTR_INIT_VALUE__SHIFT 0x0
#define MC_FUS_ARB_GARLIC_CNTL__RX_WRRESP_FIFO_PTR_INIT_VALUE_MASK 0x7f00
#define MC_FUS_ARB_GARLIC_CNTL__RX_WRRESP_FIFO_PTR_INIT_VALUE__SHIFT 0x8
#define MC_FUS_ARB_GARLIC_CNTL__EN_64_BYTE_WRITE_MASK 0x8000
#define MC_FUS_ARB_GARLIC_CNTL__EN_64_BYTE_WRITE__SHIFT 0xf
#define MC_FUS_ARB_GARLIC_CNTL__EDC_RESPONSE_ENABLE_MASK 0x10000
#define MC_FUS_ARB_GARLIC_CNTL__EDC_RESPONSE_ENABLE__SHIFT 0x10
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_RDRESP_LIMIT_MASK 0x3fe0000
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_RDRESP_LIMIT__SHIFT 0x11
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_WRRESP_LIMIT_MASK 0xfc000000
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_WRRESP_LIMIT__SHIFT 0x1a
#define MC_FUS_ARB_GARLIC_WR_PRI__CB_WR_PRI_MASK 0x3
#define MC_FUS_ARB_GARLIC_WR_PRI__CB_WR_PRI__SHIFT 0x0
#define MC_FUS_ARB_GARLIC_WR_PRI__DB_WR_PRI_MASK 0xc
#define MC_FUS_ARB_GARLIC_WR_PRI__DB_WR_PRI__SHIFT 0x2
#define MC_FUS_ARB_GARLIC_WR_PRI__TC_WR_PRI_MASK 0x30
#define MC_FUS_ARB_GARLIC_WR_PRI__TC_WR_PRI__SHIFT 0x4
#define MC_FUS_ARB_GARLIC_WR_PRI__CP_WR_PRI_MASK 0xc0
#define MC_FUS_ARB_GARLIC_WR_PRI__CP_WR_PRI__SHIFT 0x6
#define MC_FUS_ARB_GARLIC_WR_PRI__HDP_WR_PRI_MASK 0x300
#define MC_FUS_ARB_GARLIC_WR_PRI__HDP_WR_PRI__SHIFT 0x8
#define MC_FUS_ARB_GARLIC_WR_PRI__XDP_WR_PRI_MASK 0xc00
#define MC_FUS_ARB_GARLIC_WR_PRI__XDP_WR_PRI__SHIFT 0xa
#define MC_FUS_ARB_GARLIC_WR_PRI__UMC_WR_PRI_MASK 0x3000
#define MC_FUS_ARB_GARLIC_WR_PRI__UMC_WR_PRI__SHIFT 0xc
#define MC_FUS_ARB_GARLIC_WR_PRI__UVD_WR_PRI_MASK 0xc000
#define MC_FUS_ARB_GARLIC_WR_PRI__UVD_WR_PRI__SHIFT 0xe
#define MC_FUS_ARB_GARLIC_WR_PRI__RLC_WR_PRI_MASK 0x30000
#define MC_FUS_ARB_GARLIC_WR_PRI__RLC_WR_PRI__SHIFT 0x10
#define MC_FUS_ARB_GARLIC_WR_PRI__IH_WR_PRI_MASK 0xc0000
#define MC_FUS_ARB_GARLIC_WR_PRI__IH_WR_PRI__SHIFT 0x12
#define MC_FUS_ARB_GARLIC_WR_PRI__SDMA_WR_PRI_MASK 0x300000
#define MC_FUS_ARB_GARLIC_WR_PRI__SDMA_WR_PRI__SHIFT 0x14
#define MC_FUS_ARB_GARLIC_WR_PRI__SEM_WR_PRI_MASK 0xc00000
#define MC_FUS_ARB_GARLIC_WR_PRI__SEM_WR_PRI__SHIFT 0x16
#define MC_FUS_ARB_GARLIC_WR_PRI__SH_WR_PRI_MASK 0x3000000
#define MC_FUS_ARB_GARLIC_WR_PRI__SH_WR_PRI__SHIFT 0x18
#define MC_FUS_ARB_GARLIC_WR_PRI__MCIF_WR_PRI_MASK 0xc000000
#define MC_FUS_ARB_GARLIC_WR_PRI__MCIF_WR_PRI__SHIFT 0x1a
#define MC_FUS_ARB_GARLIC_WR_PRI__VCE_WR_PRI_MASK 0x30000000
#define MC_FUS_ARB_GARLIC_WR_PRI__VCE_WR_PRI__SHIFT 0x1c
#define MC_FUS_ARB_GARLIC_WR_PRI__VCEU_WR_PRI_MASK 0xc0000000
#define MC_FUS_ARB_GARLIC_WR_PRI__VCEU_WR_PRI__SHIFT 0x1e
#define MC_FUS_ARB_GARLIC_WR_PRI2__SMU_WR_PRI_MASK 0x3
#define MC_FUS_ARB_GARLIC_WR_PRI2__SMU_WR_PRI__SHIFT 0x0
#define MC_FUS_ARB_GARLIC_WR_PRI2__SAM_WR_PRI_MASK 0xc
#define MC_FUS_ARB_GARLIC_WR_PRI2__SAM_WR_PRI__SHIFT 0x2
#define MC_FUS_ARB_GARLIC_WR_PRI2__ACP_WR_PRI_MASK 0x30
#define MC_FUS_ARB_GARLIC_WR_PRI2__ACP_WR_PRI__SHIFT 0x4
#define MC_CG_DATAPORT__DATA_FIELD_MASK 0xffffffff
#define MC_CG_DATAPORT__DATA_FIELD__SHIFT 0x0
#define MC_GRUB_PROBE_MAP__ADDR0_TO_TC_MAP_MASK 0x3
#define MC_GRUB_PROBE_MAP__ADDR0_TO_TC_MAP__SHIFT 0x0
#define MC_GRUB_PROBE_MAP__ADDR1_TO_TC_MAP_MASK 0xc
#define MC_GRUB_PROBE_MAP__ADDR1_TO_TC_MAP__SHIFT 0x2
#define MC_GRUB_PROBE_MAP__ADDR2_TO_TC_MAP_MASK 0x30
#define MC_GRUB_PROBE_MAP__ADDR2_TO_TC_MAP__SHIFT 0x4
#define MC_GRUB_PROBE_MAP__ADDR3_TO_TC_MAP_MASK 0xc0
#define MC_GRUB_PROBE_MAP__ADDR3_TO_TC_MAP__SHIFT 0x6
#define MC_GRUB_PROBE_MAP__ADDR0_TO_GRUB_MAP_MASK 0x100
#define MC_GRUB_PROBE_MAP__ADDR0_TO_GRUB_MAP__SHIFT 0x8
#define MC_GRUB_PROBE_MAP__ADDR1_TO_GRUB_MAP_MASK 0x200
#define MC_GRUB_PROBE_MAP__ADDR1_TO_GRUB_MAP__SHIFT 0x9
#define MC_GRUB_PROBE_MAP__ADDR2_TO_GRUB_MAP_MASK 0x400
#define MC_GRUB_PROBE_MAP__ADDR2_TO_GRUB_MAP__SHIFT 0xa
#define MC_GRUB_PROBE_MAP__ADDR3_TO_GRUB_MAP_MASK 0x800
#define MC_GRUB_PROBE_MAP__ADDR3_TO_GRUB_MAP__SHIFT 0xb
#define MC_GRUB_POST_PROBE_DELAY__REQ_TO_RSP_DELAY_MASK 0x1f
#define MC_GRUB_POST_PROBE_DELAY__REQ_TO_RSP_DELAY__SHIFT 0x0
#define MC_GRUB_POST_PROBE_DELAY__REQLCL_TO_RET_DELAY_MASK 0x1f00
#define MC_GRUB_POST_PROBE_DELAY__REQLCL_TO_RET_DELAY__SHIFT 0x8
#define MC_GRUB_POST_PROBE_DELAY__REQREM_TO_RET_DELAY_MASK 0x1f0000
#define MC_GRUB_POST_PROBE_DELAY__REQREM_TO_RET_DELAY__SHIFT 0x10
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_LO_MASK 0x3f
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_LO__SHIFT 0x0
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_HI_MASK 0x3f00
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_HI__SHIFT 0x8
#define MC_GRUB_PROBE_CREDITS__INTPRB_FIFO_LEVEL_MASK 0x8000
#define MC_GRUB_PROBE_CREDITS__INTPRB_FIFO_LEVEL__SHIFT 0xf
#define MC_GRUB_PROBE_CREDITS__INTPRB_TIMEOUT_THRESH_MASK 0x70000
#define MC_GRUB_PROBE_CREDITS__INTPRB_TIMEOUT_THRESH__SHIFT 0x10
#define MC_GRUB_PROBE_CREDITS__MEM_TIMEOUT_THRESH_MASK 0x700000
#define MC_GRUB_PROBE_CREDITS__MEM_TIMEOUT_THRESH__SHIFT 0x14
#define MC_GRUB_FEATURES__WR_COMBINE_OFF_MASK 0x1
#define MC_GRUB_FEATURES__WR_COMBINE_OFF__SHIFT 0x0
#define MC_GRUB_FEATURES__SCLK_CG_DISABLE_MASK 0x2
#define MC_GRUB_FEATURES__SCLK_CG_DISABLE__SHIFT 0x1
#define MC_GRUB_FEATURES__PRB_FILTER_DISABLE_MASK 0x4
#define MC_GRUB_FEATURES__PRB_FILTER_DISABLE__SHIFT 0x2
#define MC_GRUB_FEATURES__ARB_NRT_STACK_DISABLE_MASK 0x8
#define MC_GRUB_FEATURES__ARB_NRT_STACK_DISABLE__SHIFT 0x3
#define MC_GRUB_FEATURES__ARB_FIXED_PRIORITY_MASK 0x10
#define MC_GRUB_FEATURES__ARB_FIXED_PRIORITY__SHIFT 0x4
#define MC_GRUB_FEATURES__PRIORITY_UPDATE_DISABLE_MASK 0x20
#define MC_GRUB_FEATURES__PRIORITY_UPDATE_DISABLE__SHIFT 0x5
#define MC_GRUB_FEATURES__RT_BYPASS_OFF_MASK 0x40
#define MC_GRUB_FEATURES__RT_BYPASS_OFF__SHIFT 0x6
#define MC_GRUB_FEATURES__SYNC_ON_ERROR_DISABLE_MASK 0x80
#define MC_GRUB_FEATURES__SYNC_ON_ERROR_DISABLE__SHIFT 0x7
#define MC_GRUB_FEATURES__SYNC_REFLECT_DISABLE_MASK 0x100
#define MC_GRUB_FEATURES__SYNC_REFLECT_DISABLE__SHIFT 0x8
#define MC_GRUB_FEATURES__ARB_STALL_EN_MASK 0x400
#define MC_GRUB_FEATURES__ARB_STALL_EN__SHIFT 0xa
#define MC_GRUB_FEATURES__CREDIT_STALL_EN_MASK 0x800
#define MC_GRUB_FEATURES__CREDIT_STALL_EN__SHIFT 0xb
#define MC_GRUB_FEATURES__ARB_STALL_SET_SEL_MASK 0x3000
#define MC_GRUB_FEATURES__ARB_STALL_SET_SEL__SHIFT 0xc
#define MC_GRUB_FEATURES__ARB_STALL_CLR_SEL_MASK 0xc000
#define MC_GRUB_FEATURES__ARB_STALL_CLR_SEL__SHIFT 0xe
#define MC_GRUB_FEATURES__CREDIT_STALL_SET_SEL_MASK 0x30000
#define MC_GRUB_FEATURES__CREDIT_STALL_SET_SEL__SHIFT 0x10
#define MC_GRUB_FEATURES__CREDIT_STALL_CLR_SEL_MASK 0xc0000
#define MC_GRUB_FEATURES__CREDIT_STALL_CLR_SEL__SHIFT 0x12
#define MC_GRUB_FEATURES__WR_REORDER_OFF_MASK 0x100000
#define MC_GRUB_FEATURES__WR_REORDER_OFF__SHIFT 0x14
#define MC_GRUB_TX_CREDITS__SRCTAG_LIMIT_MASK 0x3f
#define MC_GRUB_TX_CREDITS__SRCTAG_LIMIT__SHIFT 0x0
#define MC_GRUB_TX_CREDITS__SRCTAG_RT_RESERVE_MASK 0xf00
#define MC_GRUB_TX_CREDITS__SRCTAG_RT_RESERVE__SHIFT 0x8
#define MC_GRUB_TX_CREDITS__NPC_RT_RESERVE_MASK 0xf000
#define MC_GRUB_TX_CREDITS__NPC_RT_RESERVE__SHIFT 0xc
#define MC_GRUB_TX_CREDITS__NPD_RT_RESERVE_MASK 0xf0000
#define MC_GRUB_TX_CREDITS__NPD_RT_RESERVE__SHIFT 0x10
#define MC_GRUB_TX_CREDITS__TX_FIFO_DEPTH_MASK 0x1f00000
#define MC_GRUB_TX_CREDITS__TX_FIFO_DEPTH__SHIFT 0x14
#define MC_GRUB_TCB_INDEX__INDEX_MASK 0x7f
#define MC_GRUB_TCB_INDEX__INDEX__SHIFT 0x0
#define MC_GRUB_TCB_INDEX__TCB0_WR_EN_MASK 0x100
#define MC_GRUB_TCB_INDEX__TCB0_WR_EN__SHIFT 0x8
#define MC_GRUB_TCB_INDEX__TCB1_WR_EN_MASK 0x200
#define MC_GRUB_TCB_INDEX__TCB1_WR_EN__SHIFT 0x9
#define MC_GRUB_TCB_INDEX__RD_EN_MASK