ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\ahdl2blf.exe step6.abl -mod step6 -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 1.7 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'step6'

  Processing equations...

0196 |S1.D = 0;
             ^
Warning 1124:In "step6.abl":411:'INVERT' or 'BUFFER' not specified for 'S1' - assuming 'BUFFER'.

0201 |S2.D = 0;
             ^
Warning 1124:In "step6.abl":416:'INVERT' or 'BUFFER' not specified for 'S2' - assuming 'BUFFER'.

0213 |LED0 := !LED0;
                ^
Warning 1053:In "step6.abl":428:Signal 'LED0' is combinatorial.

0214 |LED1 := LED1 $ (DIP6 & LED0 # !DIP6 & !LED0);
                   ^
Warning 1053:In "step6.abl":429:Signal 'LED1' is combinatorial.

0215 |LED2 := LED2 $ (DIP6 & LED1 & LED0 # !DIP6 & !LED1 & !LED0);
                   ^
Warning 1053:In "step6.abl":430:Signal 'LED2' is combinatorial.

0216 |LED3 := LED3 $ (DIP6 & LED2 & LED1 & LED0 # !DIP6 & !LED2 & !LED1 &!LED0);
                   ^
Warning 1053:In "step6.abl":431:Signal 'LED3' is combinatorial.

0222 |LED4 := !LED4;
                ^
Warning 1053:In "step6.abl":437:Signal 'LED4' is combinatorial.

0223 |LED5 := LED5 $ LED4;
                   ^
Warning 1053:In "step6.abl":438:Signal 'LED5' is combinatorial.

0224 |LED6 := LED6 $ (LED5 & LED4);
                   ^
Warning 1053:In "step6.abl":439:Signal 'LED6' is combinatorial.

0225 |LED7 := LED7 $ (LED6 & LED5 & LED4);
                   ^
Warning 1053:In "step6.abl":440:Signal 'LED7' is combinatorial.
  Processing truth table...

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file step6.bl0...



Module 'step6' processing complete.

AHDL2BLF complete - 0 errors, 10 warnings. Time: 2 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe step6.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file step6.bl0...
Writing Open-ABEL 2 (BLIF) file step6.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblflink.exe "step6.bl1" -o "untitled.bl2" -omod "untitled" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'step6.bl1'
	Referring to External Module 'osctimer'.

Hierarchical BLIF: 'untitled.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\impsrc.exe -gui -prj untitled -lci untitled.lct -log untitled.imp -err automake.err -tti untitled.bl2 -dir u:\personal\ece 270\lab9\step6'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci untitled.lct -blifopt untitled.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe untitled.bl2 -sweep -mergefb -err automake.err -o untitled.bl3 @untitled.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file untitled.bl2...
Merging feedbacks...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
..Note    0: 
Estimated (clusters + macrocells): 49, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file untitled.bl3...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci untitled.lct -dev lc4k -diofft untitled.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mdiofft.exe untitled.bl3 -family AMDMACH -idev van -o untitled.bl4 -oxrf untitled.xrf -err automake.err @untitled.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Input file: untitled.bl3.
Output file: untitled.bl4.
Cross reference file: untitled.xrf.

..................................................
Shortening signal names...
Writing signal name cross reference file untitled.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci untitled.lct -dev lc4k -prefit untitled.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp untitled.bl4 -out untitled.bl5 -err automake.err -log untitled.log -mod step6 @untitled.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Mon Mar 20 21:07:27 2017

C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp untitled.bl4 -out untitled.bl5 -err automake.err -log untitled.log -mod step6 @untitled.l0 -gui -sc 
<Note> F34000: S1 is removed
Number of pins (IO)    :    70
Number of outputs (MC) :    49
Number of registers    :    11
Number of logic pterms :    60
C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\lpf4k.exe @"untitled.rs2"'

Project 'untitled' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\tda.exe -i untitled.bl5 -o untitled.tda -lci untitled.lct -dev m4e_256_96 -family lc4k -mod step6 -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufw" -prj untitled -if untitled.jed -j2s -log untitled.svl -gui'

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPVS -if untitled.jed -oft -svf -of "U:\Personal\ECE 270\Lab9\step6\untitled_epvs.svf" -lever
svf file '"U:\Personal\ECE 270\Lab9\step6\untitled_epvs.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPV -if untitled.jed -oft -svf -of "U:\Personal\ECE 270\Lab9\step6\untitled_epv.svf" -lever
svf file '"U:\Personal\ECE 270\Lab9\step6\untitled_epv.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JV -if untitled.jed -oft -svf -of "U:\Personal\ECE 270\Lab9\step6\untitled_v.svf" -lever
svf file '"U:\Personal\ECE 270\Lab9\step6\untitled_v.svf"' is generated successfully

Done: completed successfully.
