0.6
2019.1
May 24 2019
15:06:07
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_global_pred.v,1604427279,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_local_pred.v,,testbench_global_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_local_pred.v,1604425759,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_tour_pred.v,,testbench_local_pred,,,,,,,,
,,,,,,testbench_tour_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/branch_predict_global.v,1604468392,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/branch_predict_local.v,,branch_predict_global,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v,1604468399,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v,,datapath_global_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/mips_global_pred.v,1604462353,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/top_global_pred.v,,mips_global_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/top_global_pred.v,1604427254,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/top_tour_pred.v,,top_global_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/ip/data_ram/sim/data_ram.v,1592634325,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/alu.v,,data_ram,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1604424124,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/ip/data_ram/sim/data_ram.v,,inst_ram,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/branch_predict_local.v,1604465122,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/controller.v,,branch_predict_local,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v,1604425689,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenr.v,,datapath_local_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/mips_local_pred.v,1604425686,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux2.v,,mips_local_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/top_local_pred.v,1604425742,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/mips_global_pred.v,,top_local_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/alu.v,1592635749,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/aludec.v,,alu,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/aludec.v,1592576092,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/branch_predict_global.v,,aludec,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/controller.v,1604223713,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v,,controller,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenr.v,1592756123,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenrc.v,,flopenr,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenrc.v,1604225241,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/floprc.v,,flopenrc,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/floprc.v,1592666742,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/hazard.v,,floprc,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/hazard.v,1604242917,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/maindec.v,,hazard,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/maindec.v,1592633125,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/mips_local_pred.v,,main_decoder,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux2.v,1592793869,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux3.v,1592709918,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/pc_adder.v,,mux3,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/pc_adder.v,1592632728,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/regfile.v,,adder,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/regfile.v,1604241348,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/signext.v,,regfile,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/signext.v,1592619875,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/sl2.v,,signext,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/sl2.v,1592619812,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/top_local_pred.v,,sl2,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/branch_predict_tour.v,1604483328,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/mips_tour_pred.v,,branch_predict_tour,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v,1604480162,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_global_pred.v,,datapath_tour_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/mips_tour_pred.v,1604468914,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v,,mips_tour_pred,,,,,,,,
D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/top_tour_pred.v,1604468902,verilog,,D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/branch_predict_tour.v,,top_tour_pred,,,,,,,,
