{
  "design": {
    "design_info": {
      "boundary_crc": "0x91D6047805245AE9",
      "design_src": "G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/sources_1/bd/urllc_fifo_core/urllc_fifo_core.bd",
      "device": "xc7z020clg400-2",
      "name": "urllc_fifo_core_inst_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "variant": "true"
    },
    "design_tree": {
      "adc": {
        "DDCWrapper_0": "",
        "mux_reciever_in": "",
        "count_trigger_0": "",
        "fifo_read_to_axis_0": "",
        "adc_0": "",
        "xlconcat_0": "",
        "xlconstant_0": "",
        "ila_adc": ""
      },
      "core": {
        "processing_system7_0": "",
        "reset_dynamic": "",
        "axi_dma_0": "",
        "axi_smc": "",
        "clk_dynamic": "",
        "fifo_adc": "",
        "fifo_dac": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "xlconcat_irq": "",
        "reset_static": "",
        "ila_core": "",
        "clk_static": "",
        "ila_1": "",
        "ila_fifo_in": "",
        "ila_fifo_out": ""
      },
      "dac": {
        "mux_reciever_out": "",
        "axis_write_to_fifo_0": "",
        "dac_0": "",
        "DUCWrapper_0": "",
        "xlslice_sender": "",
        "ila_0": ""
      },
      "debug_ctrl": {
        "axi_gpio_0": "",
        "xlslice_fifo_write_start_1": "",
        "xlslice_counter_trigger_16_31": "",
        "xlslice_count_trigger_clear_0": "",
        "xlslice_dac_8_15": "",
        "xlslice_clk_psen_4": "",
        "xlslice_clk_psincdec_5": "",
        "xlslice_clk_psclk_3": "",
        "xlslice_duc_sync_6": "",
        "xlslice_reciever_in_9": "",
        "xlslice_reciever_out_7": "",
        "xlslice_fifo_read_start_2": "",
        "xlslice_ddc_sync_8": "",
        "xlslice_adc_0_7": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "ad": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk_ad_static": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "60000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_da_dynamic": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "60000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "da": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "clk_pl_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "urllc_fifo_core_clk_pl_50M",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "strong"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          }
        }
      }
    },
    "components": {
      "adc": {
        "interface_ports": {
          "axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_tdata",
                "direction": "O"
              },
              "TLAST": {
                "physical_name": "axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ad": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "io_in_sync": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "ad_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ad_out_vld": {
            "direction": "O"
          },
          "router": {
            "direction": "I"
          },
          "count": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "target": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clear": {
            "direction": "I"
          },
          "trigger_out": {
            "direction": "O"
          },
          "fifo_read_almost_empty": {
            "direction": "I"
          },
          "fifo_read_empty": {
            "direction": "I"
          },
          "fifo_read_rd_en": {
            "direction": "O"
          },
          "fifo_read_rd_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "io_clock": {
            "type": "clk",
            "direction": "I"
          },
          "io_resetN": {
            "type": "rst",
            "direction": "I"
          },
          "div": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "DDCWrapper_0": {
            "vlnv": "xilinx.com:module_ref:DDCWrapper:1.0",
            "xci_name": "urllc_fifo_core_inst_1_DDCWrapper_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_DDCWrapper_0_0\\urllc_fifo_core_inst_1_DDCWrapper_0_0.xci",
            "inst_hier_path": "adc/DDCWrapper_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DDCWrapper",
              "boundary_crc": "0x0"
            },
            "ports": {
              "io_in_data": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "io_in_sync": {
                "direction": "I"
              },
              "io_out_data": {
                "direction": "O"
              },
              "io_out_update": {
                "direction": "O"
              },
              "io_out_readData": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "io_out_ave": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "io_clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "io_resetN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_dynamic_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "io_resetN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "mux_reciever_in": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "urllc_fifo_core_inst_1_mux_reciever_in_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_mux_reciever_in_0\\urllc_fifo_core_inst_1_mux_reciever_in_0.xci",
            "inst_hier_path": "adc/mux_reciever_in",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "sel2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "router": {
                "direction": "I"
              }
            }
          },
          "count_trigger_0": {
            "vlnv": "xilinx.com:module_ref:count_trigger:1.0",
            "xci_name": "urllc_fifo_core_inst_1_count_trigger_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_count_trigger_0_0\\urllc_fifo_core_inst_1_count_trigger_0_0.xci",
            "inst_hier_path": "adc/count_trigger_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "count_trigger",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "count": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "target": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clear": {
                "direction": "I"
              },
              "trigger_out": {
                "direction": "O"
              }
            }
          },
          "fifo_read_to_axis_0": {
            "vlnv": "xilinx.com:module_ref:fifo_read_to_axis:1.0",
            "xci_name": "urllc_fifo_core_inst_1_fifo_read_to_axis_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_fifo_read_to_axis_0_0\\urllc_fifo_core_inst_1_fifo_read_to_axis_0_0.xci",
            "inst_hier_path": "adc/fifo_read_to_axis_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fifo_read_to_axis",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start": {
                "direction": "I"
              },
              "fifo_read_empty": {
                "direction": "I"
              },
              "fifo_read_almost_empty": {
                "direction": "I"
              },
              "fifo_read_rd_data": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "fifo_read_rd_en": {
                "direction": "O"
              }
            }
          },
          "adc_0": {
            "vlnv": "xilinx.com:module_ref:adc:1.0",
            "xci_name": "urllc_fifo_core_inst_1_adc_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_adc_0_0\\urllc_fifo_core_inst_1_adc_0_0.xci",
            "inst_hier_path": "adc/adc_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "adc",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ad_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "div": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ad_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ad_out_vld": {
                "direction": "O"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_fifo_core_inst_1_xlconcat_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlconcat_0_0\\urllc_fifo_core_inst_1_xlconcat_0_0.xci",
            "inst_hier_path": "adc/xlconcat_0",
            "parameters": {
              "dout_width": {
                "value": "8"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "urllc_fifo_core_inst_1_xlconstant_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlconstant_0_0\\urllc_fifo_core_inst_1_xlconstant_0_0.xci",
            "inst_hier_path": "adc/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "7"
              }
            }
          },
          "ila_adc": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_adc_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_adc_0\\urllc_fifo_core_inst_1_ila_adc_0.xci",
            "inst_hier_path": "adc/ila_adc",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "23"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axis",
              "fifo_read_to_axis_0/axis"
            ]
          }
        },
        "nets": {
          "DDCWrapper_0_io_out_ave": {
            "ports": [
              "DDCWrapper_0/io_out_ave",
              "ila_adc/probe5"
            ]
          },
          "DDCWrapper_0_io_out_data": {
            "ports": [
              "DDCWrapper_0/io_out_data",
              "xlconcat_0/In0",
              "ila_adc/probe2"
            ]
          },
          "DDCWrapper_0_io_out_readData": {
            "ports": [
              "DDCWrapper_0/io_out_readData",
              "ila_adc/probe4"
            ]
          },
          "DDCWrapper_0_io_out_update": {
            "ports": [
              "DDCWrapper_0/io_out_update",
              "ila_adc/probe3"
            ]
          },
          "Net": {
            "ports": [
              "clk",
              "fifo_read_to_axis_0/clk",
              "count_trigger_0/clk",
              "adc_0/clk",
              "ila_adc/clk"
            ]
          },
          "Net1": {
            "ports": [
              "resetn",
              "fifo_read_to_axis_0/resetn",
              "count_trigger_0/resetn",
              "adc_0/resetn"
            ]
          },
          "Net2": {
            "ports": [
              "io_clock",
              "DDCWrapper_0/io_clock"
            ]
          },
          "Net3": {
            "ports": [
              "io_resetN",
              "DDCWrapper_0/io_resetN"
            ]
          },
          "ad_1": {
            "ports": [
              "ad",
              "mux_reciever_in/sel1",
              "DDCWrapper_0/io_in_data",
              "ila_adc/probe0"
            ]
          },
          "adc_0_ad_out": {
            "ports": [
              "adc_0/ad_out",
              "ad_out",
              "ila_adc/probe9"
            ]
          },
          "adc_0_ad_out_vld": {
            "ports": [
              "adc_0/ad_out_vld",
              "ad_out_vld",
              "ila_adc/probe10"
            ]
          },
          "count_trigger_0_trigger_out": {
            "ports": [
              "count_trigger_0/trigger_out",
              "trigger_out",
              "ila_adc/probe14"
            ]
          },
          "div_1": {
            "ports": [
              "div",
              "adc_0/div",
              "ila_adc/probe8"
            ]
          },
          "fifo_adc_data_count": {
            "ports": [
              "count",
              "count_trigger_0/count",
              "ila_adc/probe11"
            ]
          },
          "fifo_read_almost_empty_1": {
            "ports": [
              "fifo_read_almost_empty",
              "fifo_read_to_axis_0/fifo_read_almost_empty",
              "ila_adc/probe17"
            ]
          },
          "fifo_read_empty_1": {
            "ports": [
              "fifo_read_empty",
              "fifo_read_to_axis_0/fifo_read_empty",
              "ila_adc/probe16"
            ]
          },
          "fifo_read_rd_data_1": {
            "ports": [
              "fifo_read_rd_data",
              "fifo_read_to_axis_0/fifo_read_rd_data",
              "ila_adc/probe18"
            ]
          },
          "fifo_read_to_axis_0_axis_tdata": {
            "ports": [
              "fifo_read_to_axis_0/axis_tdata",
              "ila_adc/probe20"
            ]
          },
          "fifo_read_to_axis_0_axis_tlast": {
            "ports": [
              "fifo_read_to_axis_0/axis_tlast",
              "ila_adc/probe21"
            ]
          },
          "fifo_read_to_axis_0_axis_tvalid": {
            "ports": [
              "fifo_read_to_axis_0/axis_tvalid",
              "ila_adc/probe22"
            ]
          },
          "fifo_read_to_axis_0_fifo_read_rd_en": {
            "ports": [
              "fifo_read_to_axis_0/fifo_read_rd_en",
              "fifo_read_rd_en",
              "ila_adc/probe19"
            ]
          },
          "io_in_sync_1": {
            "ports": [
              "io_in_sync",
              "DDCWrapper_0/io_in_sync",
              "ila_adc/probe1"
            ]
          },
          "mux_reciever_in_data_out": {
            "ports": [
              "mux_reciever_in/data_out",
              "adc_0/ad_in",
              "ila_adc/probe7"
            ]
          },
          "start_1": {
            "ports": [
              "start",
              "fifo_read_to_axis_0/start",
              "ila_adc/probe15"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "mux_reciever_in/sel2"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_0/In1"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "target",
              "count_trigger_0/target",
              "ila_adc/probe12"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "clear",
              "count_trigger_0/clear",
              "ila_adc/probe13"
            ]
          },
          "xlslice_reciever_in_10_Dout": {
            "ports": [
              "router",
              "mux_reciever_in/router",
              "ila_adc/probe6"
            ]
          }
        }
      },
      "core": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
            "port_maps": {
              "CAS_N": {
                "physical_name": "DDR_cas_n",
                "direction": "IO"
              },
              "CKE": {
                "physical_name": "DDR_cke",
                "direction": "IO"
              },
              "CK_N": {
                "physical_name": "DDR_ck_n",
                "direction": "IO"
              },
              "CK_P": {
                "physical_name": "DDR_ck_p",
                "direction": "IO"
              },
              "CS_N": {
                "physical_name": "DDR_cs_n",
                "direction": "IO"
              },
              "RESET_N": {
                "physical_name": "DDR_reset_n",
                "direction": "IO"
              },
              "ODT": {
                "physical_name": "DDR_odt",
                "direction": "IO"
              },
              "RAS_N": {
                "physical_name": "DDR_ras_n",
                "direction": "IO"
              },
              "WE_N": {
                "physical_name": "DDR_we_n",
                "direction": "IO"
              },
              "BA": {
                "physical_name": "DDR_ba",
                "direction": "IO"
              },
              "ADDR": {
                "physical_name": "DDR_addr",
                "direction": "IO"
              },
              "DM": {
                "physical_name": "DDR_dm",
                "direction": "IO"
              },
              "DQ": {
                "physical_name": "DDR_dq",
                "direction": "IO"
              },
              "DQS_N": {
                "physical_name": "DDR_dqs_n",
                "direction": "IO"
              },
              "DQS_P": {
                "physical_name": "DDR_dqs_p",
                "direction": "IO"
              }
            }
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
            "port_maps": {
              "MIO": {
                "physical_name": "FIXED_IO_mio",
                "direction": "IO"
              },
              "DDR_VRN": {
                "physical_name": "FIXED_IO_ddr_vrn",
                "direction": "IO"
              },
              "DDR_VRP": {
                "physical_name": "FIXED_IO_ddr_vrp",
                "direction": "IO"
              },
              "PS_SRSTB": {
                "physical_name": "FIXED_IO_ps_srstb",
                "direction": "IO"
              },
              "PS_CLK": {
                "physical_name": "FIXED_IO_ps_clk",
                "direction": "IO"
              },
              "PS_PORB": {
                "physical_name": "FIXED_IO_ps_porb",
                "direction": "IO"
              }
            }
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_MM2S_tdata",
                "direction": "O"
              },
              "TKEEP": {
                "physical_name": "M_AXIS_MM2S_tkeep",
                "direction": "O"
              },
              "TLAST": {
                "physical_name": "M_AXIS_MM2S_tlast",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "M_AXIS_MM2S_tready",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "M_AXIS_MM2S_tvalid",
                "direction": "O"
              }
            }
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_S2MM_tdata",
                "direction": "I"
              },
              "TKEEP": {
                "physical_name": "S_AXIS_S2MM_tkeep",
                "direction": "I"
              },
              "TLAST": {
                "physical_name": "S_AXIS_S2MM_tlast",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_AXIS_S2MM_tready",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "S_AXIS_S2MM_tvalid",
                "direction": "I"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M00_AXI_awaddr",
                "direction": "O"
              },
              "AWLEN": {
                "physical_name": "M00_AXI_awlen",
                "direction": "O"
              },
              "AWSIZE": {
                "physical_name": "M00_AXI_awsize",
                "direction": "O"
              },
              "AWBURST": {
                "physical_name": "M00_AXI_awburst",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M00_AXI_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M00_AXI_awcache",
                "direction": "O"
              },
              "AWPROT": {
                "physical_name": "M00_AXI_awprot",
                "direction": "O"
              },
              "AWREGION": {
                "physical_name": "M00_AXI_awregion",
                "direction": "O"
              },
              "AWQOS": {
                "physical_name": "M00_AXI_awqos",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M00_AXI_wdata",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "M00_AXI_wstrb",
                "direction": "O"
              },
              "WLAST": {
                "physical_name": "M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M00_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M00_AXI_bresp",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M00_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M00_AXI_araddr",
                "direction": "O"
              },
              "ARLEN": {
                "physical_name": "M00_AXI_arlen",
                "direction": "O"
              },
              "ARSIZE": {
                "physical_name": "M00_AXI_arsize",
                "direction": "O"
              },
              "ARBURST": {
                "physical_name": "M00_AXI_arburst",
                "direction": "O"
              },
              "ARLOCK": {
                "physical_name": "M00_AXI_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M00_AXI_arcache",
                "direction": "O"
              },
              "ARPROT": {
                "physical_name": "M00_AXI_arprot",
                "direction": "O"
              },
              "ARREGION": {
                "physical_name": "M00_AXI_arregion",
                "direction": "O"
              },
              "ARQOS": {
                "physical_name": "M00_AXI_arqos",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M00_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M00_AXI_rdata",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "M00_AXI_rresp",
                "direction": "I"
              },
              "RLAST": {
                "physical_name": "M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M00_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_en": {
            "direction": "I"
          },
          "rd_en": {
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "empty": {
            "direction": "O"
          },
          "almost_empty": {
            "direction": "O"
          },
          "data_count": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "din1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_en1": {
            "direction": "I"
          },
          "rd_en1": {
            "direction": "I"
          },
          "dout1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "full": {
            "direction": "O"
          },
          "almost_full": {
            "direction": "O"
          },
          "clk_out_dynamic": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "psincdec": {
            "direction": "I"
          },
          "psen": {
            "direction": "I"
          },
          "psclk": {
            "direction": "I"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_pl_50M": {
            "direction": "I"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "urllc_fifo_core_inst_1_processing_system7_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_processing_system7_0_0\\urllc_fifo_core_inst_1_processing_system7_0_0.xci",
            "inst_hier_path": "core/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
                "value": "23.8095"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CORE0_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE0_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_FIQ_INTR": {
                "value": "0"
              },
              "PCW_CORE1_IRQ_INTR": {
                "value": "0"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "767"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_BASEADDR": {
                "value": "0x00100000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_BASEADDR": {
                "value": "0xE000B000"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_HIGHADDR": {
                "value": "0xE000BFFF"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG0_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLKTRIG3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "0"
              },
              "PCW_EN_I2C0": {
                "value": "0"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET0": {
                "value": "0"
              },
              "PCW_EN_PTP_ENET1": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "0"
              },
              "PCW_EN_SPI1": {
                "value": "0"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "0"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "0"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "0"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GP0_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP0_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP0_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GP1_EN_MODIFIABLE_TXN": {
                "value": "1"
              },
              "PCW_GP1_NUM_READ_THREADS": {
                "value": "4"
              },
              "PCW_GP1_NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_INCLUDE_ACP_TRANS_CHECK": {
                "value": "0"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#unassigned#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned"
              },
              "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_ID_WIDTH": {
                "value": "12"
              },
              "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
                "value": "0"
              },
              "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
                "value": "12"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_P2F_ENET0_INTR": {
                "value": "0"
              },
              "PCW_P2F_QSPI_INTR": {
                "value": "0"
              },
              "PCW_P2F_SDIO0_INTR": {
                "value": "0"
              },
              "PCW_P2F_UART1_INTR": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.089"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.075"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.085"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.092"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.014"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.009"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.033"
              },
              "PCW_PACKAGE_NAME": {
                "value": "clg400"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PERIPHERAL_BOARD_PRESET": {
                "value": "None"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_PS7_SI_REV": {
                "value": "PRODUCTION"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO0_BASEADDR": {
                "value": "0xE0100000"
              },
              "PCW_SDIO0_HIGHADDR": {
                "value": "0xE0100FFF"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PCW_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP0_ID_WIDTH": {
                "value": "6"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_ID_WIDTH": {
                "value": "6"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_BASEADDR": {
                "value": "0xE0001000"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_HIGHADDR": {
                "value": "0xE0001FFF"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "105.056"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "66.904"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "89.1715"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "113.63"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "98.503"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "68.5855"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "90.295"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "103.977"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_UIPARAM_GENERATE_SUMMARY": {
                "value": "NA"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USE_AXI_FABRIC_IDLE": {
                "value": "0"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_CR_FABRIC": {
                "value": "1"
              },
              "PCW_USE_DDR_BYPASS": {
                "value": "0"
              },
              "PCW_USE_DEBUG": {
                "value": "0"
              },
              "PCW_USE_DMA0": {
                "value": "0"
              },
              "PCW_USE_DMA1": {
                "value": "0"
              },
              "PCW_USE_DMA2": {
                "value": "0"
              },
              "PCW_USE_DMA3": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_PROC_EVENT_BUS": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "0"
              },
              "PCW_USE_S_AXI_ACP": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "0"
              },
              "PCW_USE_S_AXI_GP1": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP3": {
                "value": "0"
              },
              "PCW_USE_TRACE": {
                "value": "0"
              },
              "PCW_VALUE_SILVERSION": {
                "value": "3"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              },
              "S_AXI_HP1": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "reset_dynamic": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "urllc_fifo_core_inst_1_reset_dynamic_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_reset_dynamic_0\\urllc_fifo_core_inst_1_reset_dynamic_0.xci",
            "inst_hier_path": "core/reset_dynamic"
          },
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "urllc_fifo_core_inst_1_axi_dma_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_axi_dma_0_0\\urllc_fifo_core_inst_1_axi_dma_0_0.xci",
            "inst_hier_path": "core/axi_dma_0",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "8"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "2"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "urllc_fifo_core_inst_1_axi_smc_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_axi_smc_0\\urllc_fifo_core_inst_1_axi_smc_0.xci",
            "inst_hier_path": "core/axi_smc",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "clk_dynamic": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "urllc_fifo_core_inst_1_clk_dynamic_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_clk_dynamic_0\\urllc_fifo_core_inst_1_clk_dynamic_0.xci",
            "inst_hier_path": "core/clk_dynamic",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "166.66"
              },
              "CLKOUT1_JITTER": {
                "value": "163.829"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "130.371"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "60"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out_dynamic"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "17.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "16.667"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "17.000"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_IN_FREQ": {
                "value": "60.000"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "RESET_PORT": {
                "value": "reset"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_HIGH"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "fifo_adc": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "urllc_fifo_core_inst_1_fifo_adc_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_fifo_adc_0\\urllc_fifo_core_inst_1_fifo_adc_0.xci",
            "inst_hier_path": "core/fifo_adc",
            "parameters": {
              "Almost_Empty_Flag": {
                "value": "true"
              },
              "Almost_Full_Flag": {
                "value": "true"
              },
              "Data_Count": {
                "value": "true"
              },
              "Data_Count_Width": {
                "value": "16"
              },
              "FIFO_Implementation_rach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wach": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "FIFO_Implementation_wrch": {
                "value": "Common_Clock_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "Native"
              },
              "Input_Data_Width": {
                "value": "8"
              },
              "Input_Depth": {
                "value": "65536"
              },
              "Output_Data_Width": {
                "value": "8"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              }
            }
          },
          "fifo_dac": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "urllc_fifo_core_inst_1_fifo_dac_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_fifo_dac_0\\urllc_fifo_core_inst_1_fifo_dac_0.xci",
            "inst_hier_path": "core/fifo_dac",
            "parameters": {
              "Almost_Empty_Flag": {
                "value": "true"
              },
              "Almost_Full_Flag": {
                "value": "true"
              },
              "Data_Count": {
                "value": "true"
              },
              "Data_Count_Width": {
                "value": "16"
              },
              "Input_Data_Width": {
                "value": "8"
              },
              "Input_Depth": {
                "value": "65536"
              },
              "Output_Data_Width": {
                "value": "8"
              }
            }
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ps7_0_axi_periph_0\\urllc_fifo_core_inst_1_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "core/ps7_0_axi_periph",
            "xci_name": "urllc_fifo_core_inst_1_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S00_AXI_awaddr",
                    "direction": "I"
                  },
                  "AWLEN": {
                    "physical_name": "S00_AXI_awlen",
                    "direction": "I"
                  },
                  "AWSIZE": {
                    "physical_name": "S00_AXI_awsize",
                    "direction": "I"
                  },
                  "AWBURST": {
                    "physical_name": "S00_AXI_awburst",
                    "direction": "I"
                  },
                  "AWLOCK": {
                    "physical_name": "S00_AXI_awlock",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S00_AXI_awcache",
                    "direction": "I"
                  },
                  "AWPROT": {
                    "physical_name": "S00_AXI_awprot",
                    "direction": "I"
                  },
                  "AWQOS": {
                    "physical_name": "S00_AXI_awqos",
                    "direction": "I"
                  },
                  "AWVALID": {
                    "physical_name": "S00_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S00_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S00_AXI_wdata",
                    "direction": "I"
                  },
                  "WSTRB": {
                    "physical_name": "S00_AXI_wstrb",
                    "direction": "I"
                  },
                  "WLAST": {
                    "physical_name": "S00_AXI_wlast",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S00_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S00_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S00_AXI_bresp",
                    "direction": "O"
                  },
                  "BVALID": {
                    "physical_name": "S00_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S00_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S00_AXI_araddr",
                    "direction": "I"
                  },
                  "ARLEN": {
                    "physical_name": "S00_AXI_arlen",
                    "direction": "I"
                  },
                  "ARSIZE": {
                    "physical_name": "S00_AXI_arsize",
                    "direction": "I"
                  },
                  "ARBURST": {
                    "physical_name": "S00_AXI_arburst",
                    "direction": "I"
                  },
                  "ARLOCK": {
                    "physical_name": "S00_AXI_arlock",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S00_AXI_arcache",
                    "direction": "I"
                  },
                  "ARPROT": {
                    "physical_name": "S00_AXI_arprot",
                    "direction": "I"
                  },
                  "ARQOS": {
                    "physical_name": "S00_AXI_arqos",
                    "direction": "I"
                  },
                  "ARVALID": {
                    "physical_name": "S00_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S00_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S00_AXI_rdata",
                    "direction": "O"
                  },
                  "RRESP": {
                    "physical_name": "S00_AXI_rresp",
                    "direction": "O"
                  },
                  "RLAST": {
                    "physical_name": "S00_AXI_rlast",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S00_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S00_AXI_rready",
                    "direction": "I"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M00_AXI_awaddr",
                    "direction": "O"
                  },
                  "AWLEN": {
                    "physical_name": "M00_AXI_awlen",
                    "direction": "O"
                  },
                  "AWSIZE": {
                    "physical_name": "M00_AXI_awsize",
                    "direction": "O"
                  },
                  "AWBURST": {
                    "physical_name": "M00_AXI_awburst",
                    "direction": "O"
                  },
                  "AWLOCK": {
                    "physical_name": "M00_AXI_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M00_AXI_awcache",
                    "direction": "O"
                  },
                  "AWPROT": {
                    "physical_name": "M00_AXI_awprot",
                    "direction": "O"
                  },
                  "AWREGION": {
                    "physical_name": "M00_AXI_awregion",
                    "direction": "O"
                  },
                  "AWQOS": {
                    "physical_name": "M00_AXI_awqos",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "M00_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M00_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M00_AXI_wdata",
                    "direction": "O"
                  },
                  "WSTRB": {
                    "physical_name": "M00_AXI_wstrb",
                    "direction": "O"
                  },
                  "WLAST": {
                    "physical_name": "M00_AXI_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M00_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M00_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M00_AXI_bresp",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "M00_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M00_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M00_AXI_araddr",
                    "direction": "O"
                  },
                  "ARLEN": {
                    "physical_name": "M00_AXI_arlen",
                    "direction": "O"
                  },
                  "ARSIZE": {
                    "physical_name": "M00_AXI_arsize",
                    "direction": "O"
                  },
                  "ARBURST": {
                    "physical_name": "M00_AXI_arburst",
                    "direction": "O"
                  },
                  "ARLOCK": {
                    "physical_name": "M00_AXI_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M00_AXI_arcache",
                    "direction": "O"
                  },
                  "ARPROT": {
                    "physical_name": "M00_AXI_arprot",
                    "direction": "O"
                  },
                  "ARREGION": {
                    "physical_name": "M00_AXI_arregion",
                    "direction": "O"
                  },
                  "ARQOS": {
                    "physical_name": "M00_AXI_arqos",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "M00_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M00_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M00_AXI_rdata",
                    "direction": "I"
                  },
                  "RRESP": {
                    "physical_name": "M00_AXI_rresp",
                    "direction": "I"
                  },
                  "RLAST": {
                    "physical_name": "M00_AXI_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M00_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M00_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M01_AXI_awaddr",
                    "direction": "O"
                  },
                  "AWLEN": {
                    "physical_name": "M01_AXI_awlen",
                    "direction": "O"
                  },
                  "AWSIZE": {
                    "physical_name": "M01_AXI_awsize",
                    "direction": "O"
                  },
                  "AWBURST": {
                    "physical_name": "M01_AXI_awburst",
                    "direction": "O"
                  },
                  "AWLOCK": {
                    "physical_name": "M01_AXI_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M01_AXI_awcache",
                    "direction": "O"
                  },
                  "AWPROT": {
                    "physical_name": "M01_AXI_awprot",
                    "direction": "O"
                  },
                  "AWREGION": {
                    "physical_name": "M01_AXI_awregion",
                    "direction": "O"
                  },
                  "AWQOS": {
                    "physical_name": "M01_AXI_awqos",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "M01_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M01_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M01_AXI_wdata",
                    "direction": "O"
                  },
                  "WSTRB": {
                    "physical_name": "M01_AXI_wstrb",
                    "direction": "O"
                  },
                  "WLAST": {
                    "physical_name": "M01_AXI_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M01_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M01_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M01_AXI_bresp",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "M01_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M01_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M01_AXI_araddr",
                    "direction": "O"
                  },
                  "ARLEN": {
                    "physical_name": "M01_AXI_arlen",
                    "direction": "O"
                  },
                  "ARSIZE": {
                    "physical_name": "M01_AXI_arsize",
                    "direction": "O"
                  },
                  "ARBURST": {
                    "physical_name": "M01_AXI_arburst",
                    "direction": "O"
                  },
                  "ARLOCK": {
                    "physical_name": "M01_AXI_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M01_AXI_arcache",
                    "direction": "O"
                  },
                  "ARPROT": {
                    "physical_name": "M01_AXI_arprot",
                    "direction": "O"
                  },
                  "ARREGION": {
                    "physical_name": "M01_AXI_arregion",
                    "direction": "O"
                  },
                  "ARQOS": {
                    "physical_name": "M01_AXI_arqos",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "M01_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M01_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M01_AXI_rdata",
                    "direction": "I"
                  },
                  "RRESP": {
                    "physical_name": "M01_AXI_rresp",
                    "direction": "I"
                  },
                  "RLAST": {
                    "physical_name": "M01_AXI_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M01_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M01_AXI_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "urllc_fifo_core_inst_1_xbar_0",
                "xci_path": "ip\\urllc_fifo_core_inst_1_xbar_0\\urllc_fifo_core_inst_1_xbar_0.xci",
                "inst_hier_path": "core/ps7_0_axi_periph/xbar",
                "parameters": {
                  "M00_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M00_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M01_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M02_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M03_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M04_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M05_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M06_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M07_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M08_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M09_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M10_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M11_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M12_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M13_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M14_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A01_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A02_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A03_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A04_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A05_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A06_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A07_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A08_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A09_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A10_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A11_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A12_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A13_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A14_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "M15_A15_BASE_ADDR": {
                    "value": "0xffffffffffffffff"
                  },
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_AXI_awaddr",
                        "direction": "O"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_awlen",
                        "direction": "O"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_awsize",
                        "direction": "O"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_awburst",
                        "direction": "O"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_awlock",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_awcache",
                        "direction": "O"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_awprot",
                        "direction": "O"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_awqos",
                        "direction": "O"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_awvalid",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_awready",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_wdata",
                        "direction": "O"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_wstrb",
                        "direction": "O"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_wlast",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_wvalid",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_wready",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_bresp",
                        "direction": "I"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_bvalid",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_bready",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_araddr",
                        "direction": "O"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_arlen",
                        "direction": "O"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_arsize",
                        "direction": "O"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_arburst",
                        "direction": "O"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_arlock",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_arcache",
                        "direction": "O"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_arprot",
                        "direction": "O"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_arqos",
                        "direction": "O"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_arvalid",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_arready",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_rdata",
                        "direction": "I"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_rresp",
                        "direction": "I"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_rlast",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_rvalid",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_rready",
                        "direction": "O"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "S_AXI_awaddr",
                        "direction": "I"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_awlen",
                        "direction": "I"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_awsize",
                        "direction": "I"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_awburst",
                        "direction": "I"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_awlock",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_awcache",
                        "direction": "I"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_awprot",
                        "direction": "I"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_awqos",
                        "direction": "I"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_wdata",
                        "direction": "I"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_wstrb",
                        "direction": "I"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_wlast",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_bresp",
                        "direction": "O"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_araddr",
                        "direction": "I"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_arlen",
                        "direction": "I"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_arsize",
                        "direction": "I"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_arburst",
                        "direction": "I"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_arlock",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_arcache",
                        "direction": "I"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_arprot",
                        "direction": "I"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_arqos",
                        "direction": "I"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_rdata",
                        "direction": "O"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_rresp",
                        "direction": "O"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_rlast",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_AXI_awaddr",
                        "direction": "O"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_awlen",
                        "direction": "O"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_awsize",
                        "direction": "O"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_awburst",
                        "direction": "O"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_awlock",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_awcache",
                        "direction": "O"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_awprot",
                        "direction": "O"
                      },
                      "AWREGION": {
                        "physical_name": "M_AXI_awregion",
                        "direction": "O"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_awqos",
                        "direction": "O"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_awvalid",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_awready",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_wdata",
                        "direction": "O"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_wstrb",
                        "direction": "O"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_wlast",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_wvalid",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_wready",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_bresp",
                        "direction": "I"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_bvalid",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_bready",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_araddr",
                        "direction": "O"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_arlen",
                        "direction": "O"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_arsize",
                        "direction": "O"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_arburst",
                        "direction": "O"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_arlock",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_arcache",
                        "direction": "O"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_arprot",
                        "direction": "O"
                      },
                      "ARREGION": {
                        "physical_name": "M_AXI_arregion",
                        "direction": "O"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_arqos",
                        "direction": "O"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_arvalid",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_arready",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_rdata",
                        "direction": "I"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_rresp",
                        "direction": "I"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_rlast",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_rvalid",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_rready",
                        "direction": "O"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "S_AXI_awaddr",
                        "direction": "I"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_awlen",
                        "direction": "I"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_awsize",
                        "direction": "I"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_awburst",
                        "direction": "I"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_awlock",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_awcache",
                        "direction": "I"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_awprot",
                        "direction": "I"
                      },
                      "AWREGION": {
                        "physical_name": "S_AXI_awregion",
                        "direction": "I"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_awqos",
                        "direction": "I"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_wdata",
                        "direction": "I"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_wstrb",
                        "direction": "I"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_wlast",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_bresp",
                        "direction": "O"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_araddr",
                        "direction": "I"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_arlen",
                        "direction": "I"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_arsize",
                        "direction": "I"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_arburst",
                        "direction": "I"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_arlock",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_arcache",
                        "direction": "I"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_arprot",
                        "direction": "I"
                      },
                      "ARREGION": {
                        "physical_name": "S_AXI_arregion",
                        "direction": "I"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_arqos",
                        "direction": "I"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_rdata",
                        "direction": "O"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_rresp",
                        "direction": "O"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_rlast",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "M_AXI_awaddr",
                        "direction": "O"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_awlen",
                        "direction": "O"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_awsize",
                        "direction": "O"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_awburst",
                        "direction": "O"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_awlock",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_awcache",
                        "direction": "O"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_awprot",
                        "direction": "O"
                      },
                      "AWREGION": {
                        "physical_name": "M_AXI_awregion",
                        "direction": "O"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_awqos",
                        "direction": "O"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_awvalid",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_awready",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_wdata",
                        "direction": "O"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_wstrb",
                        "direction": "O"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_wlast",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_wvalid",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_wready",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_bresp",
                        "direction": "I"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_bvalid",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_bready",
                        "direction": "O"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_araddr",
                        "direction": "O"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_arlen",
                        "direction": "O"
                      },
                      "ARSIZE": {
                        "physical_name": "M_AXI_arsize",
                        "direction": "O"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_arburst",
                        "direction": "O"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_arlock",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_arcache",
                        "direction": "O"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_arprot",
                        "direction": "O"
                      },
                      "ARREGION": {
                        "physical_name": "M_AXI_arregion",
                        "direction": "O"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_arqos",
                        "direction": "O"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_arvalid",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_arready",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_rdata",
                        "direction": "I"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_rresp",
                        "direction": "I"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_rlast",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_rvalid",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_rready",
                        "direction": "O"
                      }
                    }
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "S_AXI_awaddr",
                        "direction": "I"
                      },
                      "AWLEN": {
                        "physical_name": "S_AXI_awlen",
                        "direction": "I"
                      },
                      "AWSIZE": {
                        "physical_name": "S_AXI_awsize",
                        "direction": "I"
                      },
                      "AWBURST": {
                        "physical_name": "S_AXI_awburst",
                        "direction": "I"
                      },
                      "AWLOCK": {
                        "physical_name": "S_AXI_awlock",
                        "direction": "I"
                      },
                      "AWCACHE": {
                        "physical_name": "S_AXI_awcache",
                        "direction": "I"
                      },
                      "AWPROT": {
                        "physical_name": "S_AXI_awprot",
                        "direction": "I"
                      },
                      "AWREGION": {
                        "physical_name": "S_AXI_awregion",
                        "direction": "I"
                      },
                      "AWQOS": {
                        "physical_name": "S_AXI_awqos",
                        "direction": "I"
                      },
                      "AWVALID": {
                        "physical_name": "S_AXI_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "S_AXI_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "S_AXI_wdata",
                        "direction": "I"
                      },
                      "WSTRB": {
                        "physical_name": "S_AXI_wstrb",
                        "direction": "I"
                      },
                      "WLAST": {
                        "physical_name": "S_AXI_wlast",
                        "direction": "I"
                      },
                      "WVALID": {
                        "physical_name": "S_AXI_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "S_AXI_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "S_AXI_bresp",
                        "direction": "O"
                      },
                      "BVALID": {
                        "physical_name": "S_AXI_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "S_AXI_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "S_AXI_araddr",
                        "direction": "I"
                      },
                      "ARLEN": {
                        "physical_name": "S_AXI_arlen",
                        "direction": "I"
                      },
                      "ARSIZE": {
                        "physical_name": "S_AXI_arsize",
                        "direction": "I"
                      },
                      "ARBURST": {
                        "physical_name": "S_AXI_arburst",
                        "direction": "I"
                      },
                      "ARLOCK": {
                        "physical_name": "S_AXI_arlock",
                        "direction": "I"
                      },
                      "ARCACHE": {
                        "physical_name": "S_AXI_arcache",
                        "direction": "I"
                      },
                      "ARPROT": {
                        "physical_name": "S_AXI_arprot",
                        "direction": "I"
                      },
                      "ARREGION": {
                        "physical_name": "S_AXI_arregion",
                        "direction": "I"
                      },
                      "ARQOS": {
                        "physical_name": "S_AXI_arqos",
                        "direction": "I"
                      },
                      "ARVALID": {
                        "physical_name": "S_AXI_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "S_AXI_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "S_AXI_rdata",
                        "direction": "O"
                      },
                      "RRESP": {
                        "physical_name": "S_AXI_rresp",
                        "direction": "O"
                      },
                      "RLAST": {
                        "physical_name": "S_AXI_rlast",
                        "direction": "O"
                      },
                      "RVALID": {
                        "physical_name": "S_AXI_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "S_AXI_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "xlconcat_irq": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_fifo_core_inst_1_xlconcat_irq_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlconcat_irq_0\\urllc_fifo_core_inst_1_xlconcat_irq_0.xci",
            "inst_hier_path": "core/xlconcat_irq",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "3"
              }
            }
          },
          "reset_static": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "urllc_fifo_core_inst_1_reset_static_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_reset_static_0\\urllc_fifo_core_inst_1_reset_static_0.xci",
            "inst_hier_path": "core/reset_static"
          },
          "ila_core": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_core_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_core_0\\urllc_fifo_core_inst_1_ila_core_0.xci",
            "inst_hier_path": "core/ila_core",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "8"
              }
            }
          },
          "clk_static": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "urllc_fifo_core_inst_1_clk_static_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_clk_static_0\\urllc_fifo_core_inst_1_clk_static_0.xci",
            "inst_hier_path": "core/clk_static",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "200.0"
              },
              "CLKOUT1_JITTER": {
                "value": "180.523"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "162.874"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "60.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "20.250"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "20.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "16.875"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "RESET_PORT": {
                "value": "reset"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_HIGH"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "ila_1": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_1_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_1_0\\urllc_fifo_core_inst_1_ila_1_0.xci",
            "inst_hier_path": "core/ila_1",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "15"
              },
              "C_PROBE0_WIDTH": {
                "value": "3"
              }
            }
          },
          "ila_fifo_in": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_fifo_in_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_fifo_in_0\\urllc_fifo_core_inst_1_ila_fifo_in_0.xci",
            "inst_hier_path": "core/ila_fifo_in",
            "parameters": {
              "C_ENABLE_ILA_AXI_MON": {
                "value": "true"
              },
              "C_MONITOR_TYPE": {
                "value": "AXI"
              },
              "C_NUM_OF_PROBES": {
                "value": "9"
              },
              "C_SLOT_0_AXI_PROTOCOL": {
                "value": "AXI4S"
              }
            }
          },
          "ila_fifo_out": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_fifo_out_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_fifo_out_0\\urllc_fifo_core_inst_1_ila_fifo_out_0.xci",
            "inst_hier_path": "core/ila_fifo_out",
            "parameters": {
              "C_ENABLE_ILA_AXI_MON": {
                "value": "true"
              },
              "C_MONITOR_TYPE": {
                "value": "AXI"
              },
              "C_NUM_OF_PROBES": {
                "value": "9"
              },
              "C_SLOT_0_AXI_PROTOCOL": {
                "value": "AXI4S"
              }
            }
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_0/M_AXIS_MM2S",
              "ila_fifo_out/SLOT_0_AXIS"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_smc/S00_AXI"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_smc/S01_AXI"
            ]
          },
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "axi_smc/M00_AXI",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "axi_smc_M01_AXI": {
            "interface_ports": [
              "axi_smc/M01_AXI",
              "processing_system7_0/S_AXI_HP1"
            ]
          },
          "fifo_read_to_axis_0_axis": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_dma_0/S_AXIS_S2MM",
              "ila_fifo_in/SLOT_0_AXIS"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M01_AXI",
              "axi_dma_0/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_irq/In0"
            ]
          },
          "Net": {
            "ports": [
              "reset_static/peripheral_reset",
              "fifo_adc/srst",
              "fifo_dac/srst"
            ]
          },
          "adc_0_ad_out": {
            "ports": [
              "din",
              "fifo_adc/din",
              "ila_1/probe1"
            ]
          },
          "adc_0_ad_out_vld": {
            "ports": [
              "wr_en",
              "fifo_adc/wr_en",
              "ila_1/probe2"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "xlconcat_irq/In1"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "xlconcat_irq/In2"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_data": {
            "ports": [
              "din1",
              "fifo_dac/din",
              "ila_1/probe10"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_en": {
            "ports": [
              "wr_en1",
              "fifo_dac/wr_en",
              "ila_1/probe11"
            ]
          },
          "clk_dynamic_clk_out_200M": {
            "ports": [
              "clk_dynamic/clk_out_dynamic",
              "reset_dynamic/slowest_sync_clk",
              "clk_out_dynamic"
            ]
          },
          "clk_dynamic_locked": {
            "ports": [
              "clk_dynamic/locked",
              "reset_dynamic/dcm_locked",
              "ila_core/probe1"
            ]
          },
          "clk_dynamic_psdone": {
            "ports": [
              "clk_dynamic/psdone",
              "ila_core/probe7"
            ]
          },
          "clk_pl_50M_1": {
            "ports": [
              "clk_pl_50M",
              "ila_core/clk",
              "clk_static/clk_in1"
            ]
          },
          "clk_static_clk_out1": {
            "ports": [
              "clk_static/clk_out1",
              "clk_out1",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "processing_system7_0/S_AXI_HP1_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_smc/aclk",
              "fifo_adc/clk",
              "fifo_dac/clk",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "reset_static/slowest_sync_clk",
              "clk_dynamic/clk_in1",
              "ila_1/clk",
              "ila_fifo_in/clk",
              "ila_fifo_out/clk"
            ]
          },
          "clk_static_locked": {
            "ports": [
              "clk_static/locked",
              "reset_static/dcm_locked",
              "ila_core/probe2"
            ]
          },
          "dac_0_da_in_vld": {
            "ports": [
              "rd_en1",
              "fifo_dac/rd_en",
              "ila_1/probe13"
            ]
          },
          "fifo_adc_almost_empty": {
            "ports": [
              "fifo_adc/almost_empty",
              "almost_empty",
              "ila_1/probe3"
            ]
          },
          "fifo_adc_data_count": {
            "ports": [
              "fifo_adc/data_count",
              "data_count",
              "ila_1/probe7"
            ]
          },
          "fifo_adc_dout": {
            "ports": [
              "fifo_adc/dout",
              "dout",
              "ila_1/probe5"
            ]
          },
          "fifo_adc_empty": {
            "ports": [
              "fifo_adc/empty",
              "empty",
              "ila_1/probe4"
            ]
          },
          "fifo_dac_almost_full": {
            "ports": [
              "fifo_dac/almost_full",
              "almost_full",
              "ila_1/probe8"
            ]
          },
          "fifo_dac_data_count": {
            "ports": [
              "fifo_dac/data_count",
              "ila_1/probe14"
            ]
          },
          "fifo_dac_dout": {
            "ports": [
              "fifo_dac/dout",
              "dout1",
              "ila_1/probe12"
            ]
          },
          "fifo_dac_full": {
            "ports": [
              "fifo_dac/full",
              "full",
              "ila_1/probe9"
            ]
          },
          "fifo_read_to_axis_0_fifo_read_rd_en": {
            "ports": [
              "rd_en",
              "fifo_adc/rd_en",
              "ila_1/probe6"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "reset_dynamic/ext_reset_in",
              "reset_static/ext_reset_in"
            ]
          },
          "psclk_1": {
            "ports": [
              "psclk",
              "clk_dynamic/psclk",
              "ila_core/probe4"
            ]
          },
          "psen_1": {
            "ports": [
              "psen",
              "clk_dynamic/psen",
              "ila_core/probe5"
            ]
          },
          "psincdec_1": {
            "ports": [
              "psincdec",
              "clk_dynamic/psincdec",
              "ila_core/probe6"
            ]
          },
          "reset_dynamic_peripheral_aresetn": {
            "ports": [
              "reset_dynamic/peripheral_aresetn",
              "peripheral_aresetn",
              "ila_core/probe3"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "reset_static/peripheral_aresetn",
              "peripheral_aresetn1",
              "axi_dma_0/axi_resetn",
              "axi_smc/aresetn",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ila_core/probe0"
            ]
          },
          "xlconcat_irq_dout": {
            "ports": [
              "xlconcat_irq/dout",
              "processing_system7_0/IRQ_F2P",
              "ila_1/probe0"
            ]
          }
        }
      },
      "dac": {
        "interface_ports": {
          "axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_tdata",
                "direction": "I"
              },
              "TLAST": {
                "physical_name": "axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "da": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "router": {
            "direction": "I"
          },
          "io_in_sync": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "fifo_write_full": {
            "direction": "I"
          },
          "fifo_write_almost_full": {
            "direction": "I"
          },
          "fifo_write_wd_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "fifo_write_wd_en": {
            "direction": "O"
          },
          "da_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "div": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "da_in_vld": {
            "direction": "O"
          }
        },
        "components": {
          "mux_reciever_out": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "urllc_fifo_core_inst_1_mux_reciever_out_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_mux_reciever_out_0\\urllc_fifo_core_inst_1_mux_reciever_out_0.xci",
            "inst_hier_path": "dac/mux_reciever_out",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "sel2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "router": {
                "direction": "I"
              }
            }
          },
          "axis_write_to_fifo_0": {
            "vlnv": "xilinx.com:module_ref:axis_write_to_fifo:1.0",
            "xci_name": "urllc_fifo_core_inst_1_axis_write_to_fifo_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_axis_write_to_fifo_0_0\\urllc_fifo_core_inst_1_axis_write_to_fifo_0_0.xci",
            "inst_hier_path": "dac/axis_write_to_fifo_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_write_to_fifo",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "start": {
                "direction": "I"
              },
              "fifo_write_full": {
                "direction": "I"
              },
              "fifo_write_almost_full": {
                "direction": "I"
              },
              "fifo_write_wd_data": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "fifo_write_wd_en": {
                "direction": "O"
              }
            }
          },
          "dac_0": {
            "vlnv": "xilinx.com:module_ref:dac:1.0",
            "xci_name": "urllc_fifo_core_inst_1_dac_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_dac_0_0\\urllc_fifo_core_inst_1_dac_0_0.xci",
            "inst_hier_path": "dac/dac_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dac",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "da_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "div": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "da_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "da_in_vld": {
                "direction": "O"
              }
            }
          },
          "DUCWrapper_0": {
            "vlnv": "xilinx.com:module_ref:DUCWrapper:1.0",
            "xci_name": "urllc_fifo_core_inst_1_DUCWrapper_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_DUCWrapper_0_0\\urllc_fifo_core_inst_1_DUCWrapper_0_0.xci",
            "inst_hier_path": "dac/DUCWrapper_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DUCWrapper",
              "boundary_crc": "0x0"
            },
            "ports": {
              "io_in_data": {
                "direction": "I"
              },
              "io_in_sync": {
                "direction": "I"
              },
              "io_out_dac": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "io_out_sync": {
                "direction": "O"
              },
              "io_clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "io_resetN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "60000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/core/clk_static_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "io_resetN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "xlslice_sender": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_sender_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_sender_0\\urllc_fifo_core_inst_1_xlslice_sender_0.xci",
            "inst_hier_path": "dac/xlslice_sender",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "ila_0": {
            "vlnv": "xilinx.com:ip:ila:6.2",
            "xci_name": "urllc_fifo_core_inst_1_ila_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_ila_0_0\\urllc_fifo_core_inst_1_ila_0_0.xci",
            "inst_hier_path": "dac/ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_ENABLE_ILA_AXI_MON": {
                "value": "false"
              },
              "C_MONITOR_TYPE": {
                "value": "Native"
              },
              "C_NUM_OF_PROBES": {
                "value": "15"
              }
            }
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axis",
              "axis_write_to_fifo_0/axis"
            ]
          }
        },
        "nets": {
          "DUCWrapper_0_io_out_dac": {
            "ports": [
              "DUCWrapper_0/io_out_dac",
              "mux_reciever_out/sel1",
              "ila_0/probe2"
            ]
          },
          "DUCWrapper_0_io_out_sync": {
            "ports": [
              "DUCWrapper_0/io_out_sync",
              "ila_0/probe3"
            ]
          },
          "Net": {
            "ports": [
              "dac_0/da_out",
              "mux_reciever_out/sel2",
              "xlslice_sender/Din",
              "ila_0/probe8"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_data": {
            "ports": [
              "axis_write_to_fifo_0/fifo_write_wd_data",
              "fifo_write_wd_data",
              "ila_0/probe13"
            ]
          },
          "axis_write_to_fifo_0_fifo_write_wd_en": {
            "ports": [
              "axis_write_to_fifo_0/fifo_write_wd_en",
              "fifo_write_wd_en",
              "ila_0/probe14"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk",
              "axis_write_to_fifo_0/clk",
              "dac_0/clk",
              "DUCWrapper_0/io_clock",
              "ila_0/clk"
            ]
          },
          "dac_0_da_in_vld": {
            "ports": [
              "dac_0/da_in_vld",
              "da_in_vld",
              "ila_0/probe9"
            ]
          },
          "fifo_dac_almost_full": {
            "ports": [
              "fifo_write_almost_full",
              "axis_write_to_fifo_0/fifo_write_almost_full",
              "ila_0/probe12"
            ]
          },
          "fifo_dac_dout": {
            "ports": [
              "da_in",
              "dac_0/da_in",
              "ila_0/probe6"
            ]
          },
          "fifo_dac_full": {
            "ports": [
              "fifo_write_full",
              "axis_write_to_fifo_0/fifo_write_full",
              "ila_0/probe11"
            ]
          },
          "mux_0_data_out": {
            "ports": [
              "mux_reciever_out/data_out",
              "da",
              "ila_0/probe5"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "resetn",
              "axis_write_to_fifo_0/resetn",
              "dac_0/resetn",
              "DUCWrapper_0/io_resetN"
            ]
          },
          "xlslice_0_Dout1": {
            "ports": [
              "start",
              "axis_write_to_fifo_0/start",
              "ila_0/probe10"
            ]
          },
          "xlslice_dac_8_15_Dout": {
            "ports": [
              "div",
              "dac_0/div",
              "ila_0/probe7"
            ]
          },
          "xlslice_duc_sync_6_Dout": {
            "ports": [
              "io_in_sync",
              "DUCWrapper_0/io_in_sync",
              "ila_0/probe1"
            ]
          },
          "xlslice_reciever_out_7_Dout": {
            "ports": [
              "router",
              "mux_reciever_out/router",
              "ila_0/probe4"
            ]
          },
          "xlslice_sender_Dout": {
            "ports": [
              "xlslice_sender/Dout",
              "DUCWrapper_0/io_in_data",
              "ila_0/probe0"
            ]
          }
        }
      },
      "debug_ctrl": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI_araddr",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI_awaddr",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI_bresp",
                "direction": "O"
              },
              "BVALID": {
                "physical_name": "S_AXI_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_rdata",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI_rresp",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "S_AXI_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_wdata",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI_wstrb",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "S_AXI_wvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "Dout6": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout7": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout8": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout9": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Dout11": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout12": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Dout13": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "urllc_fifo_core_inst_1_axi_gpio_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_axi_gpio_0_0\\urllc_fifo_core_inst_1_axi_gpio_0_0.xci",
            "inst_hier_path": "debug_ctrl/axi_gpio_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlslice_fifo_write_start_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0\\urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_fifo_write_start_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_counter_trigger_16_31": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0\\urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_counter_trigger_16_31",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_count_trigger_clear_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0\\urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_count_trigger_clear_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_dac_8_15": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_dac_8_15_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_dac_8_15_0\\urllc_fifo_core_inst_1_xlslice_dac_8_15_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_dac_8_15",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_clk_psen_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_clk_psen_4_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_clk_psen_4_0\\urllc_fifo_core_inst_1_xlslice_clk_psen_4_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_clk_psen_4",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_clk_psincdec_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0\\urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_clk_psincdec_5",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_clk_psclk_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0\\urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_clk_psclk_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_duc_sync_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_duc_sync_6_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_duc_sync_6_0\\urllc_fifo_core_inst_1_xlslice_duc_sync_6_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_duc_sync_6",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_reciever_in_9": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_reciever_in_9_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_reciever_in_9_0\\urllc_fifo_core_inst_1_xlslice_reciever_in_9_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_reciever_in_9",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_reciever_out_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_reciever_out_7_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_reciever_out_7_0\\urllc_fifo_core_inst_1_xlslice_reciever_out_7_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_reciever_out_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_fifo_read_start_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0\\urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_fifo_read_start_2",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_ddc_sync_8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0\\urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_ddc_sync_8",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_adc_0_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_fifo_core_inst_1_xlslice_adc_0_7_0",
            "xci_path": "ip\\urllc_fifo_core_inst_1_xlslice_adc_0_7_0\\urllc_fifo_core_inst_1_xlslice_adc_0_7_0.xci",
            "inst_hier_path": "debug_ctrl/xlslice_adc_0_7",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "xlslice_fifo_write_start_1/Din",
              "xlslice_count_trigger_clear_0/Din",
              "xlslice_clk_psen_4/Din",
              "xlslice_clk_psincdec_5/Din",
              "xlslice_clk_psclk_3/Din",
              "xlslice_duc_sync_6/Din",
              "xlslice_reciever_in_9/Din",
              "xlslice_reciever_out_7/Din",
              "xlslice_fifo_read_start_2/Din",
              "xlslice_ddc_sync_8/Din"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_counter_trigger_16_31/Din",
              "xlslice_dac_8_15/Din",
              "xlslice_adc_0_7/Din"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "xlslice_0_Dout1": {
            "ports": [
              "xlslice_fifo_write_start_1/Dout",
              "Dout8"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_counter_trigger_16_31/Dout",
              "Dout10"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_count_trigger_clear_0/Dout",
              "Dout9"
            ]
          },
          "xlslice_adc_0_7_Dout": {
            "ports": [
              "xlslice_adc_0_7/Dout",
              "Dout13"
            ]
          },
          "xlslice_clk_psclk_3_Dout": {
            "ports": [
              "xlslice_clk_psclk_3/Dout",
              "Dout2"
            ]
          },
          "xlslice_clk_psen_4_Dout": {
            "ports": [
              "xlslice_clk_psen_4/Dout",
              "Dout1"
            ]
          },
          "xlslice_clk_psincdec_5_Dout": {
            "ports": [
              "xlslice_clk_psincdec_5/Dout",
              "Dout6"
            ]
          },
          "xlslice_dac_8_15_Dout": {
            "ports": [
              "xlslice_dac_8_15/Dout",
              "Dout12"
            ]
          },
          "xlslice_duc_sync_6_Dout": {
            "ports": [
              "xlslice_duc_sync_6/Dout",
              "Dout"
            ]
          },
          "xlslice_fifo_read_start_2_Dout": {
            "ports": [
              "xlslice_fifo_read_start_2/Dout",
              "Dout5"
            ]
          },
          "xlslice_reciever_in_10_Dout": {
            "ports": [
              "xlslice_reciever_in_9/Dout",
              "Dout11"
            ]
          },
          "xlslice_reciever_out_7_Dout": {
            "ports": [
              "xlslice_reciever_out_7/Dout",
              "Dout3"
            ]
          },
          "xlslice_reciever_out_8_Dout": {
            "ports": [
              "xlslice_ddc_sync_8/Dout",
              "Dout7"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "dac/axis",
          "core/M_AXIS_MM2S"
        ]
      },
      "fifo_read_to_axis_0_axis": {
        "interface_ports": [
          "adc/axis",
          "core/S_AXIS_S2MM"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "core/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "core/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "core/M00_AXI",
          "debug_ctrl/S_AXI"
        ]
      }
    },
    "nets": {
      "ad_1": {
        "ports": [
          "ad",
          "adc/ad"
        ]
      },
      "adc_0_ad_out": {
        "ports": [
          "adc/ad_out",
          "core/din"
        ]
      },
      "adc_0_ad_out_vld": {
        "ports": [
          "adc/ad_out_vld",
          "core/wr_en"
        ]
      },
      "adc_trigger_out": {
        "ports": [
          "adc/trigger_out",
          "core/In0"
        ]
      },
      "axis_write_to_fifo_0_fifo_write_wd_data": {
        "ports": [
          "dac/fifo_write_wd_data",
          "core/din1"
        ]
      },
      "axis_write_to_fifo_0_fifo_write_wd_en": {
        "ports": [
          "dac/fifo_write_wd_en",
          "core/wr_en1"
        ]
      },
      "clk_dynamic_clk_out_200M": {
        "ports": [
          "core/clk_out_dynamic",
          "clk_da_dynamic",
          "adc/io_clock"
        ]
      },
      "clk_pl_50M_1": {
        "ports": [
          "clk_pl_50M",
          "core/clk_pl_50M"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "core/clk_out1",
          "clk_ad_static",
          "adc/clk",
          "debug_ctrl/s_axi_aclk",
          "dac/clk"
        ]
      },
      "core_almost_empty": {
        "ports": [
          "core/almost_empty",
          "adc/fifo_read_almost_empty"
        ]
      },
      "core_dout": {
        "ports": [
          "core/dout",
          "adc/fifo_read_rd_data"
        ]
      },
      "core_empty": {
        "ports": [
          "core/empty",
          "adc/fifo_read_empty"
        ]
      },
      "dac_0_da_in_vld": {
        "ports": [
          "dac/da_in_vld",
          "core/rd_en1"
        ]
      },
      "debug_ctrl_Dout1": {
        "ports": [
          "debug_ctrl/Dout1",
          "core/psen"
        ]
      },
      "debug_ctrl_Dout2": {
        "ports": [
          "debug_ctrl/Dout2",
          "core/psclk"
        ]
      },
      "debug_ctrl_Dout5": {
        "ports": [
          "debug_ctrl/Dout5",
          "adc/start"
        ]
      },
      "debug_ctrl_Dout6": {
        "ports": [
          "debug_ctrl/Dout6",
          "core/psincdec"
        ]
      },
      "div_1": {
        "ports": [
          "debug_ctrl/Dout13",
          "adc/div"
        ]
      },
      "fifo_adc_data_count": {
        "ports": [
          "core/data_count",
          "adc/count"
        ]
      },
      "fifo_dac_almost_full": {
        "ports": [
          "core/almost_full",
          "dac/fifo_write_almost_full"
        ]
      },
      "fifo_dac_dout": {
        "ports": [
          "core/dout1",
          "dac/da_in"
        ]
      },
      "fifo_dac_full": {
        "ports": [
          "core/full",
          "dac/fifo_write_full"
        ]
      },
      "mux_0_data_out": {
        "ports": [
          "dac/da",
          "da"
        ]
      },
      "rd_en_1": {
        "ports": [
          "adc/fifo_read_rd_en",
          "core/rd_en"
        ]
      },
      "reset_dynamic_peripheral_aresetn": {
        "ports": [
          "core/peripheral_aresetn",
          "adc/io_resetN"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "core/peripheral_aresetn1",
          "adc/resetn",
          "debug_ctrl/s_axi_aresetn",
          "dac/resetn"
        ]
      },
      "xlslice_0_Dout1": {
        "ports": [
          "debug_ctrl/Dout8",
          "dac/start"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "debug_ctrl/Dout10",
          "adc/target"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "debug_ctrl/Dout9",
          "adc/clear"
        ]
      },
      "xlslice_dac_8_15_Dout": {
        "ports": [
          "debug_ctrl/Dout12",
          "dac/div"
        ]
      },
      "xlslice_duc_sync_6_Dout": {
        "ports": [
          "debug_ctrl/Dout",
          "dac/io_in_sync"
        ]
      },
      "xlslice_reciever_in_10_Dout": {
        "ports": [
          "debug_ctrl/Dout11",
          "adc/router"
        ]
      },
      "xlslice_reciever_out_7_Dout": {
        "ports": [
          "debug_ctrl/Dout3",
          "dac/router"
        ]
      },
      "xlslice_reciever_out_8_Dout": {
        "ports": [
          "debug_ctrl/Dout7",
          "adc/io_in_sync"
        ]
      }
    },
    "addressing": {
      "/core/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/core/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/debug_ctrl/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/core/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/core/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/core/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x10000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}