[
  {
    "ID": "c:stm32f411xe.h@2503@macro@__STM32F411xE_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F411xE_H",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__STM32F411xE_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@2744@macro@__CM4_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_REV",
    "location": {
      "column": "9",
      "line": "66",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__CM4_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@2842@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@2940@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "68",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@3038@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "69",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@3136@macro@__FPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_PRESENT",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "__FPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@IRQn_Type",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@IRQn_Type@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "87",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "88",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "89",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "90",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "91",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "92",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "93",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "94",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "96",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "97",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TAMP_STAMP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMP_STAMP_IRQn",
        "location": {
          "column": "3",
          "line": "98",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TAMP_STAMP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "99",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RTC_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "100",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "101",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "102",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "103",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "104",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "105",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "106",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "107",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "108",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "109",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "110",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "111",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "112",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "113",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@ADC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC_IRQn",
        "location": {
          "column": "3",
          "line": "114",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ADC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "115",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_BRK_TIM9_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM9_IRQn",
        "location": {
          "column": "3",
          "line": "116",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM1_BRK_TIM9_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_UP_TIM10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM10_IRQn",
        "location": {
          "column": "3",
          "line": "117",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM1_UP_TIM10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_TRG_COM_TIM11_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM11_IRQn",
        "location": {
          "column": "3",
          "line": "118",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM1_TRG_COM_TIM11_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "119",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "120",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "121",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "122",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "123",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "124",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "125",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "126",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "127",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "128",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "129",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "130",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "131",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "132",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@OTG_FS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "133",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OTG_FS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA1_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "134",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA1_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SDIO_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SDIO_IRQn",
        "location": {
          "column": "3",
          "line": "135",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SDIO_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "136",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "137",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "138",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "139",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "140",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "141",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "142",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@OTG_FS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_IRQn",
        "location": {
          "column": "3",
          "line": "143",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OTG_FS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "144",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "145",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@DMA2_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "146",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA2_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@USART6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART6_IRQn",
        "location": {
          "column": "3",
          "line": "147",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USART6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C3_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_EV_IRQn",
        "location": {
          "column": "3",
          "line": "148",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C3_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@I2C3_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_ER_IRQn",
        "location": {
          "column": "3",
          "line": "149",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C3_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@FPU_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FPU_IRQn",
        "location": {
          "column": "3",
          "line": "150",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FPU_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI4_IRQn",
        "location": {
          "column": "3",
          "line": "151",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@IRQn_Type@SPI5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI5_IRQn",
        "location": {
          "column": "3",
          "line": "152",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI5_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "173",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "174",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "175",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "176",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "177",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "178",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "179",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "180",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "181",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "182",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "183",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "184",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "185",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "186",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "187",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "188",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "189",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "190",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "191",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "192",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      },
      {
        "ID": "c:@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_TypeDef",
        "location": {
          "column": "3",
          "line": "193",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_171_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "197",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_195_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "198",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_195_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDR",
        "location": {
          "column": "17",
          "line": "199",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_195_9"
      },
      {
        "ID": "c:@T@ADC_Common_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_Common_TypeDef",
        "location": {
          "column": "3",
          "line": "201",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ADC_Common_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_195_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "209",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "210",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "211",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "212",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "213",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      },
      {
        "ID": "c:@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRC_TypeDef",
        "location": {
          "column": "3",
          "line": "214",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_207_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "222",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_220_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "223",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_220_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1FZ",
        "location": {
          "column": "17",
          "line": "224",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB1FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_220_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2FZ",
        "location": {
          "column": "17",
          "line": "225",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB2FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_220_9"
      },
      {
        "ID": "c:@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "226",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_220_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Stream_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "235",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NDTR",
        "location": {
          "column": "17",
          "line": "236",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "NDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PAR",
        "location": {
          "column": "17",
          "line": "237",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M0AR",
        "location": {
          "column": "17",
          "line": "238",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "M0AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M1AR",
        "location": {
          "column": "17",
          "line": "239",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "M1AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FCR",
        "location": {
          "column": "17",
          "line": "240",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      },
      {
        "ID": "c:@T@DMA_Stream_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_Stream_TypeDef",
        "location": {
          "column": "3",
          "line": "241",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA_Stream_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_233_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LISR",
        "location": {
          "column": "17",
          "line": "245",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "LISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_243_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HISR",
        "location": {
          "column": "17",
          "line": "246",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_243_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIFCR",
        "location": {
          "column": "17",
          "line": "247",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "LIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_243_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HIFCR",
        "location": {
          "column": "17",
          "line": "248",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_243_9"
      },
      {
        "ID": "c:@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_TypeDef",
        "location": {
          "column": "3",
          "line": "249",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_243_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "257",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "258",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "259",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "260",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "261",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "262",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      },
      {
        "ID": "c:@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_TypeDef",
        "location": {
          "column": "3",
          "line": "263",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_255_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "271",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "272",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "273",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "274",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "275",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR",
        "location": {
          "column": "17",
          "line": "276",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OPTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR1",
        "location": {
          "column": "17",
          "line": "277",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OPTCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      },
      {
        "ID": "c:@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_TypeDef",
        "location": {
          "column": "3",
          "line": "278",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_269_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MODER",
        "location": {
          "column": "17",
          "line": "286",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "MODER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OTYPER",
        "location": {
          "column": "17",
          "line": "287",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OTYPER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OSPEEDR",
        "location": {
          "column": "17",
          "line": "288",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OSPEEDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PUPDR",
        "location": {
          "column": "17",
          "line": "289",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PUPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "290",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "291",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "17",
          "line": "292",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "293",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFR",
        "location": {
          "column": "17",
          "line": "294",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      },
      {
        "ID": "c:@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_TypeDef",
        "location": {
          "column": "3",
          "line": "295",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_284_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MEMRMP",
        "location": {
          "column": "17",
          "line": "303",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "MEMRMP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMC",
        "location": {
          "column": "17",
          "line": "304",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PMC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "305",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "306",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMPCR",
        "location": {
          "column": "17",
          "line": "307",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CMPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      },
      {
        "ID": "c:@T@SYSCFG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SYSCFG_TypeDef",
        "location": {
          "column": "3",
          "line": "308",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SYSCFG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_301_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "316",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "317",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "318",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "319",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "320",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "321",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "322",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "323",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "324",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@FLTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FLTR",
        "location": {
          "column": "17",
          "line": "325",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FLTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      },
      {
        "ID": "c:@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_TypeDef",
        "location": {
          "column": "3",
          "line": "326",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_314_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "334",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_332_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "335",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_332_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "336",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_332_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "337",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_332_9"
      },
      {
        "ID": "c:@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "338",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_332_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "347",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_345_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "348",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_345_9"
      },
      {
        "ID": "c:@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_TypeDef",
        "location": {
          "column": "3",
          "line": "349",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_345_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "357",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLCFGR",
        "location": {
          "column": "17",
          "line": "358",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PLLCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "359",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "360",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1RSTR",
        "location": {
          "column": "17",
          "line": "361",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2RSTR",
        "location": {
          "column": "17",
          "line": "362",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3RSTR",
        "location": {
          "column": "17",
          "line": "363",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB3RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "364",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "365",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "366",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "367",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1ENR",
        "location": {
          "column": "17",
          "line": "368",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2ENR",
        "location": {
          "column": "17",
          "line": "369",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3ENR",
        "location": {
          "column": "17",
          "line": "370",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB3ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "371",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "372",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "373",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "374",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1LPENR",
        "location": {
          "column": "17",
          "line": "375",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2LPENR",
        "location": {
          "column": "17",
          "line": "376",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3LPENR",
        "location": {
          "column": "17",
          "line": "377",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "AHB3LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "378",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1LPENR",
        "location": {
          "column": "17",
          "line": "379",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2LPENR",
        "location": {
          "column": "17",
          "line": "380",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "APB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "381",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "382",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "383",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "384",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCGR",
        "location": {
          "column": "17",
          "line": "385",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SSCGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLI2SCFGR",
        "location": {
          "column": "17",
          "line": "386",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PLLI2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "387",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR",
        "location": {
          "column": "17",
          "line": "388",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCKCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      },
      {
        "ID": "c:@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_TypeDef",
        "location": {
          "column": "3",
          "line": "389",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_355_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TR",
        "location": {
          "column": "17",
          "line": "397",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "398",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "399",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "400",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRER",
        "location": {
          "column": "17",
          "line": "401",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PRER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WUTR",
        "location": {
          "column": "17",
          "line": "402",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "WUTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIBR",
        "location": {
          "column": "17",
          "line": "403",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CALIBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMAR",
        "location": {
          "column": "17",
          "line": "404",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ALRMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBR",
        "location": {
          "column": "17",
          "line": "405",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ALRMBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WPR",
        "location": {
          "column": "17",
          "line": "406",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "WPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSR",
        "location": {
          "column": "17",
          "line": "407",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHIFTR",
        "location": {
          "column": "17",
          "line": "408",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SHIFTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSTR",
        "location": {
          "column": "17",
          "line": "409",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSDR",
        "location": {
          "column": "17",
          "line": "410",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TSDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSSSR",
        "location": {
          "column": "17",
          "line": "411",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TSSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALR",
        "location": {
          "column": "17",
          "line": "412",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CALR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TAFCR",
        "location": {
          "column": "17",
          "line": "413",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TAFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMASSR",
        "location": {
          "column": "17",
          "line": "414",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ALRMASSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBSSR",
        "location": {
          "column": "17",
          "line": "415",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ALRMBSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "12",
          "line": "416",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP0R",
        "location": {
          "column": "17",
          "line": "417",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP1R",
        "location": {
          "column": "17",
          "line": "418",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP2R",
        "location": {
          "column": "17",
          "line": "419",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP3R",
        "location": {
          "column": "17",
          "line": "420",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP4R",
        "location": {
          "column": "17",
          "line": "421",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP5R",
        "location": {
          "column": "17",
          "line": "422",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP6R",
        "location": {
          "column": "17",
          "line": "423",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP7R",
        "location": {
          "column": "17",
          "line": "424",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP8R",
        "location": {
          "column": "17",
          "line": "425",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP8R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP9R",
        "location": {
          "column": "17",
          "line": "426",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP9R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP10R",
        "location": {
          "column": "17",
          "line": "427",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP10R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP11R",
        "location": {
          "column": "17",
          "line": "428",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP11R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP12R",
        "location": {
          "column": "17",
          "line": "429",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP12R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP13R",
        "location": {
          "column": "17",
          "line": "430",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP13R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP14R",
        "location": {
          "column": "17",
          "line": "431",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP14R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP15R",
        "location": {
          "column": "17",
          "line": "432",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP15R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP16R",
        "location": {
          "column": "17",
          "line": "433",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP16R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP17R",
        "location": {
          "column": "17",
          "line": "434",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP17R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP18R",
        "location": {
          "column": "17",
          "line": "435",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP18R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP19R",
        "location": {
          "column": "17",
          "line": "436",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BKP19R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      },
      {
        "ID": "c:@T@RTC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_TypeDef",
        "location": {
          "column": "3",
          "line": "437",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RTC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_395_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "POWER",
        "location": {
          "column": "17",
          "line": "445",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "POWER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLKCR",
        "location": {
          "column": "17",
          "line": "446",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CLKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARG",
        "location": {
          "column": "17",
          "line": "447",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ARG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMD",
        "location": {
          "column": "17",
          "line": "448",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESPCMD",
        "location": {
          "column": "24",
          "line": "449",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESPCMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP1",
        "location": {
          "column": "24",
          "line": "450",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP2",
        "location": {
          "column": "24",
          "line": "451",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP3",
        "location": {
          "column": "24",
          "line": "452",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP4",
        "location": {
          "column": "24",
          "line": "453",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESP4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTIMER",
        "location": {
          "column": "17",
          "line": "454",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DTIMER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLEN",
        "location": {
          "column": "17",
          "line": "455",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DLEN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTRL",
        "location": {
          "column": "17",
          "line": "456",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCTRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCOUNT",
        "location": {
          "column": "24",
          "line": "457",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCOUNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@STA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STA",
        "location": {
          "column": "24",
          "line": "458",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "STA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "459",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK",
        "location": {
          "column": "17",
          "line": "460",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "MASK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "461",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFOCNT",
        "location": {
          "column": "24",
          "line": "462",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FIFOCNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "463",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO",
        "location": {
          "column": "17",
          "line": "464",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "FIFO",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      },
      {
        "ID": "c:@T@SDIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_TypeDef",
        "location": {
          "column": "3",
          "line": "465",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SDIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_443_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "473",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "474",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "475",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "476",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "477",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "478",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "479",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SCFGR",
        "location": {
          "column": "17",
          "line": "480",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SPR",
        "location": {
          "column": "17",
          "line": "481",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "I2SPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      },
      {
        "ID": "c:@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_TypeDef",
        "location": {
          "column": "3",
          "line": "482",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_471_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "491",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "492",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "493",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "494",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "495",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "496",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "497",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "498",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "499",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "500",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "501",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "502",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "503",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "504",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "505",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "506",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "507",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "508",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "509",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "510",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "511",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      },
      {
        "ID": "c:@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TypeDef",
        "location": {
          "column": "3",
          "line": "512",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_489_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "520",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "521",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "522",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "523",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "524",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "525",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "526",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      },
      {
        "ID": "c:@T@USART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_TypeDef",
        "location": {
          "column": "3",
          "line": "527",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_518_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "535",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_533_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "536",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_533_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "537",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_533_9"
      },
      {
        "ID": "c:@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct WWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "538",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_533_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_GlobalTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GOTGCTL",
        "location": {
          "column": "17",
          "line": "544",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GOTGCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GOTGINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GOTGINT",
        "location": {
          "column": "17",
          "line": "545",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GOTGINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GAHBCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GAHBCFG",
        "location": {
          "column": "17",
          "line": "546",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GAHBCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GUSBCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GUSBCFG",
        "location": {
          "column": "17",
          "line": "547",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GUSBCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRSTCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRSTCTL",
        "location": {
          "column": "17",
          "line": "548",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GRSTCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GINTSTS",
        "location": {
          "column": "17",
          "line": "549",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GINTSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GINTMSK",
        "location": {
          "column": "17",
          "line": "550",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXSTSR",
        "location": {
          "column": "17",
          "line": "551",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GRXSTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXSTSP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXSTSP",
        "location": {
          "column": "17",
          "line": "552",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GRXSTSP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GRXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GRXFSIZ",
        "location": {
          "column": "17",
          "line": "553",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GRXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF0_HNPTXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTXF0_HNPTXFSIZ",
        "location": {
          "column": "17",
          "line": "554",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPTXF0_HNPTXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HNPTXSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HNPTXSTS",
        "location": {
          "column": "17",
          "line": "555",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HNPTXSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved30",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved30",
        "location": {
          "column": "12",
          "line": "556",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved30",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@GCCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCCFG",
        "location": {
          "column": "17",
          "line": "557",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "GCCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@CID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID",
        "location": {
          "column": "17",
          "line": "558",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "CID",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@Reserved40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40",
        "location": {
          "column": "13",
          "line": "559",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@HPTXFSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HPTXFSIZ",
        "location": {
          "column": "17",
          "line": "560",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HPTXFSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@SA@USB_OTG_GlobalTypeDef@FI@DIEPTXF",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTXF",
        "location": {
          "column": "17",
          "line": "561",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPTXF",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      },
      {
        "ID": "c:@T@USB_OTG_GlobalTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_GlobalTypeDef",
        "location": {
          "column": "3",
          "line": "562",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_GlobalTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_542_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_DeviceTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCFG",
        "location": {
          "column": "17",
          "line": "569",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTL",
        "location": {
          "column": "17",
          "line": "570",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DSTS",
        "location": {
          "column": "17",
          "line": "571",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "572",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPMSK",
        "location": {
          "column": "17",
          "line": "573",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOEPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPMSK",
        "location": {
          "column": "17",
          "line": "574",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOEPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAINT",
        "location": {
          "column": "17",
          "line": "575",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DAINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DAINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAINTMSK",
        "location": {
          "column": "17",
          "line": "576",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DAINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved20",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved20",
        "location": {
          "column": "13",
          "line": "577",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved20",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved9",
        "location": {
          "column": "12",
          "line": "578",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSDIS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVBUSDIS",
        "location": {
          "column": "17",
          "line": "579",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DVBUSDIS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DVBUSPULSE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVBUSPULSE",
        "location": {
          "column": "17",
          "line": "580",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DVBUSPULSE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DTHRCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTHRCTL",
        "location": {
          "column": "17",
          "line": "581",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DTHRCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DIEPEMPMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPEMPMSK",
        "location": {
          "column": "17",
          "line": "582",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPEMPMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEACHINT",
        "location": {
          "column": "17",
          "line": "583",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DEACHINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DEACHMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEACHMSK",
        "location": {
          "column": "17",
          "line": "584",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DEACHMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved40",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40",
        "location": {
          "column": "12",
          "line": "585",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved40",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DINEP1MSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DINEP1MSK",
        "location": {
          "column": "17",
          "line": "586",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DINEP1MSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@Reserved44",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved44",
        "location": {
          "column": "13",
          "line": "587",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved44",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@SA@USB_OTG_DeviceTypeDef@FI@DOUTEP1MSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOUTEP1MSK",
        "location": {
          "column": "17",
          "line": "588",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOUTEP1MSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      },
      {
        "ID": "c:@T@USB_OTG_DeviceTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_DeviceTypeDef",
        "location": {
          "column": "3",
          "line": "589",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_DeviceTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_567_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_INEndpointTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPCTL",
        "location": {
          "column": "17",
          "line": "596",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved04",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved04",
        "location": {
          "column": "12",
          "line": "597",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved04",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPINT",
        "location": {
          "column": "17",
          "line": "598",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "599",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPTSIZ",
        "location": {
          "column": "17",
          "line": "600",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DIEPDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIEPDMA",
        "location": {
          "column": "17",
          "line": "601",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DIEPDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@DTXFSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTXFSTS",
        "location": {
          "column": "17",
          "line": "602",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DTXFSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@SA@USB_OTG_INEndpointTypeDef@FI@Reserved18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved18",
        "location": {
          "column": "12",
          "line": "603",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      },
      {
        "ID": "c:@T@USB_OTG_INEndpointTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_INEndpointTypeDef",
        "location": {
          "column": "3",
          "line": "604",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_INEndpointTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_594_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPCTL",
        "location": {
          "column": "17",
          "line": "611",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOEPCTL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved04",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved04",
        "location": {
          "column": "12",
          "line": "612",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved04",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPINT",
        "location": {
          "column": "17",
          "line": "613",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOEPINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved0C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved0C",
        "location": {
          "column": "12",
          "line": "614",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved0C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPTSIZ",
        "location": {
          "column": "17",
          "line": "615",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOEPTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@DOEPDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOEPDMA",
        "location": {
          "column": "17",
          "line": "616",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "DOEPDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@SA@USB_OTG_OUTEndpointTypeDef@FI@Reserved18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved18",
        "location": {
          "column": "12",
          "line": "617",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved18",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      },
      {
        "ID": "c:@T@USB_OTG_OUTEndpointTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_OUTEndpointTypeDef",
        "location": {
          "column": "3",
          "line": "618",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_OUTEndpointTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_609_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_HostTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCFG",
        "location": {
          "column": "17",
          "line": "625",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCFG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFIR",
        "location": {
          "column": "17",
          "line": "626",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HFIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HFNUM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFNUM",
        "location": {
          "column": "17",
          "line": "627",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HFNUM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@Reserved40C",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved40C",
        "location": {
          "column": "12",
          "line": "628",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved40C",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HPTXSTS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HPTXSTS",
        "location": {
          "column": "17",
          "line": "629",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HPTXSTS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HAINT",
        "location": {
          "column": "17",
          "line": "630",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HAINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostTypeDef@FI@HAINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HAINTMSK",
        "location": {
          "column": "17",
          "line": "631",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HAINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      },
      {
        "ID": "c:@T@USB_OTG_HostTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_HostTypeDef",
        "location": {
          "column": "3",
          "line": "632",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_HostTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_623_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USB_OTG_HostChannelTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "637",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "members": [
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCCHAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCCHAR",
        "location": {
          "column": "17",
          "line": "639",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCCHAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCSPLT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCSPLT",
        "location": {
          "column": "17",
          "line": "640",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCSPLT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCINT",
        "location": {
          "column": "17",
          "line": "641",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCINT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCINTMSK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCINTMSK",
        "location": {
          "column": "17",
          "line": "642",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCINTMSK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCTSIZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCTSIZ",
        "location": {
          "column": "17",
          "line": "643",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCTSIZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@HCDMA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCDMA",
        "location": {
          "column": "17",
          "line": "644",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "HCDMA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@SA@USB_OTG_HostChannelTypeDef@FI@Reserved",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Reserved",
        "location": {
          "column": "12",
          "line": "645",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "Reserved",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      },
      {
        "ID": "c:@T@USB_OTG_HostChannelTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USB_OTG_HostChannelTypeDef",
        "location": {
          "column": "3",
          "line": "646",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
        },
        "name": "USB_OTG_HostChannelTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f411xe_h_637_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42303@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42429@macro@SRAM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BASE",
    "location": {
      "column": "9",
      "line": "656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SRAM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42555@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42681@macro@BKPSRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BASE",
    "location": {
      "column": "9",
      "line": "658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "BKPSRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42807@macro@SRAM1_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BB_BASE",
    "location": {
      "column": "9",
      "line": "659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SRAM1_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@42933@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43059@macro@BKPSRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "BKPSRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43185@macro@FLASH_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_END",
    "location": {
      "column": "9",
      "line": "662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43311@macro@FLASH_OTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OTP_BASE",
    "location": {
      "column": "9",
      "line": "663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43437@macro@FLASH_OTP_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OTP_END",
    "location": {
      "column": "9",
      "line": "664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OTP_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43587@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43629@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43707@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43750@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43809@macro@AHB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "AHB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43868@macro@AHB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "AHB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@43955@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44014@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44073@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44132@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44191@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44250@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44309@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44368@macro@I2S2ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext_BASE",
    "location": {
      "column": "9",
      "line": "684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2S2ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44427@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44486@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44545@macro@I2S3ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext_BASE",
    "location": {
      "column": "9",
      "line": "687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2S3ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44604@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44663@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44722@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44781@macro@I2C3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3_BASE",
    "location": {
      "column": "9",
      "line": "691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44840@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44927@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@44986@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45045@macro@USART6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6_BASE",
    "location": {
      "column": "9",
      "line": "697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45104@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45163@macro@ADC1_COMMON_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_COMMON_BASE",
    "location": {
      "column": "9",
      "line": "699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC1_COMMON_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45243@macro@ADC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_BASE",
    "location": {
      "column": "9",
      "line": "701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45292@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45351@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45410@macro@SPI4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4_BASE",
    "location": {
      "column": "9",
      "line": "704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45469@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45528@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45587@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45646@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45705@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45764@macro@SPI5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5_BASE",
    "location": {
      "column": "9",
      "line": "710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45851@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45910@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@45969@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46028@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46087@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46146@macro@GPIOH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH_BASE",
    "location": {
      "column": "9",
      "line": "718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46205@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46264@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46323@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46382@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46441@macro@DMA1_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46493@macro@DMA1_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46545@macro@DMA1_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46597@macro@DMA1_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46649@macro@DMA1_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46701@macro@DMA1_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46753@macro@DMA1_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46805@macro@DMA1_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46857@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46916@macro@DMA2_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@46968@macro@DMA2_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47020@macro@DMA2_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47072@macro@DMA2_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47124@macro@DMA2_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47176@macro@DMA2_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47228@macro@DMA2_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47280@macro@DMA2_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47378@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47457@macro@USB_OTG_FS_PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS_PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47517@macro@USB_OTG_GLOBAL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GLOBAL_BASE",
    "location": {
      "column": "9",
      "line": "747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GLOBAL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47570@macro@USB_OTG_DEVICE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEVICE_BASE",
    "location": {
      "column": "9",
      "line": "748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEVICE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47623@macro@USB_OTG_IN_ENDPOINT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_IN_ENDPOINT_BASE",
    "location": {
      "column": "9",
      "line": "749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_IN_ENDPOINT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47676@macro@USB_OTG_OUT_ENDPOINT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_OUT_ENDPOINT_BASE",
    "location": {
      "column": "9",
      "line": "750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_OUT_ENDPOINT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47729@macro@USB_OTG_EP_REG_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EP_REG_SIZE",
    "location": {
      "column": "9",
      "line": "751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EP_REG_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47781@macro@USB_OTG_HOST_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_BASE",
    "location": {
      "column": "9",
      "line": "752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HOST_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47834@macro@USB_OTG_HOST_PORT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_PORT_BASE",
    "location": {
      "column": "9",
      "line": "753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HOST_PORT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47887@macro@USB_OTG_HOST_CHANNEL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_CHANNEL_BASE",
    "location": {
      "column": "9",
      "line": "754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HOST_CHANNEL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47940@macro@USB_OTG_HOST_CHANNEL_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HOST_CHANNEL_SIZE",
    "location": {
      "column": "9",
      "line": "755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HOST_CHANNEL_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@47992@macro@USB_OTG_PCGCCTL_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_BASE",
    "location": {
      "column": "9",
      "line": "756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48045@macro@USB_OTG_FIFO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FIFO_BASE",
    "location": {
      "column": "9",
      "line": "757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FIFO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48099@macro@USB_OTG_FIFO_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FIFO_SIZE",
    "location": {
      "column": "9",
      "line": "758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FIFO_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48155@macro@UID_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UID_BASE",
    "location": {
      "column": "9",
      "line": "760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "UID_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48262@macro@FLASHSIZE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASHSIZE_BASE",
    "location": {
      "column": "9",
      "line": "761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASHSIZE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48369@macro@PACKAGE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PACKAGE_BASE",
    "location": {
      "column": "9",
      "line": "762",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PACKAGE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48553@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48610@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48667@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48724@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48781@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48837@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "775",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48895@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@48953@macro@I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext",
    "location": {
      "column": "9",
      "line": "777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49013@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49070@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49127@macro@I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext",
    "location": {
      "column": "9",
      "line": "780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49187@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49248@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49305@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49362@macro@I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3",
    "location": {
      "column": "9",
      "line": "784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49419@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49475@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49532@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49593@macro@USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6",
    "location": {
      "column": "9",
      "line": "788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49654@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49711@macro@ADC1_COMMON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_COMMON",
    "location": {
      "column": "9",
      "line": "790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC1_COMMON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49803@macro@ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC",
    "location": {
      "column": "9",
      "line": "792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49845@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49903@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@49960@macro@SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4",
    "location": {
      "column": "9",
      "line": "795",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50017@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50079@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50137@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50194@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50252@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50310@macro@SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5",
    "location": {
      "column": "9",
      "line": "801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50367@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50426@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50485@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "804",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50544@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50603@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50662@macro@GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH",
    "location": {
      "column": "9",
      "line": "807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50721@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50777@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50833@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50895@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@50952@macro@DMA1_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0",
    "location": {
      "column": "9",
      "line": "812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51024@macro@DMA1_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1",
    "location": {
      "column": "9",
      "line": "813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51096@macro@DMA1_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2",
    "location": {
      "column": "9",
      "line": "814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51168@macro@DMA1_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3",
    "location": {
      "column": "9",
      "line": "815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51240@macro@DMA1_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4",
    "location": {
      "column": "9",
      "line": "816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51312@macro@DMA1_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5",
    "location": {
      "column": "9",
      "line": "817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51384@macro@DMA1_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6",
    "location": {
      "column": "9",
      "line": "818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51456@macro@DMA1_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7",
    "location": {
      "column": "9",
      "line": "819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA1_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51528@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51585@macro@DMA2_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0",
    "location": {
      "column": "9",
      "line": "821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51657@macro@DMA2_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1",
    "location": {
      "column": "9",
      "line": "822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51729@macro@DMA2_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2",
    "location": {
      "column": "9",
      "line": "823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51801@macro@DMA2_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3",
    "location": {
      "column": "9",
      "line": "824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51873@macro@DMA2_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4",
    "location": {
      "column": "9",
      "line": "825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@51945@macro@DMA2_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5",
    "location": {
      "column": "9",
      "line": "826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@52017@macro@DMA2_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6",
    "location": {
      "column": "9",
      "line": "827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@52089@macro@DMA2_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7",
    "location": {
      "column": "9",
      "line": "828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA2_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@52161@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@52223@macro@USB_OTG_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS",
    "location": {
      "column": "9",
      "line": "830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53198@macro@ADC_SR_AWD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Pos",
    "location": {
      "column": "9",
      "line": "855",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_AWD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53279@macro@ADC_SR_AWD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD_Msk",
    "location": {
      "column": "9",
      "line": "856",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_AWD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53378@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "9",
      "line": "857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53486@macro@ADC_SR_EOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC_Pos",
    "location": {
      "column": "9",
      "line": "858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_EOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53567@macro@ADC_SR_EOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC_Msk",
    "location": {
      "column": "9",
      "line": "859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_EOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53666@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "9",
      "line": "860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53771@macro@ADC_SR_JEOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC_Pos",
    "location": {
      "column": "9",
      "line": "861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JEOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53852@macro@ADC_SR_JEOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC_Msk",
    "location": {
      "column": "9",
      "line": "862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JEOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@53951@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "9",
      "line": "863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54073@macro@ADC_SR_JSTRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Pos",
    "location": {
      "column": "9",
      "line": "864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JSTRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54154@macro@ADC_SR_JSTRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT_Msk",
    "location": {
      "column": "9",
      "line": "865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JSTRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54253@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "9",
      "line": "866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54368@macro@ADC_SR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54449@macro@ADC_SR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54548@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "9",
      "line": "869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54662@macro@ADC_SR_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR_Pos",
    "location": {
      "column": "9",
      "line": "870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54743@macro@ADC_SR_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR_Msk",
    "location": {
      "column": "9",
      "line": "871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@54842@macro@ADC_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR",
    "location": {
      "column": "9",
      "line": "872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55026@macro@ADC_CR1_AWDCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Pos",
    "location": {
      "column": "9",
      "line": "875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55107@macro@ADC_CR1_AWDCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_Msk",
    "location": {
      "column": "9",
      "line": "876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55206@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "9",
      "line": "877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55347@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "9",
      "line": "878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55446@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "9",
      "line": "879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55545@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "9",
      "line": "880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55644@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "9",
      "line": "881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55743@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "9",
      "line": "882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55842@macro@ADC_CR1_EOCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE_Pos",
    "location": {
      "column": "9",
      "line": "883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_EOCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@55923@macro@ADC_CR1_EOCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE_Msk",
    "location": {
      "column": "9",
      "line": "884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_EOCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56022@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "9",
      "line": "885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56134@macro@ADC_CR1_AWDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Pos",
    "location": {
      "column": "9",
      "line": "886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56215@macro@ADC_CR1_AWDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE_Msk",
    "location": {
      "column": "9",
      "line": "887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56314@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "9",
      "line": "888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56435@macro@ADC_CR1_JEOCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE_Pos",
    "location": {
      "column": "9",
      "line": "889",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JEOCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56516@macro@ADC_CR1_JEOCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE_Msk",
    "location": {
      "column": "9",
      "line": "890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JEOCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56615@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "9",
      "line": "891",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56741@macro@ADC_CR1_SCAN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Pos",
    "location": {
      "column": "9",
      "line": "892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_SCAN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56822@macro@ADC_CR1_SCAN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN_Msk",
    "location": {
      "column": "9",
      "line": "893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_SCAN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@56921@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "9",
      "line": "894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57018@macro@ADC_CR1_AWDSGL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Pos",
    "location": {
      "column": "9",
      "line": "895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57099@macro@ADC_CR1_AWDSGL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL_Msk",
    "location": {
      "column": "9",
      "line": "896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDSGL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57198@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "9",
      "line": "897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57338@macro@ADC_CR1_JAUTO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Pos",
    "location": {
      "column": "9",
      "line": "898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAUTO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57419@macro@ADC_CR1_JAUTO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO_Msk",
    "location": {
      "column": "9",
      "line": "899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAUTO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57518@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "9",
      "line": "900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57641@macro@ADC_CR1_DISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Pos",
    "location": {
      "column": "9",
      "line": "901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57722@macro@ADC_CR1_DISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN_Msk",
    "location": {
      "column": "9",
      "line": "902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57821@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "9",
      "line": "903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@57947@macro@ADC_CR1_JDISCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Pos",
    "location": {
      "column": "9",
      "line": "904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58028@macro@ADC_CR1_JDISCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN_Msk",
    "location": {
      "column": "9",
      "line": "905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JDISCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58127@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "9",
      "line": "906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58254@macro@ADC_CR1_DISCNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Pos",
    "location": {
      "column": "9",
      "line": "907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58335@macro@ADC_CR1_DISCNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_Msk",
    "location": {
      "column": "9",
      "line": "908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58434@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "9",
      "line": "909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58574@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "9",
      "line": "910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58673@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "9",
      "line": "911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58772@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "9",
      "line": "912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58871@macro@ADC_CR1_JAWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Pos",
    "location": {
      "column": "9",
      "line": "913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@58952@macro@ADC_CR1_JAWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN_Msk",
    "location": {
      "column": "9",
      "line": "914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59051@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "9",
      "line": "915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59182@macro@ADC_CR1_AWDEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Pos",
    "location": {
      "column": "9",
      "line": "916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59263@macro@ADC_CR1_AWDEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN_Msk",
    "location": {
      "column": "9",
      "line": "917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59362@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "9",
      "line": "918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59492@macro@ADC_CR1_RES_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_Pos",
    "location": {
      "column": "9",
      "line": "919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_RES_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59573@macro@ADC_CR1_RES_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_Msk",
    "location": {
      "column": "9",
      "line": "920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_RES_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59672@macro@ADC_CR1_RES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES",
    "location": {
      "column": "9",
      "line": "921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_RES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59786@macro@ADC_CR1_RES_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_0",
    "location": {
      "column": "9",
      "line": "922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_RES_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59885@macro@ADC_CR1_RES_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_1",
    "location": {
      "column": "9",
      "line": "923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_RES_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@59984@macro@ADC_CR1_OVRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE_Pos",
    "location": {
      "column": "9",
      "line": "924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_OVRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60065@macro@ADC_CR1_OVRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE_Msk",
    "location": {
      "column": "9",
      "line": "925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_OVRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60164@macro@ADC_CR1_OVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE",
    "location": {
      "column": "9",
      "line": "926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR1_OVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60362@macro@ADC_CR2_ADON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Pos",
    "location": {
      "column": "9",
      "line": "929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ADON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60443@macro@ADC_CR2_ADON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON_Msk",
    "location": {
      "column": "9",
      "line": "930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ADON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60542@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "9",
      "line": "931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60652@macro@ADC_CR2_CONT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Pos",
    "location": {
      "column": "9",
      "line": "932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_CONT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60733@macro@ADC_CR2_CONT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT_Msk",
    "location": {
      "column": "9",
      "line": "933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_CONT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60832@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "9",
      "line": "934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@60941@macro@ADC_CR2_DMA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Pos",
    "location": {
      "column": "9",
      "line": "935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DMA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61022@macro@ADC_CR2_DMA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA_Msk",
    "location": {
      "column": "9",
      "line": "936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DMA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61121@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "9",
      "line": "937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61234@macro@ADC_CR2_DDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS_Pos",
    "location": {
      "column": "9",
      "line": "938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61315@macro@ADC_CR2_DDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS_Msk",
    "location": {
      "column": "9",
      "line": "939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61414@macro@ADC_CR2_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS",
    "location": {
      "column": "9",
      "line": "940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61536@macro@ADC_CR2_EOCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS_Pos",
    "location": {
      "column": "9",
      "line": "941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EOCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61617@macro@ADC_CR2_EOCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS_Msk",
    "location": {
      "column": "9",
      "line": "942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EOCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61716@macro@ADC_CR2_EOCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS",
    "location": {
      "column": "9",
      "line": "943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EOCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61831@macro@ADC_CR2_ALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Pos",
    "location": {
      "column": "9",
      "line": "944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@61912@macro@ADC_CR2_ALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN_Msk",
    "location": {
      "column": "9",
      "line": "945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62011@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "9",
      "line": "946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62113@macro@ADC_CR2_JEXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62194@macro@ADC_CR2_JEXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62293@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "9",
      "line": "949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62441@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "9",
      "line": "950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62540@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "9",
      "line": "951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62639@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "9",
      "line": "952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62738@macro@ADC_CR2_JEXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_3",
    "location": {
      "column": "9",
      "line": "953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62837@macro@ADC_CR2_JEXTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_Pos",
    "location": {
      "column": "9",
      "line": "954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@62918@macro@ADC_CR2_JEXTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_Msk",
    "location": {
      "column": "9",
      "line": "955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63017@macro@ADC_CR2_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN",
    "location": {
      "column": "9",
      "line": "956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63179@macro@ADC_CR2_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_0",
    "location": {
      "column": "9",
      "line": "957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63278@macro@ADC_CR2_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_1",
    "location": {
      "column": "9",
      "line": "958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63377@macro@ADC_CR2_JSWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Pos",
    "location": {
      "column": "9",
      "line": "959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63458@macro@ADC_CR2_JSWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART_Msk",
    "location": {
      "column": "9",
      "line": "960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JSWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63557@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "9",
      "line": "961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63682@macro@ADC_CR2_EXTSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Pos",
    "location": {
      "column": "9",
      "line": "962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63763@macro@ADC_CR2_EXTSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_Msk",
    "location": {
      "column": "9",
      "line": "963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@63862@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "9",
      "line": "964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64008@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "9",
      "line": "965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64107@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "9",
      "line": "966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64206@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "9",
      "line": "967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64305@macro@ADC_CR2_EXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_3",
    "location": {
      "column": "9",
      "line": "968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64404@macro@ADC_CR2_EXTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_Pos",
    "location": {
      "column": "9",
      "line": "969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64485@macro@ADC_CR2_EXTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_Msk",
    "location": {
      "column": "9",
      "line": "970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64584@macro@ADC_CR2_EXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN",
    "location": {
      "column": "9",
      "line": "971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64744@macro@ADC_CR2_EXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_0",
    "location": {
      "column": "9",
      "line": "972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64843@macro@ADC_CR2_EXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_1",
    "location": {
      "column": "9",
      "line": "973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_EXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@64942@macro@ADC_CR2_SWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Pos",
    "location": {
      "column": "9",
      "line": "974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_SWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65023@macro@ADC_CR2_SWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART_Msk",
    "location": {
      "column": "9",
      "line": "975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_SWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65122@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "9",
      "line": "976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65330@macro@ADC_SMPR1_SMP10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Pos",
    "location": {
      "column": "9",
      "line": "979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65411@macro@ADC_SMPR1_SMP10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_Msk",
    "location": {
      "column": "9",
      "line": "980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65510@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "9",
      "line": "981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65648@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "9",
      "line": "982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65747@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "9",
      "line": "983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65846@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "9",
      "line": "984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@65945@macro@ADC_SMPR1_SMP11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Pos",
    "location": {
      "column": "9",
      "line": "985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66026@macro@ADC_SMPR1_SMP11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_Msk",
    "location": {
      "column": "9",
      "line": "986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66125@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "9",
      "line": "987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66263@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "9",
      "line": "988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66362@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "9",
      "line": "989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66461@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "9",
      "line": "990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66560@macro@ADC_SMPR1_SMP12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Pos",
    "location": {
      "column": "9",
      "line": "991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66641@macro@ADC_SMPR1_SMP12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_Msk",
    "location": {
      "column": "9",
      "line": "992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66740@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "9",
      "line": "993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66878@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "9",
      "line": "994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@66977@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "9",
      "line": "995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67076@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "9",
      "line": "996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67175@macro@ADC_SMPR1_SMP13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Pos",
    "location": {
      "column": "9",
      "line": "997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67256@macro@ADC_SMPR1_SMP13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_Msk",
    "location": {
      "column": "9",
      "line": "998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67355@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "9",
      "line": "999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67493@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "9",
      "line": "1000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67592@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67691@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67790@macro@ADC_SMPR1_SMP14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Pos",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67871@macro@ADC_SMPR1_SMP14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_Msk",
    "location": {
      "column": "9",
      "line": "1004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@67970@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68108@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68207@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68306@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "9",
      "line": "1008",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68405@macro@ADC_SMPR1_SMP15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Pos",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68486@macro@ADC_SMPR1_SMP15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_Msk",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68585@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "9",
      "line": "1011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68723@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68822@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@68921@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "9",
      "line": "1014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69020@macro@ADC_SMPR1_SMP16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Pos",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69101@macro@ADC_SMPR1_SMP16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_Msk",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69200@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "9",
      "line": "1017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69338@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69437@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "9",
      "line": "1019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69536@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "9",
      "line": "1020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69635@macro@ADC_SMPR1_SMP17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Pos",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69716@macro@ADC_SMPR1_SMP17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_Msk",
    "location": {
      "column": "9",
      "line": "1022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69815@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "9",
      "line": "1023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@69953@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70052@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70151@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "9",
      "line": "1026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70250@macro@ADC_SMPR1_SMP18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_Pos",
    "location": {
      "column": "9",
      "line": "1027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70331@macro@ADC_SMPR1_SMP18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_Msk",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70430@macro@ADC_SMPR1_SMP18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70568@macro@ADC_SMPR1_SMP18_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_0",
    "location": {
      "column": "9",
      "line": "1030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70667@macro@ADC_SMPR1_SMP18_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_1",
    "location": {
      "column": "9",
      "line": "1031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70766@macro@ADC_SMPR1_SMP18_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_2",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR1_SMP18_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@70949@macro@ADC_SMPR2_SMP0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Pos",
    "location": {
      "column": "9",
      "line": "1035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71030@macro@ADC_SMPR2_SMP0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_Msk",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71129@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71265@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "9",
      "line": "1038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71364@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71463@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71562@macro@ADC_SMPR2_SMP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Pos",
    "location": {
      "column": "9",
      "line": "1041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71643@macro@ADC_SMPR2_SMP1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_Msk",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71742@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71878@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "9",
      "line": "1044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@71977@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72076@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72175@macro@ADC_SMPR2_SMP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Pos",
    "location": {
      "column": "9",
      "line": "1047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72256@macro@ADC_SMPR2_SMP2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_Msk",
    "location": {
      "column": "9",
      "line": "1048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72355@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72491@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72590@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "9",
      "line": "1051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72689@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "9",
      "line": "1052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72788@macro@ADC_SMPR2_SMP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Pos",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72869@macro@ADC_SMPR2_SMP3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_Msk",
    "location": {
      "column": "9",
      "line": "1054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@72968@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "9",
      "line": "1055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73104@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "9",
      "line": "1056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73203@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "9",
      "line": "1057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73302@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "9",
      "line": "1058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73401@macro@ADC_SMPR2_SMP4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Pos",
    "location": {
      "column": "9",
      "line": "1059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73482@macro@ADC_SMPR2_SMP4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_Msk",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73581@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73717@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "9",
      "line": "1062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73816@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@73915@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74014@macro@ADC_SMPR2_SMP5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Pos",
    "location": {
      "column": "9",
      "line": "1065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74095@macro@ADC_SMPR2_SMP5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_Msk",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74194@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74330@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "9",
      "line": "1068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74429@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "9",
      "line": "1069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74528@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74627@macro@ADC_SMPR2_SMP6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Pos",
    "location": {
      "column": "9",
      "line": "1071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74708@macro@ADC_SMPR2_SMP6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_Msk",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74807@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@74943@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "9",
      "line": "1074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75042@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75141@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75240@macro@ADC_SMPR2_SMP7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Pos",
    "location": {
      "column": "9",
      "line": "1077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75321@macro@ADC_SMPR2_SMP7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_Msk",
    "location": {
      "column": "9",
      "line": "1078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75420@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "9",
      "line": "1079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75556@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "9",
      "line": "1080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75655@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "9",
      "line": "1081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75754@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75853@macro@ADC_SMPR2_SMP8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Pos",
    "location": {
      "column": "9",
      "line": "1083",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@75934@macro@ADC_SMPR2_SMP8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_Msk",
    "location": {
      "column": "9",
      "line": "1084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76033@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "9",
      "line": "1085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76169@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76268@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76367@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "9",
      "line": "1088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76466@macro@ADC_SMPR2_SMP9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Pos",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76547@macro@ADC_SMPR2_SMP9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_Msk",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76646@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "9",
      "line": "1091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76782@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76881@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@76980@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "9",
      "line": "1094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77163@macro@ADC_JOFR1_JOFFSET1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Pos",
    "location": {
      "column": "9",
      "line": "1097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77244@macro@ADC_JOFR1_JOFFSET1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1_Msk",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77343@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77549@macro@ADC_JOFR2_JOFFSET2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Pos",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77630@macro@ADC_JOFR2_JOFFSET2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2_Msk",
    "location": {
      "column": "9",
      "line": "1103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77729@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@77935@macro@ADC_JOFR3_JOFFSET3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Pos",
    "location": {
      "column": "9",
      "line": "1107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78016@macro@ADC_JOFR3_JOFFSET3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3_Msk",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78115@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78321@macro@ADC_JOFR4_JOFFSET4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Pos",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78402@macro@ADC_JOFR4_JOFFSET4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4_Msk",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78501@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "9",
      "line": "1114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78707@macro@ADC_HTR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Pos",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_HTR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78788@macro@ADC_HTR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT_Msk",
    "location": {
      "column": "9",
      "line": "1118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_HTR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@78887@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79089@macro@ADC_LTR_LT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Pos",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_LTR_LT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79170@macro@ADC_LTR_LT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT_Msk",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_LTR_LT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79269@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79470@macro@ADC_SQR1_SQ13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Pos",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79551@macro@ADC_SQR1_SQ13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_Msk",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79650@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79790@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79889@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@79988@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80087@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "9",
      "line": "1133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80186@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "9",
      "line": "1134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80285@macro@ADC_SQR1_SQ14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Pos",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80366@macro@ADC_SQR1_SQ14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_Msk",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80465@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "9",
      "line": "1137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80605@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80704@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80803@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "9",
      "line": "1140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@80902@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81001@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81100@macro@ADC_SQR1_SQ15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Pos",
    "location": {
      "column": "9",
      "line": "1143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81181@macro@ADC_SQR1_SQ15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_Msk",
    "location": {
      "column": "9",
      "line": "1144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81280@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "9",
      "line": "1145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81420@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "9",
      "line": "1146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81519@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "9",
      "line": "1147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81618@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "9",
      "line": "1148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81717@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "9",
      "line": "1149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81816@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "9",
      "line": "1150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81915@macro@ADC_SQR1_SQ16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Pos",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@81996@macro@ADC_SQR1_SQ16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_Msk",
    "location": {
      "column": "9",
      "line": "1152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82095@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82235@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "9",
      "line": "1154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82334@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "9",
      "line": "1155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82433@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "9",
      "line": "1156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82532@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "9",
      "line": "1157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82631@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "9",
      "line": "1158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82730@macro@ADC_SQR1_L_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Pos",
    "location": {
      "column": "9",
      "line": "1159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82811@macro@ADC_SQR1_L_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_Msk",
    "location": {
      "column": "9",
      "line": "1160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@82910@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "9",
      "line": "1161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83043@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "9",
      "line": "1162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83142@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "9",
      "line": "1163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83241@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "9",
      "line": "1164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83340@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "9",
      "line": "1165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83523@macro@ADC_SQR2_SQ7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Pos",
    "location": {
      "column": "9",
      "line": "1168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83604@macro@ADC_SQR2_SQ7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_Msk",
    "location": {
      "column": "9",
      "line": "1169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83703@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83841@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "9",
      "line": "1171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@83940@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "9",
      "line": "1172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84039@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84138@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "9",
      "line": "1174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84237@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84336@macro@ADC_SQR2_SQ8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Pos",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84417@macro@ADC_SQR2_SQ8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_Msk",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84516@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "9",
      "line": "1178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84654@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84753@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84852@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@84951@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "9",
      "line": "1182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85050@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85149@macro@ADC_SQR2_SQ9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Pos",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85230@macro@ADC_SQR2_SQ9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_Msk",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85329@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85467@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85566@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "9",
      "line": "1188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85665@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85764@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85863@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "9",
      "line": "1191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@85962@macro@ADC_SQR2_SQ10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Pos",
    "location": {
      "column": "9",
      "line": "1192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86043@macro@ADC_SQR2_SQ10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_Msk",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86142@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86282@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "9",
      "line": "1195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86381@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86480@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86579@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "9",
      "line": "1198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86678@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86777@macro@ADC_SQR2_SQ11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Pos",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86858@macro@ADC_SQR2_SQ11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_Msk",
    "location": {
      "column": "9",
      "line": "1201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@86957@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "9",
      "line": "1202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87097@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87196@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87295@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87394@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87493@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87592@macro@ADC_SQR2_SQ12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Pos",
    "location": {
      "column": "9",
      "line": "1208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87673@macro@ADC_SQR2_SQ12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_Msk",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87772@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "9",
      "line": "1210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@87912@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "9",
      "line": "1211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88011@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88110@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88209@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "9",
      "line": "1214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88308@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88491@macro@ADC_SQR3_SQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Pos",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88572@macro@ADC_SQR3_SQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_Msk",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88671@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "9",
      "line": "1220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88809@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@88908@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89007@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "9",
      "line": "1223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89106@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "9",
      "line": "1224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89205@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89304@macro@ADC_SQR3_SQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Pos",
    "location": {
      "column": "9",
      "line": "1226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89385@macro@ADC_SQR3_SQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_Msk",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89484@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89622@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "9",
      "line": "1229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89721@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "9",
      "line": "1230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89820@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@89919@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "9",
      "line": "1232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90018@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "9",
      "line": "1233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90117@macro@ADC_SQR3_SQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Pos",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90198@macro@ADC_SQR3_SQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_Msk",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90297@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "9",
      "line": "1236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90435@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "9",
      "line": "1237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90534@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90633@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "9",
      "line": "1239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90732@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "9",
      "line": "1240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90831@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@90930@macro@ADC_SQR3_SQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Pos",
    "location": {
      "column": "9",
      "line": "1242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91011@macro@ADC_SQR3_SQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_Msk",
    "location": {
      "column": "9",
      "line": "1243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91110@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91248@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "9",
      "line": "1245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91347@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "9",
      "line": "1246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91446@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91545@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91644@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "9",
      "line": "1249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91743@macro@ADC_SQR3_SQ5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Pos",
    "location": {
      "column": "9",
      "line": "1250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91824@macro@ADC_SQR3_SQ5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_Msk",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@91923@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "9",
      "line": "1252",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92061@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "9",
      "line": "1253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92160@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92259@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "9",
      "line": "1255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92358@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92457@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92556@macro@ADC_SQR3_SQ6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Pos",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92637@macro@ADC_SQR3_SQ6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_Msk",
    "location": {
      "column": "9",
      "line": "1259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92736@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92874@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@92973@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "9",
      "line": "1262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93072@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93171@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93270@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "9",
      "line": "1265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93453@macro@ADC_JSQR_JSQ1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Pos",
    "location": {
      "column": "9",
      "line": "1268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93534@macro@ADC_JSQR_JSQ1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_Msk",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93633@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93775@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93874@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@93973@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94072@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "9",
      "line": "1274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94171@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94270@macro@ADC_JSQR_JSQ2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Pos",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94351@macro@ADC_JSQR_JSQ2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_Msk",
    "location": {
      "column": "9",
      "line": "1277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94450@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94590@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94689@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "9",
      "line": "1280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94788@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94887@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@94986@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95085@macro@ADC_JSQR_JSQ3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Pos",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95166@macro@ADC_JSQR_JSQ3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_Msk",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95265@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95405@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95504@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "9",
      "line": "1288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95603@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95702@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95801@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "9",
      "line": "1291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95900@macro@ADC_JSQR_JSQ4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Pos",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@95981@macro@ADC_JSQR_JSQ4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_Msk",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96080@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "9",
      "line": "1294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96220@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96319@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96418@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "9",
      "line": "1297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96517@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96616@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96715@macro@ADC_JSQR_JL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Pos",
    "location": {
      "column": "9",
      "line": "1300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96796@macro@ADC_JSQR_JL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_Msk",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@96895@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97022@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97121@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "9",
      "line": "1304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97304@macro@ADC_JDR1_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR1_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97385@macro@ADC_JDR1_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR1_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97484@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97669@macro@ADC_JDR2_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR2_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97750@macro@ADC_JDR2_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR2_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@97849@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98034@macro@ADC_JDR3_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR3_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98115@macro@ADC_JDR3_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR3_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98214@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "9",
      "line": "1319",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98399@macro@ADC_JDR4_JDATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Pos",
    "location": {
      "column": "9",
      "line": "1322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR4_JDATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98480@macro@ADC_JDR4_JDATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA_Msk",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR4_JDATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98579@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98764@macro@ADC_DR_DATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Pos",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_DATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98845@macro@ADC_DR_DATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA_Msk",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_DATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@98944@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "9",
      "line": "1329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99044@macro@ADC_DR_ADC2DATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_ADC2DATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99125@macro@ADC_DR_ADC2DATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_ADC2DATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99224@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "9",
      "line": "1332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99405@macro@ADC_CSR_AWD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1_Pos",
    "location": {
      "column": "9",
      "line": "1335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_AWD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99486@macro@ADC_CSR_AWD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1_Msk",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_AWD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99585@macro@ADC_CSR_AWD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_AWD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99698@macro@ADC_CSR_EOC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1_Pos",
    "location": {
      "column": "9",
      "line": "1338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_EOC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99779@macro@ADC_CSR_EOC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1_Msk",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_EOC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99878@macro@ADC_CSR_EOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_EOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@99988@macro@ADC_CSR_JEOC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1_Pos",
    "location": {
      "column": "9",
      "line": "1341",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JEOC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100069@macro@ADC_CSR_JEOC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1_Msk",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JEOC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100168@macro@ADC_CSR_JEOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JEOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100295@macro@ADC_CSR_JSTRT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1_Pos",
    "location": {
      "column": "9",
      "line": "1344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JSTRT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100376@macro@ADC_CSR_JSTRT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1_Msk",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JSTRT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100475@macro@ADC_CSR_JSTRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_JSTRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100595@macro@ADC_CSR_STRT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1_Pos",
    "location": {
      "column": "9",
      "line": "1347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_STRT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100676@macro@ADC_CSR_STRT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1_Msk",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_STRT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100775@macro@ADC_CSR_STRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_STRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100894@macro@ADC_CSR_OVR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1_Pos",
    "location": {
      "column": "9",
      "line": "1350",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_OVR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@100975@macro@ADC_CSR_OVR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1_Msk",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_OVR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101074@macro@ADC_CSR_OVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_OVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101209@macro@ADC_CSR_DOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR1",
    "location": {
      "column": "10",
      "line": "1355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CSR_DOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101352@macro@ADC_CCR_MULTI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_Pos",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101433@macro@ADC_CCR_MULTI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_Msk",
    "location": {
      "column": "9",
      "line": "1359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101532@macro@ADC_CCR_MULTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101664@macro@ADC_CCR_MULTI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_0",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101763@macro@ADC_CCR_MULTI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_1",
    "location": {
      "column": "9",
      "line": "1362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101862@macro@ADC_CCR_MULTI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_2",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@101961@macro@ADC_CCR_MULTI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_3",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102060@macro@ADC_CCR_MULTI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_4",
    "location": {
      "column": "9",
      "line": "1365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_MULTI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102159@macro@ADC_CCR_DELAY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_Pos",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102240@macro@ADC_CCR_DELAY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_Msk",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102339@macro@ADC_CCR_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102478@macro@ADC_CCR_DELAY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_0",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102577@macro@ADC_CCR_DELAY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_1",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102676@macro@ADC_CCR_DELAY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_2",
    "location": {
      "column": "9",
      "line": "1371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102775@macro@ADC_CCR_DELAY_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_3",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DELAY_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102874@macro@ADC_CCR_DDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS_Pos",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@102955@macro@ADC_CCR_DDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS_Msk",
    "location": {
      "column": "9",
      "line": "1374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103054@macro@ADC_CCR_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103180@macro@ADC_CCR_DMA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_Pos",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DMA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103261@macro@ADC_CCR_DMA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_Msk",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DMA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103360@macro@ADC_CCR_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103505@macro@ADC_CCR_DMA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_0",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DMA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103604@macro@ADC_CCR_DMA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_1",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_DMA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103703@macro@ADC_CCR_ADCPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_Pos",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_ADCPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103784@macro@ADC_CCR_ADCPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_Msk",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_ADCPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@103883@macro@ADC_CCR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104005@macro@ADC_CCR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_0",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104104@macro@ADC_CCR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_1",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104203@macro@ADC_CCR_VBATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE_Pos",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_VBATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104284@macro@ADC_CCR_VBATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE_Msk",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_VBATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104383@macro@ADC_CCR_VBATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_VBATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104482@macro@ADC_CCR_TSVREFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE_Pos",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_TSVREFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104563@macro@ADC_CCR_TSVREFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE_Msk",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_TSVREFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104662@macro@ADC_CCR_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CCR_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104871@macro@ADC_CDR_DATA1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1_Pos",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@104952@macro@ADC_CDR_DATA1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1_Msk",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105051@macro@ADC_CDR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105180@macro@ADC_CDR_DATA2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2_Pos",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105261@macro@ADC_CDR_DATA2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2_Msk",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105360@macro@ADC_CDR_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2",
    "location": {
      "column": "9",
      "line": "1399",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105513@macro@ADC_CDR_RDATA_MST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_RDATA_MST",
    "location": {
      "column": "9",
      "line": "1402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_RDATA_MST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@105562@macro@ADC_CDR_RDATA_SLV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_RDATA_SLV",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "ADC_CDR_RDATA_SLV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106105@macro@CRC_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106186@macro@CRC_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "1412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106285@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106478@macro@CRC_IDR_IDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Pos",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_IDR_IDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106559@macro@CRC_IDR_IDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR_Msk",
    "location": {
      "column": "9",
      "line": "1418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_IDR_IDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106658@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106873@macro@CRC_CR_RESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Pos",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_CR_RESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@106954@macro@CRC_CR_RESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET_Msk",
    "location": {
      "column": "9",
      "line": "1424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_CR_RESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107053@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107647@macro@DMA_SxCR_CHSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_Pos",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107728@macro@DMA_SxCR_CHSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_Msk",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107827@macro@DMA_SxCR_CHSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL",
    "location": {
      "column": "9",
      "line": "1436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107908@macro@DMA_SxCR_CHSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_0",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@107989@macro@DMA_SxCR_CHSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_1",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108070@macro@DMA_SxCR_CHSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_2",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CHSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108151@macro@DMA_SxCR_MBURST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_Pos",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MBURST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108232@macro@DMA_SxCR_MBURST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_Msk",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MBURST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108331@macro@DMA_SxCR_MBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST",
    "location": {
      "column": "9",
      "line": "1442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108412@macro@DMA_SxCR_MBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_0",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108511@macro@DMA_SxCR_MBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_1",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108610@macro@DMA_SxCR_PBURST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_Pos",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PBURST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108691@macro@DMA_SxCR_PBURST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_Msk",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PBURST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108790@macro@DMA_SxCR_PBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108871@macro@DMA_SxCR_PBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_0",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@108970@macro@DMA_SxCR_PBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_1",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109069@macro@DMA_SxCR_CT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT_Pos",
    "location": {
      "column": "9",
      "line": "1450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109150@macro@DMA_SxCR_CT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT_Msk",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109249@macro@DMA_SxCR_CT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109330@macro@DMA_SxCR_DBM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM_Pos",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DBM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109411@macro@DMA_SxCR_DBM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM_Msk",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DBM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109510@macro@DMA_SxCR_DBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109591@macro@DMA_SxCR_PL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_Pos",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109672@macro@DMA_SxCR_PL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_Msk",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109771@macro@DMA_SxCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109852@macro@DMA_SxCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_0",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@109951@macro@DMA_SxCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_1",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110050@macro@DMA_SxCR_PINCOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS_Pos",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINCOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110131@macro@DMA_SxCR_PINCOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS_Msk",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINCOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110230@macro@DMA_SxCR_PINCOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINCOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110311@macro@DMA_SxCR_MSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110392@macro@DMA_SxCR_MSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110491@macro@DMA_SxCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110572@macro@DMA_SxCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110671@macro@DMA_SxCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110770@macro@DMA_SxCR_PSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_Pos",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110851@macro@DMA_SxCR_PSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_Msk",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@110950@macro@DMA_SxCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111031@macro@DMA_SxCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "1472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111130@macro@DMA_SxCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "1473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111229@macro@DMA_SxCR_MINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC_Pos",
    "location": {
      "column": "9",
      "line": "1474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111310@macro@DMA_SxCR_MINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC_Msk",
    "location": {
      "column": "9",
      "line": "1475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111409@macro@DMA_SxCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC",
    "location": {
      "column": "9",
      "line": "1476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111490@macro@DMA_SxCR_PINC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC_Pos",
    "location": {
      "column": "9",
      "line": "1477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111571@macro@DMA_SxCR_PINC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC_Msk",
    "location": {
      "column": "9",
      "line": "1478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111670@macro@DMA_SxCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC",
    "location": {
      "column": "9",
      "line": "1479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111751@macro@DMA_SxCR_CIRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC_Pos",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CIRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111832@macro@DMA_SxCR_CIRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC_Msk",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CIRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@111931@macro@DMA_SxCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112012@macro@DMA_SxCR_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_Pos",
    "location": {
      "column": "9",
      "line": "1483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112093@macro@DMA_SxCR_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_Msk",
    "location": {
      "column": "9",
      "line": "1484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112192@macro@DMA_SxCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR",
    "location": {
      "column": "9",
      "line": "1485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112273@macro@DMA_SxCR_DIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_0",
    "location": {
      "column": "9",
      "line": "1486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112372@macro@DMA_SxCR_DIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_1",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112471@macro@DMA_SxCR_PFCTRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL_Pos",
    "location": {
      "column": "9",
      "line": "1488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PFCTRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112552@macro@DMA_SxCR_PFCTRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL_Msk",
    "location": {
      "column": "9",
      "line": "1489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PFCTRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112651@macro@DMA_SxCR_PFCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL",
    "location": {
      "column": "9",
      "line": "1490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_PFCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112732@macro@DMA_SxCR_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "1491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112813@macro@DMA_SxCR_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "1492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112912@macro@DMA_SxCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@112993@macro@DMA_SxCR_HTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE_Pos",
    "location": {
      "column": "9",
      "line": "1494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_HTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113074@macro@DMA_SxCR_HTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE_Msk",
    "location": {
      "column": "9",
      "line": "1495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_HTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113173@macro@DMA_SxCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE",
    "location": {
      "column": "9",
      "line": "1496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113254@macro@DMA_SxCR_TEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE_Pos",
    "location": {
      "column": "9",
      "line": "1497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113335@macro@DMA_SxCR_TEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE_Msk",
    "location": {
      "column": "9",
      "line": "1498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113434@macro@DMA_SxCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113515@macro@DMA_SxCR_DMEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE_Pos",
    "location": {
      "column": "9",
      "line": "1500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DMEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113596@macro@DMA_SxCR_DMEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE_Msk",
    "location": {
      "column": "9",
      "line": "1501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DMEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113695@macro@DMA_SxCR_DMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE",
    "location": {
      "column": "9",
      "line": "1502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_DMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113776@macro@DMA_SxCR_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN_Pos",
    "location": {
      "column": "9",
      "line": "1503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113857@macro@DMA_SxCR_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN_Msk",
    "location": {
      "column": "9",
      "line": "1504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@113956@macro@DMA_SxCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN",
    "location": {
      "column": "9",
      "line": "1505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114061@macro@DMA_SxCR_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK_Pos",
    "location": {
      "column": "9",
      "line": "1508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114142@macro@DMA_SxCR_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK_Msk",
    "location": {
      "column": "9",
      "line": "1509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114241@macro@DMA_SxCR_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK",
    "location": {
      "column": "9",
      "line": "1510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxCR_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114406@macro@DMA_SxNDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_Pos",
    "location": {
      "column": "9",
      "line": "1513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114487@macro@DMA_SxNDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_Msk",
    "location": {
      "column": "9",
      "line": "1514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114586@macro@DMA_SxNDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT",
    "location": {
      "column": "9",
      "line": "1515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114667@macro@DMA_SxNDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_0",
    "location": {
      "column": "9",
      "line": "1516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114766@macro@DMA_SxNDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_1",
    "location": {
      "column": "9",
      "line": "1517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114865@macro@DMA_SxNDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_2",
    "location": {
      "column": "9",
      "line": "1518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@114964@macro@DMA_SxNDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_3",
    "location": {
      "column": "9",
      "line": "1519",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115063@macro@DMA_SxNDT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_4",
    "location": {
      "column": "9",
      "line": "1520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115162@macro@DMA_SxNDT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_5",
    "location": {
      "column": "9",
      "line": "1521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115261@macro@DMA_SxNDT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_6",
    "location": {
      "column": "9",
      "line": "1522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115360@macro@DMA_SxNDT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_7",
    "location": {
      "column": "9",
      "line": "1523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115459@macro@DMA_SxNDT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_8",
    "location": {
      "column": "9",
      "line": "1524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115558@macro@DMA_SxNDT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_9",
    "location": {
      "column": "9",
      "line": "1525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115657@macro@DMA_SxNDT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_10",
    "location": {
      "column": "9",
      "line": "1526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115756@macro@DMA_SxNDT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_11",
    "location": {
      "column": "9",
      "line": "1527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115855@macro@DMA_SxNDT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_12",
    "location": {
      "column": "9",
      "line": "1528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@115954@macro@DMA_SxNDT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_13",
    "location": {
      "column": "9",
      "line": "1529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116053@macro@DMA_SxNDT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_14",
    "location": {
      "column": "9",
      "line": "1530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116152@macro@DMA_SxNDT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_15",
    "location": {
      "column": "9",
      "line": "1531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxNDT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116336@macro@DMA_SxFCR_FEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE_Pos",
    "location": {
      "column": "9",
      "line": "1534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116417@macro@DMA_SxFCR_FEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE_Msk",
    "location": {
      "column": "9",
      "line": "1535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116516@macro@DMA_SxFCR_FEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE",
    "location": {
      "column": "9",
      "line": "1536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116597@macro@DMA_SxFCR_FS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_Pos",
    "location": {
      "column": "9",
      "line": "1537",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116678@macro@DMA_SxFCR_FS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_Msk",
    "location": {
      "column": "9",
      "line": "1538",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116777@macro@DMA_SxFCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS",
    "location": {
      "column": "9",
      "line": "1539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116858@macro@DMA_SxFCR_FS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_0",
    "location": {
      "column": "9",
      "line": "1540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@116957@macro@DMA_SxFCR_FS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_1",
    "location": {
      "column": "9",
      "line": "1541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117056@macro@DMA_SxFCR_FS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_2",
    "location": {
      "column": "9",
      "line": "1542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117155@macro@DMA_SxFCR_DMDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS_Pos",
    "location": {
      "column": "9",
      "line": "1543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_DMDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117236@macro@DMA_SxFCR_DMDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS_Msk",
    "location": {
      "column": "9",
      "line": "1544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_DMDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117335@macro@DMA_SxFCR_DMDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS",
    "location": {
      "column": "9",
      "line": "1545",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_DMDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117416@macro@DMA_SxFCR_FTH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_Pos",
    "location": {
      "column": "9",
      "line": "1546",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FTH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117497@macro@DMA_SxFCR_FTH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_Msk",
    "location": {
      "column": "9",
      "line": "1547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FTH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117596@macro@DMA_SxFCR_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH",
    "location": {
      "column": "9",
      "line": "1548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117677@macro@DMA_SxFCR_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_0",
    "location": {
      "column": "9",
      "line": "1549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117776@macro@DMA_SxFCR_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_1",
    "location": {
      "column": "9",
      "line": "1550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxFCR_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@117960@macro@DMA_LISR_TCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3_Pos",
    "location": {
      "column": "9",
      "line": "1553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118041@macro@DMA_LISR_TCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3_Msk",
    "location": {
      "column": "9",
      "line": "1554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118140@macro@DMA_LISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118221@macro@DMA_LISR_HTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3_Pos",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118302@macro@DMA_LISR_HTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3_Msk",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118401@macro@DMA_LISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3",
    "location": {
      "column": "9",
      "line": "1558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118482@macro@DMA_LISR_TEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118563@macro@DMA_LISR_TEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118662@macro@DMA_LISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3",
    "location": {
      "column": "9",
      "line": "1561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118743@macro@DMA_LISR_DMEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118824@macro@DMA_LISR_DMEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@118923@macro@DMA_LISR_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3",
    "location": {
      "column": "9",
      "line": "1564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119004@macro@DMA_LISR_FEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119085@macro@DMA_LISR_FEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119184@macro@DMA_LISR_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119265@macro@DMA_LISR_TCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2_Pos",
    "location": {
      "column": "9",
      "line": "1568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119346@macro@DMA_LISR_TCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2_Msk",
    "location": {
      "column": "9",
      "line": "1569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119445@macro@DMA_LISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2",
    "location": {
      "column": "9",
      "line": "1570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119526@macro@DMA_LISR_HTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2_Pos",
    "location": {
      "column": "9",
      "line": "1571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119607@macro@DMA_LISR_HTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2_Msk",
    "location": {
      "column": "9",
      "line": "1572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119706@macro@DMA_LISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2",
    "location": {
      "column": "9",
      "line": "1573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119787@macro@DMA_LISR_TEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119868@macro@DMA_LISR_TEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@119967@macro@DMA_LISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2",
    "location": {
      "column": "9",
      "line": "1576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120048@macro@DMA_LISR_DMEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120129@macro@DMA_LISR_DMEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120228@macro@DMA_LISR_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2",
    "location": {
      "column": "9",
      "line": "1579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120309@macro@DMA_LISR_FEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1580",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120390@macro@DMA_LISR_FEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120489@macro@DMA_LISR_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2",
    "location": {
      "column": "9",
      "line": "1582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120570@macro@DMA_LISR_TCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1_Pos",
    "location": {
      "column": "9",
      "line": "1583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120651@macro@DMA_LISR_TCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1_Msk",
    "location": {
      "column": "9",
      "line": "1584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120750@macro@DMA_LISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1",
    "location": {
      "column": "9",
      "line": "1585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120831@macro@DMA_LISR_HTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1_Pos",
    "location": {
      "column": "9",
      "line": "1586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@120912@macro@DMA_LISR_HTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1_Msk",
    "location": {
      "column": "9",
      "line": "1587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121011@macro@DMA_LISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1",
    "location": {
      "column": "9",
      "line": "1588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121092@macro@DMA_LISR_TEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121173@macro@DMA_LISR_TEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121272@macro@DMA_LISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1",
    "location": {
      "column": "9",
      "line": "1591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121353@macro@DMA_LISR_DMEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121434@macro@DMA_LISR_DMEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121533@macro@DMA_LISR_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1",
    "location": {
      "column": "9",
      "line": "1594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121614@macro@DMA_LISR_FEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121695@macro@DMA_LISR_FEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121794@macro@DMA_LISR_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1",
    "location": {
      "column": "9",
      "line": "1597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121875@macro@DMA_LISR_TCIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0_Pos",
    "location": {
      "column": "9",
      "line": "1598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@121956@macro@DMA_LISR_TCIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0_Msk",
    "location": {
      "column": "9",
      "line": "1599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122055@macro@DMA_LISR_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0",
    "location": {
      "column": "9",
      "line": "1600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122136@macro@DMA_LISR_HTIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0_Pos",
    "location": {
      "column": "9",
      "line": "1601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122217@macro@DMA_LISR_HTIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0_Msk",
    "location": {
      "column": "9",
      "line": "1602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122316@macro@DMA_LISR_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0",
    "location": {
      "column": "9",
      "line": "1603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122397@macro@DMA_LISR_TEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122478@macro@DMA_LISR_TEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122577@macro@DMA_LISR_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0",
    "location": {
      "column": "9",
      "line": "1606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122658@macro@DMA_LISR_DMEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122739@macro@DMA_LISR_DMEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122838@macro@DMA_LISR_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0",
    "location": {
      "column": "9",
      "line": "1609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@122919@macro@DMA_LISR_FEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123000@macro@DMA_LISR_FEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123099@macro@DMA_LISR_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0",
    "location": {
      "column": "9",
      "line": "1612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LISR_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123265@macro@DMA_HISR_TCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7_Pos",
    "location": {
      "column": "9",
      "line": "1615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123346@macro@DMA_HISR_TCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7_Msk",
    "location": {
      "column": "9",
      "line": "1616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123445@macro@DMA_HISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7",
    "location": {
      "column": "9",
      "line": "1617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123526@macro@DMA_HISR_HTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7_Pos",
    "location": {
      "column": "9",
      "line": "1618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123607@macro@DMA_HISR_HTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7_Msk",
    "location": {
      "column": "9",
      "line": "1619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123706@macro@DMA_HISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7",
    "location": {
      "column": "9",
      "line": "1620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123787@macro@DMA_HISR_TEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123868@macro@DMA_HISR_TEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@123967@macro@DMA_HISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7",
    "location": {
      "column": "9",
      "line": "1623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124048@macro@DMA_HISR_DMEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124129@macro@DMA_HISR_DMEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124228@macro@DMA_HISR_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7",
    "location": {
      "column": "9",
      "line": "1626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124309@macro@DMA_HISR_FEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124390@macro@DMA_HISR_FEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124489@macro@DMA_HISR_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7",
    "location": {
      "column": "9",
      "line": "1629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124570@macro@DMA_HISR_TCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6_Pos",
    "location": {
      "column": "9",
      "line": "1630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124651@macro@DMA_HISR_TCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6_Msk",
    "location": {
      "column": "9",
      "line": "1631",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124750@macro@DMA_HISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6",
    "location": {
      "column": "9",
      "line": "1632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124831@macro@DMA_HISR_HTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6_Pos",
    "location": {
      "column": "9",
      "line": "1633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@124912@macro@DMA_HISR_HTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6_Msk",
    "location": {
      "column": "9",
      "line": "1634",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125011@macro@DMA_HISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6",
    "location": {
      "column": "9",
      "line": "1635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125092@macro@DMA_HISR_TEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125173@macro@DMA_HISR_TEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1637",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125272@macro@DMA_HISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6",
    "location": {
      "column": "9",
      "line": "1638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125353@macro@DMA_HISR_DMEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125434@macro@DMA_HISR_DMEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125533@macro@DMA_HISR_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6",
    "location": {
      "column": "9",
      "line": "1641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125614@macro@DMA_HISR_FEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125695@macro@DMA_HISR_FEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125794@macro@DMA_HISR_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6",
    "location": {
      "column": "9",
      "line": "1644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125875@macro@DMA_HISR_TCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5_Pos",
    "location": {
      "column": "9",
      "line": "1645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@125956@macro@DMA_HISR_TCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5_Msk",
    "location": {
      "column": "9",
      "line": "1646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126055@macro@DMA_HISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5",
    "location": {
      "column": "9",
      "line": "1647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126136@macro@DMA_HISR_HTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5_Pos",
    "location": {
      "column": "9",
      "line": "1648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126217@macro@DMA_HISR_HTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5_Msk",
    "location": {
      "column": "9",
      "line": "1649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126316@macro@DMA_HISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5",
    "location": {
      "column": "9",
      "line": "1650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126397@macro@DMA_HISR_TEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126478@macro@DMA_HISR_TEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126577@macro@DMA_HISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5",
    "location": {
      "column": "9",
      "line": "1653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126658@macro@DMA_HISR_DMEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126739@macro@DMA_HISR_DMEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126838@macro@DMA_HISR_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5",
    "location": {
      "column": "9",
      "line": "1656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@126919@macro@DMA_HISR_FEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127000@macro@DMA_HISR_FEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127099@macro@DMA_HISR_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5",
    "location": {
      "column": "9",
      "line": "1659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127180@macro@DMA_HISR_TCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4_Pos",
    "location": {
      "column": "9",
      "line": "1660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127261@macro@DMA_HISR_TCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4_Msk",
    "location": {
      "column": "9",
      "line": "1661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127360@macro@DMA_HISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4",
    "location": {
      "column": "9",
      "line": "1662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127441@macro@DMA_HISR_HTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4_Pos",
    "location": {
      "column": "9",
      "line": "1663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127522@macro@DMA_HISR_HTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4_Msk",
    "location": {
      "column": "9",
      "line": "1664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127621@macro@DMA_HISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4",
    "location": {
      "column": "9",
      "line": "1665",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127702@macro@DMA_HISR_TEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127783@macro@DMA_HISR_TEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127882@macro@DMA_HISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4",
    "location": {
      "column": "9",
      "line": "1668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@127963@macro@DMA_HISR_DMEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128044@macro@DMA_HISR_DMEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128143@macro@DMA_HISR_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4",
    "location": {
      "column": "9",
      "line": "1671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128224@macro@DMA_HISR_FEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128305@macro@DMA_HISR_FEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128404@macro@DMA_HISR_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4",
    "location": {
      "column": "9",
      "line": "1674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HISR_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128570@macro@DMA_LIFCR_CTCIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3_Pos",
    "location": {
      "column": "9",
      "line": "1677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128651@macro@DMA_LIFCR_CTCIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3_Msk",
    "location": {
      "column": "9",
      "line": "1678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128750@macro@DMA_LIFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "1679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128831@macro@DMA_LIFCR_CHTIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3_Pos",
    "location": {
      "column": "9",
      "line": "1680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@128912@macro@DMA_LIFCR_CHTIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3_Msk",
    "location": {
      "column": "9",
      "line": "1681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129011@macro@DMA_LIFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "1682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129092@macro@DMA_LIFCR_CTEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129173@macro@DMA_LIFCR_CTEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129272@macro@DMA_LIFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "1685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129353@macro@DMA_LIFCR_CDMEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129434@macro@DMA_LIFCR_CDMEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129533@macro@DMA_LIFCR_CDMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3",
    "location": {
      "column": "9",
      "line": "1688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129614@macro@DMA_LIFCR_CFEIF3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3_Pos",
    "location": {
      "column": "9",
      "line": "1689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129695@macro@DMA_LIFCR_CFEIF3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3_Msk",
    "location": {
      "column": "9",
      "line": "1690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129794@macro@DMA_LIFCR_CFEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3",
    "location": {
      "column": "9",
      "line": "1691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129875@macro@DMA_LIFCR_CTCIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2_Pos",
    "location": {
      "column": "9",
      "line": "1692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@129956@macro@DMA_LIFCR_CTCIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2_Msk",
    "location": {
      "column": "9",
      "line": "1693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130055@macro@DMA_LIFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "1694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130136@macro@DMA_LIFCR_CHTIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2_Pos",
    "location": {
      "column": "9",
      "line": "1695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130217@macro@DMA_LIFCR_CHTIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2_Msk",
    "location": {
      "column": "9",
      "line": "1696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130316@macro@DMA_LIFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "1697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130397@macro@DMA_LIFCR_CTEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130478@macro@DMA_LIFCR_CTEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130577@macro@DMA_LIFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "1700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130658@macro@DMA_LIFCR_CDMEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130739@macro@DMA_LIFCR_CDMEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130838@macro@DMA_LIFCR_CDMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2",
    "location": {
      "column": "9",
      "line": "1703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@130919@macro@DMA_LIFCR_CFEIF2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2_Pos",
    "location": {
      "column": "9",
      "line": "1704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131000@macro@DMA_LIFCR_CFEIF2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2_Msk",
    "location": {
      "column": "9",
      "line": "1705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131099@macro@DMA_LIFCR_CFEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2",
    "location": {
      "column": "9",
      "line": "1706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131180@macro@DMA_LIFCR_CTCIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1_Pos",
    "location": {
      "column": "9",
      "line": "1707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131261@macro@DMA_LIFCR_CTCIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1_Msk",
    "location": {
      "column": "9",
      "line": "1708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131360@macro@DMA_LIFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "1709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131441@macro@DMA_LIFCR_CHTIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1_Pos",
    "location": {
      "column": "9",
      "line": "1710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131522@macro@DMA_LIFCR_CHTIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1_Msk",
    "location": {
      "column": "9",
      "line": "1711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131621@macro@DMA_LIFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "1712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131702@macro@DMA_LIFCR_CTEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131783@macro@DMA_LIFCR_CTEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131882@macro@DMA_LIFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "1715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@131963@macro@DMA_LIFCR_CDMEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132044@macro@DMA_LIFCR_CDMEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132143@macro@DMA_LIFCR_CDMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1",
    "location": {
      "column": "9",
      "line": "1718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132224@macro@DMA_LIFCR_CFEIF1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1_Pos",
    "location": {
      "column": "9",
      "line": "1719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132305@macro@DMA_LIFCR_CFEIF1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1_Msk",
    "location": {
      "column": "9",
      "line": "1720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132404@macro@DMA_LIFCR_CFEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1",
    "location": {
      "column": "9",
      "line": "1721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132485@macro@DMA_LIFCR_CTCIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0_Pos",
    "location": {
      "column": "9",
      "line": "1722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132566@macro@DMA_LIFCR_CTCIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0_Msk",
    "location": {
      "column": "9",
      "line": "1723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132665@macro@DMA_LIFCR_CTCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0",
    "location": {
      "column": "9",
      "line": "1724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132746@macro@DMA_LIFCR_CHTIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0_Pos",
    "location": {
      "column": "9",
      "line": "1725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132827@macro@DMA_LIFCR_CHTIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0_Msk",
    "location": {
      "column": "9",
      "line": "1726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@132926@macro@DMA_LIFCR_CHTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0",
    "location": {
      "column": "9",
      "line": "1727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CHTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133007@macro@DMA_LIFCR_CTEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133088@macro@DMA_LIFCR_CTEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133187@macro@DMA_LIFCR_CTEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0",
    "location": {
      "column": "9",
      "line": "1730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CTEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133268@macro@DMA_LIFCR_CDMEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133349@macro@DMA_LIFCR_CDMEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133448@macro@DMA_LIFCR_CDMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0",
    "location": {
      "column": "9",
      "line": "1733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CDMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133529@macro@DMA_LIFCR_CFEIF0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0_Pos",
    "location": {
      "column": "9",
      "line": "1734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133610@macro@DMA_LIFCR_CFEIF0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0_Msk",
    "location": {
      "column": "9",
      "line": "1735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133709@macro@DMA_LIFCR_CFEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0",
    "location": {
      "column": "9",
      "line": "1736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_LIFCR_CFEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133876@macro@DMA_HIFCR_CTCIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7_Pos",
    "location": {
      "column": "9",
      "line": "1739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@133957@macro@DMA_HIFCR_CTCIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7_Msk",
    "location": {
      "column": "9",
      "line": "1740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134056@macro@DMA_HIFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "1741",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134137@macro@DMA_HIFCR_CHTIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7_Pos",
    "location": {
      "column": "9",
      "line": "1742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134218@macro@DMA_HIFCR_CHTIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7_Msk",
    "location": {
      "column": "9",
      "line": "1743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134317@macro@DMA_HIFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "1744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134398@macro@DMA_HIFCR_CTEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134479@macro@DMA_HIFCR_CTEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134578@macro@DMA_HIFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "1747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134659@macro@DMA_HIFCR_CDMEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134740@macro@DMA_HIFCR_CDMEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134839@macro@DMA_HIFCR_CDMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7",
    "location": {
      "column": "9",
      "line": "1750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@134920@macro@DMA_HIFCR_CFEIF7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7_Pos",
    "location": {
      "column": "9",
      "line": "1751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135001@macro@DMA_HIFCR_CFEIF7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7_Msk",
    "location": {
      "column": "9",
      "line": "1752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135100@macro@DMA_HIFCR_CFEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7",
    "location": {
      "column": "9",
      "line": "1753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135181@macro@DMA_HIFCR_CTCIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6_Pos",
    "location": {
      "column": "9",
      "line": "1754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135262@macro@DMA_HIFCR_CTCIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6_Msk",
    "location": {
      "column": "9",
      "line": "1755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135361@macro@DMA_HIFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "1756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135442@macro@DMA_HIFCR_CHTIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6_Pos",
    "location": {
      "column": "9",
      "line": "1757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135523@macro@DMA_HIFCR_CHTIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6_Msk",
    "location": {
      "column": "9",
      "line": "1758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135622@macro@DMA_HIFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "1759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135703@macro@DMA_HIFCR_CTEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135784@macro@DMA_HIFCR_CTEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135883@macro@DMA_HIFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "1762",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@135964@macro@DMA_HIFCR_CDMEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136045@macro@DMA_HIFCR_CDMEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136144@macro@DMA_HIFCR_CDMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6",
    "location": {
      "column": "9",
      "line": "1765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136225@macro@DMA_HIFCR_CFEIF6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6_Pos",
    "location": {
      "column": "9",
      "line": "1766",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136306@macro@DMA_HIFCR_CFEIF6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6_Msk",
    "location": {
      "column": "9",
      "line": "1767",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136405@macro@DMA_HIFCR_CFEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6",
    "location": {
      "column": "9",
      "line": "1768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136486@macro@DMA_HIFCR_CTCIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5_Pos",
    "location": {
      "column": "9",
      "line": "1769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136567@macro@DMA_HIFCR_CTCIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5_Msk",
    "location": {
      "column": "9",
      "line": "1770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136666@macro@DMA_HIFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "1771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136747@macro@DMA_HIFCR_CHTIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5_Pos",
    "location": {
      "column": "9",
      "line": "1772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136828@macro@DMA_HIFCR_CHTIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5_Msk",
    "location": {
      "column": "9",
      "line": "1773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@136927@macro@DMA_HIFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "1774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137008@macro@DMA_HIFCR_CTEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1775",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137089@macro@DMA_HIFCR_CTEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137188@macro@DMA_HIFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "1777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137269@macro@DMA_HIFCR_CDMEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137350@macro@DMA_HIFCR_CDMEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137449@macro@DMA_HIFCR_CDMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5",
    "location": {
      "column": "9",
      "line": "1780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137530@macro@DMA_HIFCR_CFEIF5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5_Pos",
    "location": {
      "column": "9",
      "line": "1781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137611@macro@DMA_HIFCR_CFEIF5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5_Msk",
    "location": {
      "column": "9",
      "line": "1782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137710@macro@DMA_HIFCR_CFEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5",
    "location": {
      "column": "9",
      "line": "1783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137791@macro@DMA_HIFCR_CTCIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4_Pos",
    "location": {
      "column": "9",
      "line": "1784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137872@macro@DMA_HIFCR_CTCIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4_Msk",
    "location": {
      "column": "9",
      "line": "1785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@137971@macro@DMA_HIFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "1786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138052@macro@DMA_HIFCR_CHTIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4_Pos",
    "location": {
      "column": "9",
      "line": "1787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138133@macro@DMA_HIFCR_CHTIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4_Msk",
    "location": {
      "column": "9",
      "line": "1788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138232@macro@DMA_HIFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "1789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138313@macro@DMA_HIFCR_CTEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138394@macro@DMA_HIFCR_CTEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1791",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138493@macro@DMA_HIFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "1792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138574@macro@DMA_HIFCR_CDMEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138655@macro@DMA_HIFCR_CDMEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138754@macro@DMA_HIFCR_CDMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4",
    "location": {
      "column": "9",
      "line": "1795",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CDMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138835@macro@DMA_HIFCR_CFEIF4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4_Pos",
    "location": {
      "column": "9",
      "line": "1796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@138916@macro@DMA_HIFCR_CFEIF4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4_Msk",
    "location": {
      "column": "9",
      "line": "1797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139015@macro@DMA_HIFCR_CFEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4",
    "location": {
      "column": "9",
      "line": "1798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_HIFCR_CFEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139181@macro@DMA_SxPAR_PA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA_Pos",
    "location": {
      "column": "9",
      "line": "1801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxPAR_PA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139262@macro@DMA_SxPAR_PA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA_Msk",
    "location": {
      "column": "9",
      "line": "1802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxPAR_PA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139361@macro@DMA_SxPAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxPAR_PA",
    "location": {
      "column": "9",
      "line": "1803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxPAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139554@macro@DMA_SxM0AR_M0A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A_Pos",
    "location": {
      "column": "9",
      "line": "1806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM0AR_M0A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139635@macro@DMA_SxM0AR_M0A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A_Msk",
    "location": {
      "column": "9",
      "line": "1807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM0AR_M0A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139734@macro@DMA_SxM0AR_M0A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM0AR_M0A",
    "location": {
      "column": "9",
      "line": "1808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM0AR_M0A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@139923@macro@DMA_SxM1AR_M1A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A_Pos",
    "location": {
      "column": "9",
      "line": "1811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM1AR_M1A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140004@macro@DMA_SxM1AR_M1A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A_Msk",
    "location": {
      "column": "9",
      "line": "1812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM1AR_M1A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140103@macro@DMA_SxM1AR_M1A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxM1AR_M1A",
    "location": {
      "column": "9",
      "line": "1813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DMA_SxM1AR_M1A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140702@macro@EXTI_IMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "1822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140783@macro@EXTI_IMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "1823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140882@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "9",
      "line": "1824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@140995@macro@EXTI_IMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "1825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141076@macro@EXTI_IMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "1826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141175@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "9",
      "line": "1827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141288@macro@EXTI_IMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "1828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141369@macro@EXTI_IMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "1829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141468@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "9",
      "line": "1830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141581@macro@EXTI_IMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "1831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141662@macro@EXTI_IMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "1832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141761@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "9",
      "line": "1833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141874@macro@EXTI_IMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "1834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@141955@macro@EXTI_IMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "1835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142054@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "9",
      "line": "1836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142167@macro@EXTI_IMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "1837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142248@macro@EXTI_IMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "1838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142347@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "9",
      "line": "1839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142460@macro@EXTI_IMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "1840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142541@macro@EXTI_IMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "1841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142640@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "9",
      "line": "1842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142753@macro@EXTI_IMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "1843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142834@macro@EXTI_IMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "1844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@142933@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "9",
      "line": "1845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143046@macro@EXTI_IMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "1846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143127@macro@EXTI_IMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "1847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143226@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "9",
      "line": "1848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143339@macro@EXTI_IMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "1849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143420@macro@EXTI_IMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "1850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143519@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "9",
      "line": "1851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143632@macro@EXTI_IMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "1852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143713@macro@EXTI_IMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "1853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143812@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "9",
      "line": "1854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@143926@macro@EXTI_IMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "1855",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144007@macro@EXTI_IMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "1856",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144106@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "9",
      "line": "1857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144220@macro@EXTI_IMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "1858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144301@macro@EXTI_IMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "1859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144400@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "9",
      "line": "1860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144514@macro@EXTI_IMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "1861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144595@macro@EXTI_IMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "1862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144694@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "9",
      "line": "1863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144808@macro@EXTI_IMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "1864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144889@macro@EXTI_IMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "1865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@144988@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "9",
      "line": "1866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145102@macro@EXTI_IMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "1867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145183@macro@EXTI_IMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "1868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145282@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "9",
      "line": "1869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145396@macro@EXTI_IMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "1870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145477@macro@EXTI_IMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "1871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145576@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "9",
      "line": "1872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145690@macro@EXTI_IMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "1873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145771@macro@EXTI_IMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "1874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145870@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "9",
      "line": "1875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@145984@macro@EXTI_IMR_MR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18_Pos",
    "location": {
      "column": "9",
      "line": "1876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146065@macro@EXTI_IMR_MR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18_Msk",
    "location": {
      "column": "9",
      "line": "1877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146164@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "9",
      "line": "1878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146278@macro@EXTI_IMR_MR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19_Pos",
    "location": {
      "column": "9",
      "line": "1879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146359@macro@EXTI_IMR_MR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19_Msk",
    "location": {
      "column": "9",
      "line": "1880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146458@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "9",
      "line": "1881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146572@macro@EXTI_IMR_MR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20_Pos",
    "location": {
      "column": "9",
      "line": "1882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146653@macro@EXTI_IMR_MR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20_Msk",
    "location": {
      "column": "9",
      "line": "1883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146752@macro@EXTI_IMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20",
    "location": {
      "column": "9",
      "line": "1884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146866@macro@EXTI_IMR_MR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21_Pos",
    "location": {
      "column": "9",
      "line": "1885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@146947@macro@EXTI_IMR_MR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21_Msk",
    "location": {
      "column": "9",
      "line": "1886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147046@macro@EXTI_IMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21",
    "location": {
      "column": "9",
      "line": "1887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147160@macro@EXTI_IMR_MR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22_Pos",
    "location": {
      "column": "9",
      "line": "1888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147241@macro@EXTI_IMR_MR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22_Msk",
    "location": {
      "column": "9",
      "line": "1889",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147340@macro@EXTI_IMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22",
    "location": {
      "column": "9",
      "line": "1890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147482@macro@EXTI_IMR_IM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM0",
    "location": {
      "column": "10",
      "line": "1893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147541@macro@EXTI_IMR_IM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM1",
    "location": {
      "column": "10",
      "line": "1894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147600@macro@EXTI_IMR_IM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM2",
    "location": {
      "column": "10",
      "line": "1895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147659@macro@EXTI_IMR_IM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM3",
    "location": {
      "column": "10",
      "line": "1896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147718@macro@EXTI_IMR_IM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM4",
    "location": {
      "column": "10",
      "line": "1897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147777@macro@EXTI_IMR_IM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM5",
    "location": {
      "column": "10",
      "line": "1898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147836@macro@EXTI_IMR_IM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM6",
    "location": {
      "column": "10",
      "line": "1899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147895@macro@EXTI_IMR_IM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM7",
    "location": {
      "column": "10",
      "line": "1900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@147954@macro@EXTI_IMR_IM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM8",
    "location": {
      "column": "10",
      "line": "1901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148013@macro@EXTI_IMR_IM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM9",
    "location": {
      "column": "10",
      "line": "1902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148072@macro@EXTI_IMR_IM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM10",
    "location": {
      "column": "10",
      "line": "1903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148132@macro@EXTI_IMR_IM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM11",
    "location": {
      "column": "10",
      "line": "1904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148192@macro@EXTI_IMR_IM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM12",
    "location": {
      "column": "10",
      "line": "1905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148252@macro@EXTI_IMR_IM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM13",
    "location": {
      "column": "10",
      "line": "1906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148312@macro@EXTI_IMR_IM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM14",
    "location": {
      "column": "10",
      "line": "1907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148372@macro@EXTI_IMR_IM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM15",
    "location": {
      "column": "10",
      "line": "1908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148432@macro@EXTI_IMR_IM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM16",
    "location": {
      "column": "10",
      "line": "1909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148492@macro@EXTI_IMR_IM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM17",
    "location": {
      "column": "10",
      "line": "1910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148552@macro@EXTI_IMR_IM18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM18",
    "location": {
      "column": "10",
      "line": "1911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148612@macro@EXTI_IMR_IM19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM19",
    "location": {
      "column": "10",
      "line": "1912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148672@macro@EXTI_IMR_IM20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM20",
    "location": {
      "column": "10",
      "line": "1913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148732@macro@EXTI_IMR_IM21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM21",
    "location": {
      "column": "10",
      "line": "1914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148792@macro@EXTI_IMR_IM22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM22",
    "location": {
      "column": "10",
      "line": "1915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148851@macro@EXTI_IMR_IM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM_Pos",
    "location": {
      "column": "9",
      "line": "1916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@148932@macro@EXTI_IMR_IM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM_Msk",
    "location": {
      "column": "9",
      "line": "1917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149031@macro@EXTI_IMR_IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_IM",
    "location": {
      "column": "9",
      "line": "1918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_IMR_IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149222@macro@EXTI_EMR_MR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Pos",
    "location": {
      "column": "9",
      "line": "1921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149303@macro@EXTI_EMR_MR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0_Msk",
    "location": {
      "column": "9",
      "line": "1922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149402@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "9",
      "line": "1923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149511@macro@EXTI_EMR_MR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Pos",
    "location": {
      "column": "9",
      "line": "1924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149592@macro@EXTI_EMR_MR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1_Msk",
    "location": {
      "column": "9",
      "line": "1925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149691@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "9",
      "line": "1926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149800@macro@EXTI_EMR_MR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Pos",
    "location": {
      "column": "9",
      "line": "1927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149881@macro@EXTI_EMR_MR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2_Msk",
    "location": {
      "column": "9",
      "line": "1928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@149980@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "9",
      "line": "1929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150089@macro@EXTI_EMR_MR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Pos",
    "location": {
      "column": "9",
      "line": "1930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150170@macro@EXTI_EMR_MR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3_Msk",
    "location": {
      "column": "9",
      "line": "1931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150269@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "9",
      "line": "1932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150378@macro@EXTI_EMR_MR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Pos",
    "location": {
      "column": "9",
      "line": "1933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150459@macro@EXTI_EMR_MR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4_Msk",
    "location": {
      "column": "9",
      "line": "1934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150558@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "9",
      "line": "1935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150667@macro@EXTI_EMR_MR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Pos",
    "location": {
      "column": "9",
      "line": "1936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150748@macro@EXTI_EMR_MR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5_Msk",
    "location": {
      "column": "9",
      "line": "1937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150847@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "9",
      "line": "1938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@150956@macro@EXTI_EMR_MR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Pos",
    "location": {
      "column": "9",
      "line": "1939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151037@macro@EXTI_EMR_MR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6_Msk",
    "location": {
      "column": "9",
      "line": "1940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151136@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "9",
      "line": "1941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151245@macro@EXTI_EMR_MR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Pos",
    "location": {
      "column": "9",
      "line": "1942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151326@macro@EXTI_EMR_MR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7_Msk",
    "location": {
      "column": "9",
      "line": "1943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151425@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "9",
      "line": "1944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151534@macro@EXTI_EMR_MR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Pos",
    "location": {
      "column": "9",
      "line": "1945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151615@macro@EXTI_EMR_MR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8_Msk",
    "location": {
      "column": "9",
      "line": "1946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151714@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "9",
      "line": "1947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151823@macro@EXTI_EMR_MR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Pos",
    "location": {
      "column": "9",
      "line": "1948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@151904@macro@EXTI_EMR_MR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9_Msk",
    "location": {
      "column": "9",
      "line": "1949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152003@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "9",
      "line": "1950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152112@macro@EXTI_EMR_MR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Pos",
    "location": {
      "column": "9",
      "line": "1951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152193@macro@EXTI_EMR_MR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10_Msk",
    "location": {
      "column": "9",
      "line": "1952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152292@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "9",
      "line": "1953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152402@macro@EXTI_EMR_MR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Pos",
    "location": {
      "column": "9",
      "line": "1954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152483@macro@EXTI_EMR_MR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11_Msk",
    "location": {
      "column": "9",
      "line": "1955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152582@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "9",
      "line": "1956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152692@macro@EXTI_EMR_MR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Pos",
    "location": {
      "column": "9",
      "line": "1957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152773@macro@EXTI_EMR_MR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12_Msk",
    "location": {
      "column": "9",
      "line": "1958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152872@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "9",
      "line": "1959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@152982@macro@EXTI_EMR_MR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Pos",
    "location": {
      "column": "9",
      "line": "1960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153063@macro@EXTI_EMR_MR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13_Msk",
    "location": {
      "column": "9",
      "line": "1961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153162@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "9",
      "line": "1962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153272@macro@EXTI_EMR_MR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Pos",
    "location": {
      "column": "9",
      "line": "1963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153353@macro@EXTI_EMR_MR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14_Msk",
    "location": {
      "column": "9",
      "line": "1964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153452@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "9",
      "line": "1965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153562@macro@EXTI_EMR_MR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Pos",
    "location": {
      "column": "9",
      "line": "1966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153643@macro@EXTI_EMR_MR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15_Msk",
    "location": {
      "column": "9",
      "line": "1967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153742@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "9",
      "line": "1968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153852@macro@EXTI_EMR_MR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Pos",
    "location": {
      "column": "9",
      "line": "1969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@153933@macro@EXTI_EMR_MR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16_Msk",
    "location": {
      "column": "9",
      "line": "1970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154032@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "9",
      "line": "1971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154142@macro@EXTI_EMR_MR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Pos",
    "location": {
      "column": "9",
      "line": "1972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154223@macro@EXTI_EMR_MR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17_Msk",
    "location": {
      "column": "9",
      "line": "1973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154322@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "9",
      "line": "1974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154432@macro@EXTI_EMR_MR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18_Pos",
    "location": {
      "column": "9",
      "line": "1975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154513@macro@EXTI_EMR_MR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18_Msk",
    "location": {
      "column": "9",
      "line": "1976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154612@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "9",
      "line": "1977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154722@macro@EXTI_EMR_MR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19_Pos",
    "location": {
      "column": "9",
      "line": "1978",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154803@macro@EXTI_EMR_MR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19_Msk",
    "location": {
      "column": "9",
      "line": "1979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@154902@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "9",
      "line": "1980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155012@macro@EXTI_EMR_MR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20_Pos",
    "location": {
      "column": "9",
      "line": "1981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155093@macro@EXTI_EMR_MR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20_Msk",
    "location": {
      "column": "9",
      "line": "1982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155192@macro@EXTI_EMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20",
    "location": {
      "column": "9",
      "line": "1983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155302@macro@EXTI_EMR_MR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21_Pos",
    "location": {
      "column": "9",
      "line": "1984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155383@macro@EXTI_EMR_MR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21_Msk",
    "location": {
      "column": "9",
      "line": "1985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155482@macro@EXTI_EMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21",
    "location": {
      "column": "9",
      "line": "1986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155592@macro@EXTI_EMR_MR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22_Pos",
    "location": {
      "column": "9",
      "line": "1987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155673@macro@EXTI_EMR_MR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22_Msk",
    "location": {
      "column": "9",
      "line": "1988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155772@macro@EXTI_EMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22",
    "location": {
      "column": "9",
      "line": "1989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155910@macro@EXTI_EMR_EM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM0",
    "location": {
      "column": "10",
      "line": "1992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@155969@macro@EXTI_EMR_EM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM1",
    "location": {
      "column": "10",
      "line": "1993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156028@macro@EXTI_EMR_EM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM2",
    "location": {
      "column": "10",
      "line": "1994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156087@macro@EXTI_EMR_EM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM3",
    "location": {
      "column": "10",
      "line": "1995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156146@macro@EXTI_EMR_EM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM4",
    "location": {
      "column": "10",
      "line": "1996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156205@macro@EXTI_EMR_EM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM5",
    "location": {
      "column": "10",
      "line": "1997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156264@macro@EXTI_EMR_EM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM6",
    "location": {
      "column": "10",
      "line": "1998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156323@macro@EXTI_EMR_EM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM7",
    "location": {
      "column": "10",
      "line": "1999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156382@macro@EXTI_EMR_EM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM8",
    "location": {
      "column": "10",
      "line": "2000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156441@macro@EXTI_EMR_EM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM9",
    "location": {
      "column": "10",
      "line": "2001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156500@macro@EXTI_EMR_EM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM10",
    "location": {
      "column": "10",
      "line": "2002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156560@macro@EXTI_EMR_EM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM11",
    "location": {
      "column": "10",
      "line": "2003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156620@macro@EXTI_EMR_EM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM12",
    "location": {
      "column": "10",
      "line": "2004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156680@macro@EXTI_EMR_EM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM13",
    "location": {
      "column": "10",
      "line": "2005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156740@macro@EXTI_EMR_EM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM14",
    "location": {
      "column": "10",
      "line": "2006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156800@macro@EXTI_EMR_EM15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM15",
    "location": {
      "column": "10",
      "line": "2007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156860@macro@EXTI_EMR_EM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM16",
    "location": {
      "column": "10",
      "line": "2008",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156920@macro@EXTI_EMR_EM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM17",
    "location": {
      "column": "10",
      "line": "2009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@156980@macro@EXTI_EMR_EM18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM18",
    "location": {
      "column": "10",
      "line": "2010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157040@macro@EXTI_EMR_EM19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM19",
    "location": {
      "column": "10",
      "line": "2011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157100@macro@EXTI_EMR_EM20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM20",
    "location": {
      "column": "10",
      "line": "2012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157160@macro@EXTI_EMR_EM21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM21",
    "location": {
      "column": "10",
      "line": "2013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157220@macro@EXTI_EMR_EM22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_EM22",
    "location": {
      "column": "10",
      "line": "2014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_EMR_EM22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157363@macro@EXTI_RTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "2017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157444@macro@EXTI_RTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "2018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157543@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "9",
      "line": "2019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157680@macro@EXTI_RTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "2020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157761@macro@EXTI_RTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "2021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157860@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "9",
      "line": "2022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@157997@macro@EXTI_RTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "2023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158078@macro@EXTI_RTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "2024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158177@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "9",
      "line": "2025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158314@macro@EXTI_RTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "2026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158395@macro@EXTI_RTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "2027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158494@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "9",
      "line": "2028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158631@macro@EXTI_RTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "2029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158712@macro@EXTI_RTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "2030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158811@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "9",
      "line": "2031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@158948@macro@EXTI_RTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "2032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159029@macro@EXTI_RTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "2033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159128@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "9",
      "line": "2034",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159265@macro@EXTI_RTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "2035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159346@macro@EXTI_RTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "2036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159445@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "9",
      "line": "2037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159582@macro@EXTI_RTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "2038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159663@macro@EXTI_RTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "2039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159762@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "9",
      "line": "2040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159899@macro@EXTI_RTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "2041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@159980@macro@EXTI_RTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "2042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160079@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "9",
      "line": "2043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160216@macro@EXTI_RTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "2044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160297@macro@EXTI_RTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "2045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160396@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "9",
      "line": "2046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160533@macro@EXTI_RTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "2047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160614@macro@EXTI_RTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "2048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160713@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "9",
      "line": "2049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160851@macro@EXTI_RTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "2050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@160932@macro@EXTI_RTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "2051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161031@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "9",
      "line": "2052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161169@macro@EXTI_RTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "2053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161250@macro@EXTI_RTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "2054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161349@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "9",
      "line": "2055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161487@macro@EXTI_RTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "2056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161568@macro@EXTI_RTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "2057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161667@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "9",
      "line": "2058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161805@macro@EXTI_RTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "2059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161886@macro@EXTI_RTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "2060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@161985@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "9",
      "line": "2061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162123@macro@EXTI_RTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "2062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162204@macro@EXTI_RTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "2063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162303@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "9",
      "line": "2064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162441@macro@EXTI_RTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "2065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162522@macro@EXTI_RTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "2066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162621@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "9",
      "line": "2067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162759@macro@EXTI_RTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "2068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162840@macro@EXTI_RTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "2069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@162939@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "9",
      "line": "2070",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163077@macro@EXTI_RTSR_TR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18_Pos",
    "location": {
      "column": "9",
      "line": "2071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163158@macro@EXTI_RTSR_TR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18_Msk",
    "location": {
      "column": "9",
      "line": "2072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163257@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "9",
      "line": "2073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163395@macro@EXTI_RTSR_TR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19_Pos",
    "location": {
      "column": "9",
      "line": "2074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163476@macro@EXTI_RTSR_TR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19_Msk",
    "location": {
      "column": "9",
      "line": "2075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163575@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "9",
      "line": "2076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163713@macro@EXTI_RTSR_TR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20_Pos",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163794@macro@EXTI_RTSR_TR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20_Msk",
    "location": {
      "column": "9",
      "line": "2078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@163893@macro@EXTI_RTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20",
    "location": {
      "column": "9",
      "line": "2079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164031@macro@EXTI_RTSR_TR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21_Pos",
    "location": {
      "column": "9",
      "line": "2080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164112@macro@EXTI_RTSR_TR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21_Msk",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164211@macro@EXTI_RTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164349@macro@EXTI_RTSR_TR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22_Pos",
    "location": {
      "column": "9",
      "line": "2083",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164430@macro@EXTI_RTSR_TR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22_Msk",
    "location": {
      "column": "9",
      "line": "2084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164529@macro@EXTI_RTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22",
    "location": {
      "column": "9",
      "line": "2085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_RTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164751@macro@EXTI_FTSR_TR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Pos",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164832@macro@EXTI_FTSR_TR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0_Msk",
    "location": {
      "column": "9",
      "line": "2089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@164931@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "9",
      "line": "2090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165069@macro@EXTI_FTSR_TR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Pos",
    "location": {
      "column": "9",
      "line": "2091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165150@macro@EXTI_FTSR_TR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1_Msk",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165249@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "9",
      "line": "2093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165387@macro@EXTI_FTSR_TR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Pos",
    "location": {
      "column": "9",
      "line": "2094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165468@macro@EXTI_FTSR_TR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2_Msk",
    "location": {
      "column": "9",
      "line": "2095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165567@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165705@macro@EXTI_FTSR_TR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Pos",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165786@macro@EXTI_FTSR_TR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3_Msk",
    "location": {
      "column": "9",
      "line": "2098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@165885@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "9",
      "line": "2099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166023@macro@EXTI_FTSR_TR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Pos",
    "location": {
      "column": "9",
      "line": "2100",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166104@macro@EXTI_FTSR_TR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4_Msk",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166203@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166341@macro@EXTI_FTSR_TR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Pos",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166422@macro@EXTI_FTSR_TR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5_Msk",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166521@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "9",
      "line": "2105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166659@macro@EXTI_FTSR_TR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Pos",
    "location": {
      "column": "9",
      "line": "2106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166740@macro@EXTI_FTSR_TR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6_Msk",
    "location": {
      "column": "9",
      "line": "2107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166839@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@166977@macro@EXTI_FTSR_TR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Pos",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167058@macro@EXTI_FTSR_TR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7_Msk",
    "location": {
      "column": "9",
      "line": "2110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167157@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "9",
      "line": "2111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167295@macro@EXTI_FTSR_TR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Pos",
    "location": {
      "column": "9",
      "line": "2112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167376@macro@EXTI_FTSR_TR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8_Msk",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167475@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167613@macro@EXTI_FTSR_TR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Pos",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167694@macro@EXTI_FTSR_TR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9_Msk",
    "location": {
      "column": "9",
      "line": "2116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167793@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "9",
      "line": "2117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@167931@macro@EXTI_FTSR_TR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Pos",
    "location": {
      "column": "9",
      "line": "2118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168012@macro@EXTI_FTSR_TR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10_Msk",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168111@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168250@macro@EXTI_FTSR_TR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Pos",
    "location": {
      "column": "9",
      "line": "2121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168331@macro@EXTI_FTSR_TR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11_Msk",
    "location": {
      "column": "9",
      "line": "2122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168430@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "9",
      "line": "2123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168569@macro@EXTI_FTSR_TR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Pos",
    "location": {
      "column": "9",
      "line": "2124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168650@macro@EXTI_FTSR_TR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12_Msk",
    "location": {
      "column": "9",
      "line": "2125",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168749@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "9",
      "line": "2126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168888@macro@EXTI_FTSR_TR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Pos",
    "location": {
      "column": "9",
      "line": "2127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@168969@macro@EXTI_FTSR_TR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13_Msk",
    "location": {
      "column": "9",
      "line": "2128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169068@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "9",
      "line": "2129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169207@macro@EXTI_FTSR_TR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Pos",
    "location": {
      "column": "9",
      "line": "2130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169288@macro@EXTI_FTSR_TR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14_Msk",
    "location": {
      "column": "9",
      "line": "2131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169387@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "9",
      "line": "2132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169526@macro@EXTI_FTSR_TR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Pos",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169607@macro@EXTI_FTSR_TR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15_Msk",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169706@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "9",
      "line": "2135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169845@macro@EXTI_FTSR_TR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Pos",
    "location": {
      "column": "9",
      "line": "2136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@169926@macro@EXTI_FTSR_TR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16_Msk",
    "location": {
      "column": "9",
      "line": "2137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170025@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170164@macro@EXTI_FTSR_TR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Pos",
    "location": {
      "column": "9",
      "line": "2139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170245@macro@EXTI_FTSR_TR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17_Msk",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170344@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170483@macro@EXTI_FTSR_TR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18_Pos",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170564@macro@EXTI_FTSR_TR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18_Msk",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170663@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170802@macro@EXTI_FTSR_TR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19_Pos",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170883@macro@EXTI_FTSR_TR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19_Msk",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@170982@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171121@macro@EXTI_FTSR_TR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20_Pos",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171202@macro@EXTI_FTSR_TR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20_Msk",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171301@macro@EXTI_FTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171440@macro@EXTI_FTSR_TR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21_Pos",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171521@macro@EXTI_FTSR_TR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21_Msk",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171620@macro@EXTI_FTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171759@macro@EXTI_FTSR_TR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22_Pos",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171840@macro@EXTI_FTSR_TR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22_Msk",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@171939@macro@EXTI_FTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22",
    "location": {
      "column": "9",
      "line": "2156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_FTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172162@macro@EXTI_SWIER_SWIER0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Pos",
    "location": {
      "column": "9",
      "line": "2159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172243@macro@EXTI_SWIER_SWIER0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0_Msk",
    "location": {
      "column": "9",
      "line": "2160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172342@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "9",
      "line": "2161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172459@macro@EXTI_SWIER_SWIER1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Pos",
    "location": {
      "column": "9",
      "line": "2162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172540@macro@EXTI_SWIER_SWIER1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1_Msk",
    "location": {
      "column": "9",
      "line": "2163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172639@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "9",
      "line": "2164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172756@macro@EXTI_SWIER_SWIER2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Pos",
    "location": {
      "column": "9",
      "line": "2165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172837@macro@EXTI_SWIER_SWIER2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2_Msk",
    "location": {
      "column": "9",
      "line": "2166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@172936@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "9",
      "line": "2167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173053@macro@EXTI_SWIER_SWIER3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Pos",
    "location": {
      "column": "9",
      "line": "2168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173134@macro@EXTI_SWIER_SWIER3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3_Msk",
    "location": {
      "column": "9",
      "line": "2169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173233@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "9",
      "line": "2170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173350@macro@EXTI_SWIER_SWIER4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Pos",
    "location": {
      "column": "9",
      "line": "2171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173431@macro@EXTI_SWIER_SWIER4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4_Msk",
    "location": {
      "column": "9",
      "line": "2172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173530@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "9",
      "line": "2173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173647@macro@EXTI_SWIER_SWIER5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Pos",
    "location": {
      "column": "9",
      "line": "2174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173728@macro@EXTI_SWIER_SWIER5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5_Msk",
    "location": {
      "column": "9",
      "line": "2175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173827@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "9",
      "line": "2176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@173944@macro@EXTI_SWIER_SWIER6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Pos",
    "location": {
      "column": "9",
      "line": "2177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174025@macro@EXTI_SWIER_SWIER6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6_Msk",
    "location": {
      "column": "9",
      "line": "2178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174124@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "9",
      "line": "2179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174241@macro@EXTI_SWIER_SWIER7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Pos",
    "location": {
      "column": "9",
      "line": "2180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174322@macro@EXTI_SWIER_SWIER7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7_Msk",
    "location": {
      "column": "9",
      "line": "2181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174421@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "9",
      "line": "2182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174538@macro@EXTI_SWIER_SWIER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Pos",
    "location": {
      "column": "9",
      "line": "2183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174619@macro@EXTI_SWIER_SWIER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8_Msk",
    "location": {
      "column": "9",
      "line": "2184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174718@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "9",
      "line": "2185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174835@macro@EXTI_SWIER_SWIER9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Pos",
    "location": {
      "column": "9",
      "line": "2186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@174916@macro@EXTI_SWIER_SWIER9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9_Msk",
    "location": {
      "column": "9",
      "line": "2187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175015@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "9",
      "line": "2188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175132@macro@EXTI_SWIER_SWIER10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Pos",
    "location": {
      "column": "9",
      "line": "2189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175213@macro@EXTI_SWIER_SWIER10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10_Msk",
    "location": {
      "column": "9",
      "line": "2190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175312@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "9",
      "line": "2191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175430@macro@EXTI_SWIER_SWIER11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Pos",
    "location": {
      "column": "9",
      "line": "2192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175511@macro@EXTI_SWIER_SWIER11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11_Msk",
    "location": {
      "column": "9",
      "line": "2193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175610@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "9",
      "line": "2194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175728@macro@EXTI_SWIER_SWIER12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Pos",
    "location": {
      "column": "9",
      "line": "2195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175809@macro@EXTI_SWIER_SWIER12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12_Msk",
    "location": {
      "column": "9",
      "line": "2196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@175908@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "9",
      "line": "2197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176026@macro@EXTI_SWIER_SWIER13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Pos",
    "location": {
      "column": "9",
      "line": "2198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176107@macro@EXTI_SWIER_SWIER13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13_Msk",
    "location": {
      "column": "9",
      "line": "2199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176206@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "9",
      "line": "2200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176324@macro@EXTI_SWIER_SWIER14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Pos",
    "location": {
      "column": "9",
      "line": "2201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176405@macro@EXTI_SWIER_SWIER14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14_Msk",
    "location": {
      "column": "9",
      "line": "2202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176504@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "9",
      "line": "2203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176622@macro@EXTI_SWIER_SWIER15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Pos",
    "location": {
      "column": "9",
      "line": "2204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176703@macro@EXTI_SWIER_SWIER15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15_Msk",
    "location": {
      "column": "9",
      "line": "2205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176802@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "9",
      "line": "2206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@176920@macro@EXTI_SWIER_SWIER16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Pos",
    "location": {
      "column": "9",
      "line": "2207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177001@macro@EXTI_SWIER_SWIER16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16_Msk",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177100@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177218@macro@EXTI_SWIER_SWIER17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Pos",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177299@macro@EXTI_SWIER_SWIER17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17_Msk",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177398@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177516@macro@EXTI_SWIER_SWIER18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18_Pos",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177597@macro@EXTI_SWIER_SWIER18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18_Msk",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177696@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177814@macro@EXTI_SWIER_SWIER19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19_Pos",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177895@macro@EXTI_SWIER_SWIER19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19_Msk",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@177994@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178112@macro@EXTI_SWIER_SWIER20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20_Pos",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178193@macro@EXTI_SWIER_SWIER20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20_Msk",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178292@macro@EXTI_SWIER_SWIER20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178410@macro@EXTI_SWIER_SWIER21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21_Pos",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178491@macro@EXTI_SWIER_SWIER21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21_Msk",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178590@macro@EXTI_SWIER_SWIER21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178708@macro@EXTI_SWIER_SWIER22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22_Pos",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178789@macro@EXTI_SWIER_SWIER22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22_Msk",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@178888@macro@EXTI_SWIER_SWIER22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_SWIER_SWIER22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179090@macro@EXTI_PR_PR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Pos",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179171@macro@EXTI_PR_PR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0_Msk",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179270@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179381@macro@EXTI_PR_PR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Pos",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179462@macro@EXTI_PR_PR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1_Msk",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179561@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179672@macro@EXTI_PR_PR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Pos",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179753@macro@EXTI_PR_PR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2_Msk",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179852@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "9",
      "line": "2238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@179963@macro@EXTI_PR_PR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Pos",
    "location": {
      "column": "9",
      "line": "2239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180044@macro@EXTI_PR_PR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3_Msk",
    "location": {
      "column": "9",
      "line": "2240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180143@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "9",
      "line": "2241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180254@macro@EXTI_PR_PR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Pos",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180335@macro@EXTI_PR_PR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4_Msk",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180434@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180545@macro@EXTI_PR_PR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Pos",
    "location": {
      "column": "9",
      "line": "2245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180626@macro@EXTI_PR_PR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5_Msk",
    "location": {
      "column": "9",
      "line": "2246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180725@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "9",
      "line": "2247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180836@macro@EXTI_PR_PR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Pos",
    "location": {
      "column": "9",
      "line": "2248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@180917@macro@EXTI_PR_PR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6_Msk",
    "location": {
      "column": "9",
      "line": "2249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181016@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "9",
      "line": "2250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181127@macro@EXTI_PR_PR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Pos",
    "location": {
      "column": "9",
      "line": "2251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181208@macro@EXTI_PR_PR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7_Msk",
    "location": {
      "column": "9",
      "line": "2252",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181307@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "9",
      "line": "2253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181418@macro@EXTI_PR_PR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Pos",
    "location": {
      "column": "9",
      "line": "2254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181499@macro@EXTI_PR_PR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8_Msk",
    "location": {
      "column": "9",
      "line": "2255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181598@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "9",
      "line": "2256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181709@macro@EXTI_PR_PR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Pos",
    "location": {
      "column": "9",
      "line": "2257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181790@macro@EXTI_PR_PR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9_Msk",
    "location": {
      "column": "9",
      "line": "2258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@181889@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "9",
      "line": "2259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182000@macro@EXTI_PR_PR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Pos",
    "location": {
      "column": "9",
      "line": "2260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182081@macro@EXTI_PR_PR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10_Msk",
    "location": {
      "column": "9",
      "line": "2261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182180@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "9",
      "line": "2262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182292@macro@EXTI_PR_PR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Pos",
    "location": {
      "column": "9",
      "line": "2263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182373@macro@EXTI_PR_PR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11_Msk",
    "location": {
      "column": "9",
      "line": "2264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182472@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "9",
      "line": "2265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182584@macro@EXTI_PR_PR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Pos",
    "location": {
      "column": "9",
      "line": "2266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182665@macro@EXTI_PR_PR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12_Msk",
    "location": {
      "column": "9",
      "line": "2267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182764@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "9",
      "line": "2268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182876@macro@EXTI_PR_PR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Pos",
    "location": {
      "column": "9",
      "line": "2269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@182957@macro@EXTI_PR_PR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13_Msk",
    "location": {
      "column": "9",
      "line": "2270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183056@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "9",
      "line": "2271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183168@macro@EXTI_PR_PR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Pos",
    "location": {
      "column": "9",
      "line": "2272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183249@macro@EXTI_PR_PR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14_Msk",
    "location": {
      "column": "9",
      "line": "2273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183348@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "9",
      "line": "2274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183460@macro@EXTI_PR_PR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Pos",
    "location": {
      "column": "9",
      "line": "2275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183541@macro@EXTI_PR_PR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15_Msk",
    "location": {
      "column": "9",
      "line": "2276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183640@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "9",
      "line": "2277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183752@macro@EXTI_PR_PR16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Pos",
    "location": {
      "column": "9",
      "line": "2278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183833@macro@EXTI_PR_PR16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16_Msk",
    "location": {
      "column": "9",
      "line": "2279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@183932@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "9",
      "line": "2280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184044@macro@EXTI_PR_PR17_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Pos",
    "location": {
      "column": "9",
      "line": "2281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR17_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184125@macro@EXTI_PR_PR17_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17_Msk",
    "location": {
      "column": "9",
      "line": "2282",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR17_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184224@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "9",
      "line": "2283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184336@macro@EXTI_PR_PR18_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18_Pos",
    "location": {
      "column": "9",
      "line": "2284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR18_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184417@macro@EXTI_PR_PR18_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18_Msk",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR18_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184516@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184628@macro@EXTI_PR_PR19_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19_Pos",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR19_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184709@macro@EXTI_PR_PR19_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19_Msk",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR19_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184808@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@184920@macro@EXTI_PR_PR20_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20_Pos",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR20_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185001@macro@EXTI_PR_PR20_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20_Msk",
    "location": {
      "column": "9",
      "line": "2291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR20_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185100@macro@EXTI_PR_PR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20",
    "location": {
      "column": "9",
      "line": "2292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185212@macro@EXTI_PR_PR21_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21_Pos",
    "location": {
      "column": "9",
      "line": "2293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR21_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185293@macro@EXTI_PR_PR21_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21_Msk",
    "location": {
      "column": "9",
      "line": "2294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR21_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185392@macro@EXTI_PR_PR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21",
    "location": {
      "column": "9",
      "line": "2295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185504@macro@EXTI_PR_PR22_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22_Pos",
    "location": {
      "column": "9",
      "line": "2296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR22_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185585@macro@EXTI_PR_PR22_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22_Msk",
    "location": {
      "column": "9",
      "line": "2297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR22_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@185684@macro@EXTI_PR_PR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "EXTI_PR_PR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186290@macro@FLASH_ACR_LATENCY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_Pos",
    "location": {
      "column": "9",
      "line": "2306",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186371@macro@FLASH_ACR_LATENCY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_Msk",
    "location": {
      "column": "9",
      "line": "2307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186470@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "9",
      "line": "2308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186551@macro@FLASH_ACR_LATENCY_0WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0WS",
    "location": {
      "column": "9",
      "line": "2309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_0WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186632@macro@FLASH_ACR_LATENCY_1WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1WS",
    "location": {
      "column": "9",
      "line": "2310",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_1WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186713@macro@FLASH_ACR_LATENCY_2WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2WS",
    "location": {
      "column": "9",
      "line": "2311",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_2WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186794@macro@FLASH_ACR_LATENCY_3WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_3WS",
    "location": {
      "column": "9",
      "line": "2312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_3WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186875@macro@FLASH_ACR_LATENCY_4WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_4WS",
    "location": {
      "column": "9",
      "line": "2313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_4WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@186956@macro@FLASH_ACR_LATENCY_5WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_5WS",
    "location": {
      "column": "9",
      "line": "2314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_5WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187037@macro@FLASH_ACR_LATENCY_6WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_6WS",
    "location": {
      "column": "9",
      "line": "2315",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_6WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187118@macro@FLASH_ACR_LATENCY_7WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_7WS",
    "location": {
      "column": "9",
      "line": "2316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_LATENCY_7WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187201@macro@FLASH_ACR_PRFTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN_Pos",
    "location": {
      "column": "9",
      "line": "2318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_PRFTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187282@macro@FLASH_ACR_PRFTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN_Msk",
    "location": {
      "column": "9",
      "line": "2319",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_PRFTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187381@macro@FLASH_ACR_PRFTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN",
    "location": {
      "column": "9",
      "line": "2320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_PRFTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187462@macro@FLASH_ACR_ICEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN_Pos",
    "location": {
      "column": "9",
      "line": "2321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187543@macro@FLASH_ACR_ICEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN_Msk",
    "location": {
      "column": "9",
      "line": "2322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187642@macro@FLASH_ACR_ICEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN",
    "location": {
      "column": "9",
      "line": "2323",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187723@macro@FLASH_ACR_DCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN_Pos",
    "location": {
      "column": "9",
      "line": "2324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187804@macro@FLASH_ACR_DCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN_Msk",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187903@macro@FLASH_ACR_DCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@187984@macro@FLASH_ACR_ICRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST_Pos",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188065@macro@FLASH_ACR_ICRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST_Msk",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188164@macro@FLASH_ACR_ICRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_ICRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188245@macro@FLASH_ACR_DCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST_Pos",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188326@macro@FLASH_ACR_DCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST_Msk",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188425@macro@FLASH_ACR_DCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_DCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188506@macro@FLASH_ACR_BYTE0_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188587@macro@FLASH_ACR_BYTE0_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188689@macro@FLASH_ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188770@macro@FLASH_ACR_BYTE2_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188851@macro@FLASH_ACR_BYTE2_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@188955@macro@FLASH_ACR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189120@macro@FLASH_SR_EOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Pos",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_EOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189201@macro@FLASH_SR_EOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP_Msk",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_EOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189300@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "2343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189381@macro@FLASH_SR_SOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP_Pos",
    "location": {
      "column": "9",
      "line": "2344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_SOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189462@macro@FLASH_SR_SOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP_Msk",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_SOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189561@macro@FLASH_SR_SOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_SOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189642@macro@FLASH_SR_WRPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR_Pos",
    "location": {
      "column": "9",
      "line": "2347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_WRPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189723@macro@FLASH_SR_WRPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR_Msk",
    "location": {
      "column": "9",
      "line": "2348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_WRPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189822@macro@FLASH_SR_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR",
    "location": {
      "column": "9",
      "line": "2349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189903@macro@FLASH_SR_PGAERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR_Pos",
    "location": {
      "column": "9",
      "line": "2350",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGAERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@189984@macro@FLASH_SR_PGAERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR_Msk",
    "location": {
      "column": "9",
      "line": "2351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGAERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190083@macro@FLASH_SR_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR",
    "location": {
      "column": "9",
      "line": "2352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190164@macro@FLASH_SR_PGPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR_Pos",
    "location": {
      "column": "9",
      "line": "2353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190245@macro@FLASH_SR_PGPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR_Msk",
    "location": {
      "column": "9",
      "line": "2354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190344@macro@FLASH_SR_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR",
    "location": {
      "column": "9",
      "line": "2355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190425@macro@FLASH_SR_PGSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR_Pos",
    "location": {
      "column": "9",
      "line": "2356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190506@macro@FLASH_SR_PGSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR_Msk",
    "location": {
      "column": "9",
      "line": "2357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190605@macro@FLASH_SR_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR",
    "location": {
      "column": "9",
      "line": "2358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190686@macro@FLASH_SR_RDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR_Pos",
    "location": {
      "column": "9",
      "line": "2359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_RDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190766@macro@FLASH_SR_RDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR_Msk",
    "location": {
      "column": "9",
      "line": "2360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_RDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190865@macro@FLASH_SR_RDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_RDERR",
    "location": {
      "column": "9",
      "line": "2361",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_RDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@190944@macro@FLASH_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "2362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191025@macro@FLASH_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "2363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191124@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "2364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191289@macro@FLASH_CR_PG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Pos",
    "location": {
      "column": "9",
      "line": "2367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191370@macro@FLASH_CR_PG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG_Msk",
    "location": {
      "column": "9",
      "line": "2368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191469@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "2369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191550@macro@FLASH_CR_SER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER_Pos",
    "location": {
      "column": "9",
      "line": "2370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191631@macro@FLASH_CR_SER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER_Msk",
    "location": {
      "column": "9",
      "line": "2371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191730@macro@FLASH_CR_SER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER",
    "location": {
      "column": "9",
      "line": "2372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191811@macro@FLASH_CR_MER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Pos",
    "location": {
      "column": "9",
      "line": "2373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_MER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191892@macro@FLASH_CR_MER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER_Msk",
    "location": {
      "column": "9",
      "line": "2374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_MER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@191991@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "2375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192072@macro@FLASH_CR_SNB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_Pos",
    "location": {
      "column": "9",
      "line": "2376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192153@macro@FLASH_CR_SNB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_Msk",
    "location": {
      "column": "9",
      "line": "2377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192252@macro@FLASH_CR_SNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB",
    "location": {
      "column": "9",
      "line": "2378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192333@macro@FLASH_CR_SNB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_0",
    "location": {
      "column": "9",
      "line": "2379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192432@macro@FLASH_CR_SNB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_1",
    "location": {
      "column": "9",
      "line": "2380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192531@macro@FLASH_CR_SNB_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_2",
    "location": {
      "column": "9",
      "line": "2381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192630@macro@FLASH_CR_SNB_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_3",
    "location": {
      "column": "9",
      "line": "2382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192729@macro@FLASH_CR_SNB_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_4",
    "location": {
      "column": "9",
      "line": "2383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_SNB_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192828@macro@FLASH_CR_PSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_Pos",
    "location": {
      "column": "9",
      "line": "2384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@192909@macro@FLASH_CR_PSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_Msk",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193008@macro@FLASH_CR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193089@macro@FLASH_CR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193188@macro@FLASH_CR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193287@macro@FLASH_CR_STRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Pos",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_STRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193368@macro@FLASH_CR_STRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT_Msk",
    "location": {
      "column": "9",
      "line": "2390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_STRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193467@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193548@macro@FLASH_CR_EOPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Pos",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_EOPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193629@macro@FLASH_CR_EOPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE_Msk",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_EOPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193728@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193809@macro@FLASH_CR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193890@macro@FLASH_CR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "2396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@193989@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "2397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194154@macro@FLASH_OPTCR_OPTLOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK_Pos",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194235@macro@FLASH_OPTCR_OPTLOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK_Msk",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194334@macro@FLASH_OPTCR_OPTLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194415@macro@FLASH_OPTCR_OPTSTRT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT_Pos",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194496@macro@FLASH_OPTCR_OPTSTRT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT_Msk",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194595@macro@FLASH_OPTCR_OPTSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT",
    "location": {
      "column": "9",
      "line": "2405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194678@macro@FLASH_OPTCR_BOR_LEV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_0",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194759@macro@FLASH_OPTCR_BOR_LEV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_1",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194840@macro@FLASH_OPTCR_BOR_LEV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_Pos",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@194921@macro@FLASH_OPTCR_BOR_LEV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_Msk",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195020@macro@FLASH_OPTCR_BOR_LEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV",
    "location": {
      "column": "9",
      "line": "2411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195101@macro@FLASH_OPTCR_WDG_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW_Pos",
    "location": {
      "column": "9",
      "line": "2412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195182@macro@FLASH_OPTCR_WDG_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW_Msk",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195281@macro@FLASH_OPTCR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195362@macro@FLASH_OPTCR_nRST_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP_Pos",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195443@macro@FLASH_OPTCR_nRST_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP_Msk",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195542@macro@FLASH_OPTCR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195623@macro@FLASH_OPTCR_nRST_STDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY_Pos",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195704@macro@FLASH_OPTCR_nRST_STDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY_Msk",
    "location": {
      "column": "9",
      "line": "2419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195803@macro@FLASH_OPTCR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "2420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195884@macro@FLASH_OPTCR_RDP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_Pos",
    "location": {
      "column": "9",
      "line": "2421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@195965@macro@FLASH_OPTCR_RDP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_Msk",
    "location": {
      "column": "9",
      "line": "2422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196064@macro@FLASH_OPTCR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP",
    "location": {
      "column": "9",
      "line": "2423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196145@macro@FLASH_OPTCR_RDP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_0",
    "location": {
      "column": "9",
      "line": "2424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196244@macro@FLASH_OPTCR_RDP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_1",
    "location": {
      "column": "9",
      "line": "2425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196343@macro@FLASH_OPTCR_RDP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_2",
    "location": {
      "column": "9",
      "line": "2426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196442@macro@FLASH_OPTCR_RDP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_3",
    "location": {
      "column": "9",
      "line": "2427",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196541@macro@FLASH_OPTCR_RDP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_4",
    "location": {
      "column": "9",
      "line": "2428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196640@macro@FLASH_OPTCR_RDP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_5",
    "location": {
      "column": "9",
      "line": "2429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196739@macro@FLASH_OPTCR_RDP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_6",
    "location": {
      "column": "9",
      "line": "2430",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196838@macro@FLASH_OPTCR_RDP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_7",
    "location": {
      "column": "9",
      "line": "2431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_RDP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@196937@macro@FLASH_OPTCR_nWRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_Pos",
    "location": {
      "column": "9",
      "line": "2432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197018@macro@FLASH_OPTCR_nWRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_Msk",
    "location": {
      "column": "9",
      "line": "2433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197117@macro@FLASH_OPTCR_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP",
    "location": {
      "column": "9",
      "line": "2434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197198@macro@FLASH_OPTCR_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_0",
    "location": {
      "column": "9",
      "line": "2435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197279@macro@FLASH_OPTCR_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_1",
    "location": {
      "column": "9",
      "line": "2436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197360@macro@FLASH_OPTCR_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_2",
    "location": {
      "column": "9",
      "line": "2437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197441@macro@FLASH_OPTCR_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_3",
    "location": {
      "column": "9",
      "line": "2438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197522@macro@FLASH_OPTCR_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_4",
    "location": {
      "column": "9",
      "line": "2439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197603@macro@FLASH_OPTCR_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_5",
    "location": {
      "column": "9",
      "line": "2440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197684@macro@FLASH_OPTCR_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_6",
    "location": {
      "column": "9",
      "line": "2441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197765@macro@FLASH_OPTCR_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_7",
    "location": {
      "column": "9",
      "line": "2442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197846@macro@FLASH_OPTCR_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_8",
    "location": {
      "column": "9",
      "line": "2443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@197927@macro@FLASH_OPTCR_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_9",
    "location": {
      "column": "9",
      "line": "2444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198008@macro@FLASH_OPTCR_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_10",
    "location": {
      "column": "9",
      "line": "2445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198089@macro@FLASH_OPTCR_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_11",
    "location": {
      "column": "9",
      "line": "2446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198299@macro@FLASH_OPTCR1_nWRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_Pos",
    "location": {
      "column": "9",
      "line": "2449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198380@macro@FLASH_OPTCR1_nWRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_Msk",
    "location": {
      "column": "9",
      "line": "2450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198479@macro@FLASH_OPTCR1_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP",
    "location": {
      "column": "9",
      "line": "2451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198560@macro@FLASH_OPTCR1_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_0",
    "location": {
      "column": "9",
      "line": "2452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198659@macro@FLASH_OPTCR1_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_1",
    "location": {
      "column": "9",
      "line": "2453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198758@macro@FLASH_OPTCR1_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_2",
    "location": {
      "column": "9",
      "line": "2454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198857@macro@FLASH_OPTCR1_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_3",
    "location": {
      "column": "9",
      "line": "2455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@198956@macro@FLASH_OPTCR1_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_4",
    "location": {
      "column": "9",
      "line": "2456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199055@macro@FLASH_OPTCR1_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_5",
    "location": {
      "column": "9",
      "line": "2457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199154@macro@FLASH_OPTCR1_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_6",
    "location": {
      "column": "9",
      "line": "2458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199253@macro@FLASH_OPTCR1_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_7",
    "location": {
      "column": "9",
      "line": "2459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199352@macro@FLASH_OPTCR1_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_8",
    "location": {
      "column": "9",
      "line": "2460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199451@macro@FLASH_OPTCR1_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_9",
    "location": {
      "column": "9",
      "line": "2461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199550@macro@FLASH_OPTCR1_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_10",
    "location": {
      "column": "9",
      "line": "2462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@199649@macro@FLASH_OPTCR1_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_11",
    "location": {
      "column": "9",
      "line": "2463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_OPTCR1_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200242@macro@GPIO_MODER_MODE0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_Pos",
    "location": {
      "column": "9",
      "line": "2471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200323@macro@GPIO_MODER_MODE0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_Msk",
    "location": {
      "column": "9",
      "line": "2472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200422@macro@GPIO_MODER_MODE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0",
    "location": {
      "column": "9",
      "line": "2473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200503@macro@GPIO_MODER_MODE0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_0",
    "location": {
      "column": "9",
      "line": "2474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200602@macro@GPIO_MODER_MODE0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE0_1",
    "location": {
      "column": "9",
      "line": "2475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200701@macro@GPIO_MODER_MODE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_Pos",
    "location": {
      "column": "9",
      "line": "2476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200782@macro@GPIO_MODER_MODE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_Msk",
    "location": {
      "column": "9",
      "line": "2477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200881@macro@GPIO_MODER_MODE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1",
    "location": {
      "column": "9",
      "line": "2478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@200962@macro@GPIO_MODER_MODE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_0",
    "location": {
      "column": "9",
      "line": "2479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201061@macro@GPIO_MODER_MODE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE1_1",
    "location": {
      "column": "9",
      "line": "2480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201160@macro@GPIO_MODER_MODE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_Pos",
    "location": {
      "column": "9",
      "line": "2481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201241@macro@GPIO_MODER_MODE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_Msk",
    "location": {
      "column": "9",
      "line": "2482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201340@macro@GPIO_MODER_MODE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2",
    "location": {
      "column": "9",
      "line": "2483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201421@macro@GPIO_MODER_MODE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_0",
    "location": {
      "column": "9",
      "line": "2484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201520@macro@GPIO_MODER_MODE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE2_1",
    "location": {
      "column": "9",
      "line": "2485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201619@macro@GPIO_MODER_MODE3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_Pos",
    "location": {
      "column": "9",
      "line": "2486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201700@macro@GPIO_MODER_MODE3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_Msk",
    "location": {
      "column": "9",
      "line": "2487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201799@macro@GPIO_MODER_MODE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3",
    "location": {
      "column": "9",
      "line": "2488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201880@macro@GPIO_MODER_MODE3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_0",
    "location": {
      "column": "9",
      "line": "2489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@201979@macro@GPIO_MODER_MODE3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE3_1",
    "location": {
      "column": "9",
      "line": "2490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202078@macro@GPIO_MODER_MODE4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_Pos",
    "location": {
      "column": "9",
      "line": "2491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202159@macro@GPIO_MODER_MODE4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_Msk",
    "location": {
      "column": "9",
      "line": "2492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202258@macro@GPIO_MODER_MODE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4",
    "location": {
      "column": "9",
      "line": "2493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202339@macro@GPIO_MODER_MODE4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_0",
    "location": {
      "column": "9",
      "line": "2494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202438@macro@GPIO_MODER_MODE4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE4_1",
    "location": {
      "column": "9",
      "line": "2495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202537@macro@GPIO_MODER_MODE5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_Pos",
    "location": {
      "column": "9",
      "line": "2496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202618@macro@GPIO_MODER_MODE5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_Msk",
    "location": {
      "column": "9",
      "line": "2497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202717@macro@GPIO_MODER_MODE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5",
    "location": {
      "column": "9",
      "line": "2498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202798@macro@GPIO_MODER_MODE5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_0",
    "location": {
      "column": "9",
      "line": "2499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202897@macro@GPIO_MODER_MODE5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE5_1",
    "location": {
      "column": "9",
      "line": "2500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@202996@macro@GPIO_MODER_MODE6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_Pos",
    "location": {
      "column": "9",
      "line": "2501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203077@macro@GPIO_MODER_MODE6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_Msk",
    "location": {
      "column": "9",
      "line": "2502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203176@macro@GPIO_MODER_MODE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6",
    "location": {
      "column": "9",
      "line": "2503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203257@macro@GPIO_MODER_MODE6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_0",
    "location": {
      "column": "9",
      "line": "2504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203356@macro@GPIO_MODER_MODE6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE6_1",
    "location": {
      "column": "9",
      "line": "2505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203455@macro@GPIO_MODER_MODE7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_Pos",
    "location": {
      "column": "9",
      "line": "2506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203536@macro@GPIO_MODER_MODE7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_Msk",
    "location": {
      "column": "9",
      "line": "2507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203635@macro@GPIO_MODER_MODE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7",
    "location": {
      "column": "9",
      "line": "2508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203716@macro@GPIO_MODER_MODE7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_0",
    "location": {
      "column": "9",
      "line": "2509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203815@macro@GPIO_MODER_MODE7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE7_1",
    "location": {
      "column": "9",
      "line": "2510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203914@macro@GPIO_MODER_MODE8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_Pos",
    "location": {
      "column": "9",
      "line": "2511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@203995@macro@GPIO_MODER_MODE8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_Msk",
    "location": {
      "column": "9",
      "line": "2512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204094@macro@GPIO_MODER_MODE8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8",
    "location": {
      "column": "9",
      "line": "2513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204175@macro@GPIO_MODER_MODE8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_0",
    "location": {
      "column": "9",
      "line": "2514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204274@macro@GPIO_MODER_MODE8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE8_1",
    "location": {
      "column": "9",
      "line": "2515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204373@macro@GPIO_MODER_MODE9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_Pos",
    "location": {
      "column": "9",
      "line": "2516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204454@macro@GPIO_MODER_MODE9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_Msk",
    "location": {
      "column": "9",
      "line": "2517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204553@macro@GPIO_MODER_MODE9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9",
    "location": {
      "column": "9",
      "line": "2518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204634@macro@GPIO_MODER_MODE9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_0",
    "location": {
      "column": "9",
      "line": "2519",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204733@macro@GPIO_MODER_MODE9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE9_1",
    "location": {
      "column": "9",
      "line": "2520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204832@macro@GPIO_MODER_MODE10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_Pos",
    "location": {
      "column": "9",
      "line": "2521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@204913@macro@GPIO_MODER_MODE10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_Msk",
    "location": {
      "column": "9",
      "line": "2522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205012@macro@GPIO_MODER_MODE10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10",
    "location": {
      "column": "9",
      "line": "2523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205093@macro@GPIO_MODER_MODE10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_0",
    "location": {
      "column": "9",
      "line": "2524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205192@macro@GPIO_MODER_MODE10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE10_1",
    "location": {
      "column": "9",
      "line": "2525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205291@macro@GPIO_MODER_MODE11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_Pos",
    "location": {
      "column": "9",
      "line": "2526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205372@macro@GPIO_MODER_MODE11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_Msk",
    "location": {
      "column": "9",
      "line": "2527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205471@macro@GPIO_MODER_MODE11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11",
    "location": {
      "column": "9",
      "line": "2528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205552@macro@GPIO_MODER_MODE11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_0",
    "location": {
      "column": "9",
      "line": "2529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205651@macro@GPIO_MODER_MODE11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE11_1",
    "location": {
      "column": "9",
      "line": "2530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205750@macro@GPIO_MODER_MODE12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_Pos",
    "location": {
      "column": "9",
      "line": "2531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205831@macro@GPIO_MODER_MODE12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_Msk",
    "location": {
      "column": "9",
      "line": "2532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@205930@macro@GPIO_MODER_MODE12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12",
    "location": {
      "column": "9",
      "line": "2533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206011@macro@GPIO_MODER_MODE12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_0",
    "location": {
      "column": "9",
      "line": "2534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206110@macro@GPIO_MODER_MODE12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE12_1",
    "location": {
      "column": "9",
      "line": "2535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206209@macro@GPIO_MODER_MODE13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_Pos",
    "location": {
      "column": "9",
      "line": "2536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206290@macro@GPIO_MODER_MODE13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_Msk",
    "location": {
      "column": "9",
      "line": "2537",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206389@macro@GPIO_MODER_MODE13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13",
    "location": {
      "column": "9",
      "line": "2538",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206470@macro@GPIO_MODER_MODE13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_0",
    "location": {
      "column": "9",
      "line": "2539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206569@macro@GPIO_MODER_MODE13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE13_1",
    "location": {
      "column": "9",
      "line": "2540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206668@macro@GPIO_MODER_MODE14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_Pos",
    "location": {
      "column": "9",
      "line": "2541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206749@macro@GPIO_MODER_MODE14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_Msk",
    "location": {
      "column": "9",
      "line": "2542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206848@macro@GPIO_MODER_MODE14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14",
    "location": {
      "column": "9",
      "line": "2543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@206929@macro@GPIO_MODER_MODE14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_0",
    "location": {
      "column": "9",
      "line": "2544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207028@macro@GPIO_MODER_MODE14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE14_1",
    "location": {
      "column": "9",
      "line": "2545",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207127@macro@GPIO_MODER_MODE15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_Pos",
    "location": {
      "column": "9",
      "line": "2546",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207208@macro@GPIO_MODER_MODE15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_Msk",
    "location": {
      "column": "9",
      "line": "2547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207307@macro@GPIO_MODER_MODE15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15",
    "location": {
      "column": "9",
      "line": "2548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207388@macro@GPIO_MODER_MODE15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_0",
    "location": {
      "column": "9",
      "line": "2549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207487@macro@GPIO_MODER_MODE15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODE15_1",
    "location": {
      "column": "9",
      "line": "2550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODE15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207610@macro@GPIO_MODER_MODER0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_Pos",
    "location": {
      "column": "9",
      "line": "2553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207691@macro@GPIO_MODER_MODER0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_Msk",
    "location": {
      "column": "9",
      "line": "2554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207790@macro@GPIO_MODER_MODER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0",
    "location": {
      "column": "9",
      "line": "2555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207871@macro@GPIO_MODER_MODER0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_0",
    "location": {
      "column": "9",
      "line": "2556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@207970@macro@GPIO_MODER_MODER0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_1",
    "location": {
      "column": "9",
      "line": "2557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208069@macro@GPIO_MODER_MODER1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_Pos",
    "location": {
      "column": "9",
      "line": "2558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208150@macro@GPIO_MODER_MODER1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_Msk",
    "location": {
      "column": "9",
      "line": "2559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208249@macro@GPIO_MODER_MODER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1",
    "location": {
      "column": "9",
      "line": "2560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208330@macro@GPIO_MODER_MODER1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_0",
    "location": {
      "column": "9",
      "line": "2561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208429@macro@GPIO_MODER_MODER1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_1",
    "location": {
      "column": "9",
      "line": "2562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208528@macro@GPIO_MODER_MODER2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_Pos",
    "location": {
      "column": "9",
      "line": "2563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208609@macro@GPIO_MODER_MODER2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_Msk",
    "location": {
      "column": "9",
      "line": "2564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208708@macro@GPIO_MODER_MODER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2",
    "location": {
      "column": "9",
      "line": "2565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208789@macro@GPIO_MODER_MODER2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_0",
    "location": {
      "column": "9",
      "line": "2566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208888@macro@GPIO_MODER_MODER2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_1",
    "location": {
      "column": "9",
      "line": "2567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@208987@macro@GPIO_MODER_MODER3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_Pos",
    "location": {
      "column": "9",
      "line": "2568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209068@macro@GPIO_MODER_MODER3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_Msk",
    "location": {
      "column": "9",
      "line": "2569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209167@macro@GPIO_MODER_MODER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3",
    "location": {
      "column": "9",
      "line": "2570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209248@macro@GPIO_MODER_MODER3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_0",
    "location": {
      "column": "9",
      "line": "2571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209347@macro@GPIO_MODER_MODER3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_1",
    "location": {
      "column": "9",
      "line": "2572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209446@macro@GPIO_MODER_MODER4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_Pos",
    "location": {
      "column": "9",
      "line": "2573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209527@macro@GPIO_MODER_MODER4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_Msk",
    "location": {
      "column": "9",
      "line": "2574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209626@macro@GPIO_MODER_MODER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4",
    "location": {
      "column": "9",
      "line": "2575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209707@macro@GPIO_MODER_MODER4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_0",
    "location": {
      "column": "9",
      "line": "2576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209806@macro@GPIO_MODER_MODER4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_1",
    "location": {
      "column": "9",
      "line": "2577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209905@macro@GPIO_MODER_MODER5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_Pos",
    "location": {
      "column": "9",
      "line": "2578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@209986@macro@GPIO_MODER_MODER5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_Msk",
    "location": {
      "column": "9",
      "line": "2579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210085@macro@GPIO_MODER_MODER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5",
    "location": {
      "column": "9",
      "line": "2580",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210166@macro@GPIO_MODER_MODER5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_0",
    "location": {
      "column": "9",
      "line": "2581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210265@macro@GPIO_MODER_MODER5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_1",
    "location": {
      "column": "9",
      "line": "2582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210364@macro@GPIO_MODER_MODER6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_Pos",
    "location": {
      "column": "9",
      "line": "2583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210445@macro@GPIO_MODER_MODER6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_Msk",
    "location": {
      "column": "9",
      "line": "2584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210544@macro@GPIO_MODER_MODER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6",
    "location": {
      "column": "9",
      "line": "2585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210625@macro@GPIO_MODER_MODER6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_0",
    "location": {
      "column": "9",
      "line": "2586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210724@macro@GPIO_MODER_MODER6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_1",
    "location": {
      "column": "9",
      "line": "2587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210823@macro@GPIO_MODER_MODER7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_Pos",
    "location": {
      "column": "9",
      "line": "2588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@210904@macro@GPIO_MODER_MODER7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_Msk",
    "location": {
      "column": "9",
      "line": "2589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211003@macro@GPIO_MODER_MODER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7",
    "location": {
      "column": "9",
      "line": "2590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211084@macro@GPIO_MODER_MODER7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_0",
    "location": {
      "column": "9",
      "line": "2591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211183@macro@GPIO_MODER_MODER7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_1",
    "location": {
      "column": "9",
      "line": "2592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211282@macro@GPIO_MODER_MODER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_Pos",
    "location": {
      "column": "9",
      "line": "2593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211363@macro@GPIO_MODER_MODER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_Msk",
    "location": {
      "column": "9",
      "line": "2594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211462@macro@GPIO_MODER_MODER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8",
    "location": {
      "column": "9",
      "line": "2595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211543@macro@GPIO_MODER_MODER8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_0",
    "location": {
      "column": "9",
      "line": "2596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211642@macro@GPIO_MODER_MODER8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_1",
    "location": {
      "column": "9",
      "line": "2597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211741@macro@GPIO_MODER_MODER9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_Pos",
    "location": {
      "column": "9",
      "line": "2598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211822@macro@GPIO_MODER_MODER9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_Msk",
    "location": {
      "column": "9",
      "line": "2599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@211921@macro@GPIO_MODER_MODER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9",
    "location": {
      "column": "9",
      "line": "2600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212002@macro@GPIO_MODER_MODER9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_0",
    "location": {
      "column": "9",
      "line": "2601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212101@macro@GPIO_MODER_MODER9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_1",
    "location": {
      "column": "9",
      "line": "2602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212200@macro@GPIO_MODER_MODER10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_Pos",
    "location": {
      "column": "9",
      "line": "2603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212281@macro@GPIO_MODER_MODER10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_Msk",
    "location": {
      "column": "9",
      "line": "2604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212380@macro@GPIO_MODER_MODER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10",
    "location": {
      "column": "9",
      "line": "2605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212461@macro@GPIO_MODER_MODER10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_0",
    "location": {
      "column": "9",
      "line": "2606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212560@macro@GPIO_MODER_MODER10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_1",
    "location": {
      "column": "9",
      "line": "2607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212659@macro@GPIO_MODER_MODER11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_Pos",
    "location": {
      "column": "9",
      "line": "2608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212740@macro@GPIO_MODER_MODER11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_Msk",
    "location": {
      "column": "9",
      "line": "2609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212839@macro@GPIO_MODER_MODER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11",
    "location": {
      "column": "9",
      "line": "2610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@212920@macro@GPIO_MODER_MODER11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_0",
    "location": {
      "column": "9",
      "line": "2611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213019@macro@GPIO_MODER_MODER11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_1",
    "location": {
      "column": "9",
      "line": "2612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213118@macro@GPIO_MODER_MODER12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_Pos",
    "location": {
      "column": "9",
      "line": "2613",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213199@macro@GPIO_MODER_MODER12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_Msk",
    "location": {
      "column": "9",
      "line": "2614",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213298@macro@GPIO_MODER_MODER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12",
    "location": {
      "column": "9",
      "line": "2615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213379@macro@GPIO_MODER_MODER12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_0",
    "location": {
      "column": "9",
      "line": "2616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213478@macro@GPIO_MODER_MODER12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_1",
    "location": {
      "column": "9",
      "line": "2617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213577@macro@GPIO_MODER_MODER13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_Pos",
    "location": {
      "column": "9",
      "line": "2618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213658@macro@GPIO_MODER_MODER13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_Msk",
    "location": {
      "column": "9",
      "line": "2619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213757@macro@GPIO_MODER_MODER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13",
    "location": {
      "column": "9",
      "line": "2620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213838@macro@GPIO_MODER_MODER13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_0",
    "location": {
      "column": "9",
      "line": "2621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@213937@macro@GPIO_MODER_MODER13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_1",
    "location": {
      "column": "9",
      "line": "2622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214036@macro@GPIO_MODER_MODER14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_Pos",
    "location": {
      "column": "9",
      "line": "2623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214117@macro@GPIO_MODER_MODER14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_Msk",
    "location": {
      "column": "9",
      "line": "2624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214216@macro@GPIO_MODER_MODER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14",
    "location": {
      "column": "9",
      "line": "2625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214297@macro@GPIO_MODER_MODER14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_0",
    "location": {
      "column": "9",
      "line": "2626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214396@macro@GPIO_MODER_MODER14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_1",
    "location": {
      "column": "9",
      "line": "2627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214495@macro@GPIO_MODER_MODER15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_Pos",
    "location": {
      "column": "9",
      "line": "2628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214576@macro@GPIO_MODER_MODER15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_Msk",
    "location": {
      "column": "9",
      "line": "2629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214675@macro@GPIO_MODER_MODER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15",
    "location": {
      "column": "9",
      "line": "2630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214756@macro@GPIO_MODER_MODER15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_0",
    "location": {
      "column": "9",
      "line": "2631",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@214855@macro@GPIO_MODER_MODER15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_1",
    "location": {
      "column": "9",
      "line": "2632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_MODER_MODER15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215038@macro@GPIO_OTYPER_OT0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0_Pos",
    "location": {
      "column": "9",
      "line": "2635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215119@macro@GPIO_OTYPER_OT0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0_Msk",
    "location": {
      "column": "9",
      "line": "2636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215218@macro@GPIO_OTYPER_OT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT0",
    "location": {
      "column": "9",
      "line": "2637",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215299@macro@GPIO_OTYPER_OT1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1_Pos",
    "location": {
      "column": "9",
      "line": "2638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215380@macro@GPIO_OTYPER_OT1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1_Msk",
    "location": {
      "column": "9",
      "line": "2639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215479@macro@GPIO_OTYPER_OT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT1",
    "location": {
      "column": "9",
      "line": "2640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215560@macro@GPIO_OTYPER_OT2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2_Pos",
    "location": {
      "column": "9",
      "line": "2641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215641@macro@GPIO_OTYPER_OT2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2_Msk",
    "location": {
      "column": "9",
      "line": "2642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215740@macro@GPIO_OTYPER_OT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT2",
    "location": {
      "column": "9",
      "line": "2643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215821@macro@GPIO_OTYPER_OT3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3_Pos",
    "location": {
      "column": "9",
      "line": "2644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@215902@macro@GPIO_OTYPER_OT3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3_Msk",
    "location": {
      "column": "9",
      "line": "2645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216001@macro@GPIO_OTYPER_OT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT3",
    "location": {
      "column": "9",
      "line": "2646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216082@macro@GPIO_OTYPER_OT4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4_Pos",
    "location": {
      "column": "9",
      "line": "2647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216163@macro@GPIO_OTYPER_OT4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4_Msk",
    "location": {
      "column": "9",
      "line": "2648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216262@macro@GPIO_OTYPER_OT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT4",
    "location": {
      "column": "9",
      "line": "2649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216343@macro@GPIO_OTYPER_OT5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5_Pos",
    "location": {
      "column": "9",
      "line": "2650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216424@macro@GPIO_OTYPER_OT5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5_Msk",
    "location": {
      "column": "9",
      "line": "2651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216523@macro@GPIO_OTYPER_OT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT5",
    "location": {
      "column": "9",
      "line": "2652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216604@macro@GPIO_OTYPER_OT6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6_Pos",
    "location": {
      "column": "9",
      "line": "2653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216685@macro@GPIO_OTYPER_OT6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6_Msk",
    "location": {
      "column": "9",
      "line": "2654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216784@macro@GPIO_OTYPER_OT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT6",
    "location": {
      "column": "9",
      "line": "2655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216865@macro@GPIO_OTYPER_OT7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7_Pos",
    "location": {
      "column": "9",
      "line": "2656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@216946@macro@GPIO_OTYPER_OT7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7_Msk",
    "location": {
      "column": "9",
      "line": "2657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217045@macro@GPIO_OTYPER_OT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT7",
    "location": {
      "column": "9",
      "line": "2658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217126@macro@GPIO_OTYPER_OT8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8_Pos",
    "location": {
      "column": "9",
      "line": "2659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217207@macro@GPIO_OTYPER_OT8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8_Msk",
    "location": {
      "column": "9",
      "line": "2660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217306@macro@GPIO_OTYPER_OT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT8",
    "location": {
      "column": "9",
      "line": "2661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217387@macro@GPIO_OTYPER_OT9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9_Pos",
    "location": {
      "column": "9",
      "line": "2662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217468@macro@GPIO_OTYPER_OT9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9_Msk",
    "location": {
      "column": "9",
      "line": "2663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217567@macro@GPIO_OTYPER_OT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT9",
    "location": {
      "column": "9",
      "line": "2664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217648@macro@GPIO_OTYPER_OT10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10_Pos",
    "location": {
      "column": "9",
      "line": "2665",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217729@macro@GPIO_OTYPER_OT10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10_Msk",
    "location": {
      "column": "9",
      "line": "2666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217828@macro@GPIO_OTYPER_OT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT10",
    "location": {
      "column": "9",
      "line": "2667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217909@macro@GPIO_OTYPER_OT11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11_Pos",
    "location": {
      "column": "9",
      "line": "2668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@217990@macro@GPIO_OTYPER_OT11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11_Msk",
    "location": {
      "column": "9",
      "line": "2669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218089@macro@GPIO_OTYPER_OT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT11",
    "location": {
      "column": "9",
      "line": "2670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218170@macro@GPIO_OTYPER_OT12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12_Pos",
    "location": {
      "column": "9",
      "line": "2671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218251@macro@GPIO_OTYPER_OT12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12_Msk",
    "location": {
      "column": "9",
      "line": "2672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218350@macro@GPIO_OTYPER_OT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT12",
    "location": {
      "column": "9",
      "line": "2673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218431@macro@GPIO_OTYPER_OT13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13_Pos",
    "location": {
      "column": "9",
      "line": "2674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218512@macro@GPIO_OTYPER_OT13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13_Msk",
    "location": {
      "column": "9",
      "line": "2675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218611@macro@GPIO_OTYPER_OT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT13",
    "location": {
      "column": "9",
      "line": "2676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218692@macro@GPIO_OTYPER_OT14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14_Pos",
    "location": {
      "column": "9",
      "line": "2677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218773@macro@GPIO_OTYPER_OT14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14_Msk",
    "location": {
      "column": "9",
      "line": "2678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218872@macro@GPIO_OTYPER_OT14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT14",
    "location": {
      "column": "9",
      "line": "2679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@218953@macro@GPIO_OTYPER_OT15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15_Pos",
    "location": {
      "column": "9",
      "line": "2680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219034@macro@GPIO_OTYPER_OT15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15_Msk",
    "location": {
      "column": "9",
      "line": "2681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219133@macro@GPIO_OTYPER_OT15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT15",
    "location": {
      "column": "9",
      "line": "2682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219238@macro@GPIO_OTYPER_OT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_0",
    "location": {
      "column": "9",
      "line": "2685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219299@macro@GPIO_OTYPER_OT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_1",
    "location": {
      "column": "9",
      "line": "2686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219360@macro@GPIO_OTYPER_OT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_2",
    "location": {
      "column": "9",
      "line": "2687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219421@macro@GPIO_OTYPER_OT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_3",
    "location": {
      "column": "9",
      "line": "2688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219482@macro@GPIO_OTYPER_OT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_4",
    "location": {
      "column": "9",
      "line": "2689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219543@macro@GPIO_OTYPER_OT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_5",
    "location": {
      "column": "9",
      "line": "2690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219604@macro@GPIO_OTYPER_OT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_6",
    "location": {
      "column": "9",
      "line": "2691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219665@macro@GPIO_OTYPER_OT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_7",
    "location": {
      "column": "9",
      "line": "2692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219726@macro@GPIO_OTYPER_OT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_8",
    "location": {
      "column": "9",
      "line": "2693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219787@macro@GPIO_OTYPER_OT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_9",
    "location": {
      "column": "9",
      "line": "2694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219848@macro@GPIO_OTYPER_OT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_10",
    "location": {
      "column": "9",
      "line": "2695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219910@macro@GPIO_OTYPER_OT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_11",
    "location": {
      "column": "9",
      "line": "2696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@219972@macro@GPIO_OTYPER_OT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_12",
    "location": {
      "column": "9",
      "line": "2697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220034@macro@GPIO_OTYPER_OT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_13",
    "location": {
      "column": "9",
      "line": "2698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220096@macro@GPIO_OTYPER_OT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_14",
    "location": {
      "column": "9",
      "line": "2699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220158@macro@GPIO_OTYPER_OT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_15",
    "location": {
      "column": "9",
      "line": "2700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OTYPER_OT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220304@macro@GPIO_OSPEEDR_OSPEED0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_Pos",
    "location": {
      "column": "9",
      "line": "2703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220385@macro@GPIO_OSPEEDR_OSPEED0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_Msk",
    "location": {
      "column": "9",
      "line": "2704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220484@macro@GPIO_OSPEEDR_OSPEED0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0",
    "location": {
      "column": "9",
      "line": "2705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220565@macro@GPIO_OSPEEDR_OSPEED0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_0",
    "location": {
      "column": "9",
      "line": "2706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220664@macro@GPIO_OSPEEDR_OSPEED0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED0_1",
    "location": {
      "column": "9",
      "line": "2707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220763@macro@GPIO_OSPEEDR_OSPEED1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_Pos",
    "location": {
      "column": "9",
      "line": "2708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220844@macro@GPIO_OSPEEDR_OSPEED1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_Msk",
    "location": {
      "column": "9",
      "line": "2709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@220943@macro@GPIO_OSPEEDR_OSPEED1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1",
    "location": {
      "column": "9",
      "line": "2710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221024@macro@GPIO_OSPEEDR_OSPEED1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_0",
    "location": {
      "column": "9",
      "line": "2711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221123@macro@GPIO_OSPEEDR_OSPEED1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED1_1",
    "location": {
      "column": "9",
      "line": "2712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221222@macro@GPIO_OSPEEDR_OSPEED2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_Pos",
    "location": {
      "column": "9",
      "line": "2713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221303@macro@GPIO_OSPEEDR_OSPEED2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_Msk",
    "location": {
      "column": "9",
      "line": "2714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221402@macro@GPIO_OSPEEDR_OSPEED2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2",
    "location": {
      "column": "9",
      "line": "2715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221483@macro@GPIO_OSPEEDR_OSPEED2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_0",
    "location": {
      "column": "9",
      "line": "2716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221582@macro@GPIO_OSPEEDR_OSPEED2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED2_1",
    "location": {
      "column": "9",
      "line": "2717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221681@macro@GPIO_OSPEEDR_OSPEED3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_Pos",
    "location": {
      "column": "9",
      "line": "2718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221762@macro@GPIO_OSPEEDR_OSPEED3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_Msk",
    "location": {
      "column": "9",
      "line": "2719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221861@macro@GPIO_OSPEEDR_OSPEED3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3",
    "location": {
      "column": "9",
      "line": "2720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@221942@macro@GPIO_OSPEEDR_OSPEED3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_0",
    "location": {
      "column": "9",
      "line": "2721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222041@macro@GPIO_OSPEEDR_OSPEED3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED3_1",
    "location": {
      "column": "9",
      "line": "2722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222140@macro@GPIO_OSPEEDR_OSPEED4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_Pos",
    "location": {
      "column": "9",
      "line": "2723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222221@macro@GPIO_OSPEEDR_OSPEED4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_Msk",
    "location": {
      "column": "9",
      "line": "2724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222320@macro@GPIO_OSPEEDR_OSPEED4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4",
    "location": {
      "column": "9",
      "line": "2725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222401@macro@GPIO_OSPEEDR_OSPEED4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_0",
    "location": {
      "column": "9",
      "line": "2726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222500@macro@GPIO_OSPEEDR_OSPEED4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED4_1",
    "location": {
      "column": "9",
      "line": "2727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222599@macro@GPIO_OSPEEDR_OSPEED5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_Pos",
    "location": {
      "column": "9",
      "line": "2728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222680@macro@GPIO_OSPEEDR_OSPEED5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_Msk",
    "location": {
      "column": "9",
      "line": "2729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222779@macro@GPIO_OSPEEDR_OSPEED5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5",
    "location": {
      "column": "9",
      "line": "2730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222860@macro@GPIO_OSPEEDR_OSPEED5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_0",
    "location": {
      "column": "9",
      "line": "2731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@222959@macro@GPIO_OSPEEDR_OSPEED5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED5_1",
    "location": {
      "column": "9",
      "line": "2732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223058@macro@GPIO_OSPEEDR_OSPEED6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_Pos",
    "location": {
      "column": "9",
      "line": "2733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223139@macro@GPIO_OSPEEDR_OSPEED6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_Msk",
    "location": {
      "column": "9",
      "line": "2734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223238@macro@GPIO_OSPEEDR_OSPEED6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6",
    "location": {
      "column": "9",
      "line": "2735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223319@macro@GPIO_OSPEEDR_OSPEED6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_0",
    "location": {
      "column": "9",
      "line": "2736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223418@macro@GPIO_OSPEEDR_OSPEED6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED6_1",
    "location": {
      "column": "9",
      "line": "2737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223517@macro@GPIO_OSPEEDR_OSPEED7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_Pos",
    "location": {
      "column": "9",
      "line": "2738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223598@macro@GPIO_OSPEEDR_OSPEED7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_Msk",
    "location": {
      "column": "9",
      "line": "2739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223697@macro@GPIO_OSPEEDR_OSPEED7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7",
    "location": {
      "column": "9",
      "line": "2740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223778@macro@GPIO_OSPEEDR_OSPEED7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_0",
    "location": {
      "column": "9",
      "line": "2741",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223877@macro@GPIO_OSPEEDR_OSPEED7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED7_1",
    "location": {
      "column": "9",
      "line": "2742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@223976@macro@GPIO_OSPEEDR_OSPEED8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_Pos",
    "location": {
      "column": "9",
      "line": "2743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224057@macro@GPIO_OSPEEDR_OSPEED8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_Msk",
    "location": {
      "column": "9",
      "line": "2744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224156@macro@GPIO_OSPEEDR_OSPEED8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8",
    "location": {
      "column": "9",
      "line": "2745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224237@macro@GPIO_OSPEEDR_OSPEED8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_0",
    "location": {
      "column": "9",
      "line": "2746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224336@macro@GPIO_OSPEEDR_OSPEED8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED8_1",
    "location": {
      "column": "9",
      "line": "2747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224435@macro@GPIO_OSPEEDR_OSPEED9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_Pos",
    "location": {
      "column": "9",
      "line": "2748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224516@macro@GPIO_OSPEEDR_OSPEED9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_Msk",
    "location": {
      "column": "9",
      "line": "2749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224615@macro@GPIO_OSPEEDR_OSPEED9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9",
    "location": {
      "column": "9",
      "line": "2750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224696@macro@GPIO_OSPEEDR_OSPEED9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_0",
    "location": {
      "column": "9",
      "line": "2751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224795@macro@GPIO_OSPEEDR_OSPEED9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED9_1",
    "location": {
      "column": "9",
      "line": "2752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224894@macro@GPIO_OSPEEDR_OSPEED10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_Pos",
    "location": {
      "column": "9",
      "line": "2753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@224975@macro@GPIO_OSPEEDR_OSPEED10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_Msk",
    "location": {
      "column": "9",
      "line": "2754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225074@macro@GPIO_OSPEEDR_OSPEED10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10",
    "location": {
      "column": "9",
      "line": "2755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225155@macro@GPIO_OSPEEDR_OSPEED10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_0",
    "location": {
      "column": "9",
      "line": "2756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225254@macro@GPIO_OSPEEDR_OSPEED10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED10_1",
    "location": {
      "column": "9",
      "line": "2757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225353@macro@GPIO_OSPEEDR_OSPEED11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_Pos",
    "location": {
      "column": "9",
      "line": "2758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225434@macro@GPIO_OSPEEDR_OSPEED11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_Msk",
    "location": {
      "column": "9",
      "line": "2759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225533@macro@GPIO_OSPEEDR_OSPEED11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11",
    "location": {
      "column": "9",
      "line": "2760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225614@macro@GPIO_OSPEEDR_OSPEED11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_0",
    "location": {
      "column": "9",
      "line": "2761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225713@macro@GPIO_OSPEEDR_OSPEED11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED11_1",
    "location": {
      "column": "9",
      "line": "2762",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225812@macro@GPIO_OSPEEDR_OSPEED12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_Pos",
    "location": {
      "column": "9",
      "line": "2763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225893@macro@GPIO_OSPEEDR_OSPEED12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_Msk",
    "location": {
      "column": "9",
      "line": "2764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@225992@macro@GPIO_OSPEEDR_OSPEED12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12",
    "location": {
      "column": "9",
      "line": "2765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226073@macro@GPIO_OSPEEDR_OSPEED12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_0",
    "location": {
      "column": "9",
      "line": "2766",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226172@macro@GPIO_OSPEEDR_OSPEED12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED12_1",
    "location": {
      "column": "9",
      "line": "2767",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226271@macro@GPIO_OSPEEDR_OSPEED13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_Pos",
    "location": {
      "column": "9",
      "line": "2768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226352@macro@GPIO_OSPEEDR_OSPEED13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_Msk",
    "location": {
      "column": "9",
      "line": "2769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226451@macro@GPIO_OSPEEDR_OSPEED13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13",
    "location": {
      "column": "9",
      "line": "2770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226532@macro@GPIO_OSPEEDR_OSPEED13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_0",
    "location": {
      "column": "9",
      "line": "2771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226631@macro@GPIO_OSPEEDR_OSPEED13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED13_1",
    "location": {
      "column": "9",
      "line": "2772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226730@macro@GPIO_OSPEEDR_OSPEED14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_Pos",
    "location": {
      "column": "9",
      "line": "2773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226811@macro@GPIO_OSPEEDR_OSPEED14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_Msk",
    "location": {
      "column": "9",
      "line": "2774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226910@macro@GPIO_OSPEEDR_OSPEED14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14",
    "location": {
      "column": "9",
      "line": "2775",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@226991@macro@GPIO_OSPEEDR_OSPEED14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_0",
    "location": {
      "column": "9",
      "line": "2776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227090@macro@GPIO_OSPEEDR_OSPEED14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED14_1",
    "location": {
      "column": "9",
      "line": "2777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227189@macro@GPIO_OSPEEDR_OSPEED15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_Pos",
    "location": {
      "column": "9",
      "line": "2778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227270@macro@GPIO_OSPEEDR_OSPEED15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_Msk",
    "location": {
      "column": "9",
      "line": "2779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227369@macro@GPIO_OSPEEDR_OSPEED15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15",
    "location": {
      "column": "9",
      "line": "2780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227450@macro@GPIO_OSPEEDR_OSPEED15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_0",
    "location": {
      "column": "9",
      "line": "2781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227549@macro@GPIO_OSPEEDR_OSPEED15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDR_OSPEED15_1",
    "location": {
      "column": "9",
      "line": "2782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDR_OSPEED15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227672@macro@GPIO_OSPEEDER_OSPEEDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0",
    "location": {
      "column": "9",
      "line": "2785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227738@macro@GPIO_OSPEEDER_OSPEEDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_0",
    "location": {
      "column": "9",
      "line": "2786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227806@macro@GPIO_OSPEEDER_OSPEEDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_1",
    "location": {
      "column": "9",
      "line": "2787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227874@macro@GPIO_OSPEEDER_OSPEEDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1",
    "location": {
      "column": "9",
      "line": "2788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@227940@macro@GPIO_OSPEEDER_OSPEEDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_0",
    "location": {
      "column": "9",
      "line": "2789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228008@macro@GPIO_OSPEEDER_OSPEEDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_1",
    "location": {
      "column": "9",
      "line": "2790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228076@macro@GPIO_OSPEEDER_OSPEEDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2",
    "location": {
      "column": "9",
      "line": "2791",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228142@macro@GPIO_OSPEEDER_OSPEEDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_0",
    "location": {
      "column": "9",
      "line": "2792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228210@macro@GPIO_OSPEEDER_OSPEEDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_1",
    "location": {
      "column": "9",
      "line": "2793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228278@macro@GPIO_OSPEEDER_OSPEEDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3",
    "location": {
      "column": "9",
      "line": "2794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228344@macro@GPIO_OSPEEDER_OSPEEDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_0",
    "location": {
      "column": "9",
      "line": "2795",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228412@macro@GPIO_OSPEEDER_OSPEEDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_1",
    "location": {
      "column": "9",
      "line": "2796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228480@macro@GPIO_OSPEEDER_OSPEEDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4",
    "location": {
      "column": "9",
      "line": "2797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228546@macro@GPIO_OSPEEDER_OSPEEDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_0",
    "location": {
      "column": "9",
      "line": "2798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228614@macro@GPIO_OSPEEDER_OSPEEDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_1",
    "location": {
      "column": "9",
      "line": "2799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228682@macro@GPIO_OSPEEDER_OSPEEDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5",
    "location": {
      "column": "9",
      "line": "2800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228748@macro@GPIO_OSPEEDER_OSPEEDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_0",
    "location": {
      "column": "9",
      "line": "2801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228816@macro@GPIO_OSPEEDER_OSPEEDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_1",
    "location": {
      "column": "9",
      "line": "2802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228884@macro@GPIO_OSPEEDER_OSPEEDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6",
    "location": {
      "column": "9",
      "line": "2803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@228950@macro@GPIO_OSPEEDER_OSPEEDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_0",
    "location": {
      "column": "9",
      "line": "2804",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229018@macro@GPIO_OSPEEDER_OSPEEDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_1",
    "location": {
      "column": "9",
      "line": "2805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229086@macro@GPIO_OSPEEDER_OSPEEDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7",
    "location": {
      "column": "9",
      "line": "2806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229152@macro@GPIO_OSPEEDER_OSPEEDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_0",
    "location": {
      "column": "9",
      "line": "2807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229220@macro@GPIO_OSPEEDER_OSPEEDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_1",
    "location": {
      "column": "9",
      "line": "2808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229288@macro@GPIO_OSPEEDER_OSPEEDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8",
    "location": {
      "column": "9",
      "line": "2809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229354@macro@GPIO_OSPEEDER_OSPEEDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_0",
    "location": {
      "column": "9",
      "line": "2810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229422@macro@GPIO_OSPEEDER_OSPEEDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_1",
    "location": {
      "column": "9",
      "line": "2811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229490@macro@GPIO_OSPEEDER_OSPEEDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9",
    "location": {
      "column": "9",
      "line": "2812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229556@macro@GPIO_OSPEEDER_OSPEEDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_0",
    "location": {
      "column": "9",
      "line": "2813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229624@macro@GPIO_OSPEEDER_OSPEEDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_1",
    "location": {
      "column": "9",
      "line": "2814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229692@macro@GPIO_OSPEEDER_OSPEEDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10",
    "location": {
      "column": "9",
      "line": "2815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229759@macro@GPIO_OSPEEDER_OSPEEDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_0",
    "location": {
      "column": "9",
      "line": "2816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229828@macro@GPIO_OSPEEDER_OSPEEDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_1",
    "location": {
      "column": "9",
      "line": "2817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229897@macro@GPIO_OSPEEDER_OSPEEDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11",
    "location": {
      "column": "9",
      "line": "2818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@229964@macro@GPIO_OSPEEDER_OSPEEDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_0",
    "location": {
      "column": "9",
      "line": "2819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230033@macro@GPIO_OSPEEDER_OSPEEDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_1",
    "location": {
      "column": "9",
      "line": "2820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230102@macro@GPIO_OSPEEDER_OSPEEDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12",
    "location": {
      "column": "9",
      "line": "2821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230169@macro@GPIO_OSPEEDER_OSPEEDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_0",
    "location": {
      "column": "9",
      "line": "2822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230238@macro@GPIO_OSPEEDER_OSPEEDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_1",
    "location": {
      "column": "9",
      "line": "2823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230307@macro@GPIO_OSPEEDER_OSPEEDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13",
    "location": {
      "column": "9",
      "line": "2824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230374@macro@GPIO_OSPEEDER_OSPEEDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_0",
    "location": {
      "column": "9",
      "line": "2825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230443@macro@GPIO_OSPEEDER_OSPEEDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_1",
    "location": {
      "column": "9",
      "line": "2826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230512@macro@GPIO_OSPEEDER_OSPEEDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14",
    "location": {
      "column": "9",
      "line": "2827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230579@macro@GPIO_OSPEEDER_OSPEEDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_0",
    "location": {
      "column": "9",
      "line": "2828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230648@macro@GPIO_OSPEEDER_OSPEEDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_1",
    "location": {
      "column": "9",
      "line": "2829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230717@macro@GPIO_OSPEEDER_OSPEEDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15",
    "location": {
      "column": "9",
      "line": "2830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230784@macro@GPIO_OSPEEDER_OSPEEDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_0",
    "location": {
      "column": "9",
      "line": "2831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@230853@macro@GPIO_OSPEEDER_OSPEEDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_1",
    "location": {
      "column": "9",
      "line": "2832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231006@macro@GPIO_PUPDR_PUPD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_Pos",
    "location": {
      "column": "9",
      "line": "2835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231087@macro@GPIO_PUPDR_PUPD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_Msk",
    "location": {
      "column": "9",
      "line": "2836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231186@macro@GPIO_PUPDR_PUPD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0",
    "location": {
      "column": "9",
      "line": "2837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231267@macro@GPIO_PUPDR_PUPD0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_0",
    "location": {
      "column": "9",
      "line": "2838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231366@macro@GPIO_PUPDR_PUPD0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD0_1",
    "location": {
      "column": "9",
      "line": "2839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231465@macro@GPIO_PUPDR_PUPD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_Pos",
    "location": {
      "column": "9",
      "line": "2840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231546@macro@GPIO_PUPDR_PUPD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_Msk",
    "location": {
      "column": "9",
      "line": "2841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231645@macro@GPIO_PUPDR_PUPD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1",
    "location": {
      "column": "9",
      "line": "2842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231726@macro@GPIO_PUPDR_PUPD1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_0",
    "location": {
      "column": "9",
      "line": "2843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231825@macro@GPIO_PUPDR_PUPD1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD1_1",
    "location": {
      "column": "9",
      "line": "2844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@231924@macro@GPIO_PUPDR_PUPD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_Pos",
    "location": {
      "column": "9",
      "line": "2845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232005@macro@GPIO_PUPDR_PUPD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_Msk",
    "location": {
      "column": "9",
      "line": "2846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232104@macro@GPIO_PUPDR_PUPD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2",
    "location": {
      "column": "9",
      "line": "2847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232185@macro@GPIO_PUPDR_PUPD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_0",
    "location": {
      "column": "9",
      "line": "2848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232284@macro@GPIO_PUPDR_PUPD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD2_1",
    "location": {
      "column": "9",
      "line": "2849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232383@macro@GPIO_PUPDR_PUPD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_Pos",
    "location": {
      "column": "9",
      "line": "2850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232464@macro@GPIO_PUPDR_PUPD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_Msk",
    "location": {
      "column": "9",
      "line": "2851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232563@macro@GPIO_PUPDR_PUPD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3",
    "location": {
      "column": "9",
      "line": "2852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232644@macro@GPIO_PUPDR_PUPD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_0",
    "location": {
      "column": "9",
      "line": "2853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232743@macro@GPIO_PUPDR_PUPD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD3_1",
    "location": {
      "column": "9",
      "line": "2854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232842@macro@GPIO_PUPDR_PUPD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_Pos",
    "location": {
      "column": "9",
      "line": "2855",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@232923@macro@GPIO_PUPDR_PUPD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_Msk",
    "location": {
      "column": "9",
      "line": "2856",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233022@macro@GPIO_PUPDR_PUPD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4",
    "location": {
      "column": "9",
      "line": "2857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233103@macro@GPIO_PUPDR_PUPD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_0",
    "location": {
      "column": "9",
      "line": "2858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233202@macro@GPIO_PUPDR_PUPD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD4_1",
    "location": {
      "column": "9",
      "line": "2859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233301@macro@GPIO_PUPDR_PUPD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_Pos",
    "location": {
      "column": "9",
      "line": "2860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233382@macro@GPIO_PUPDR_PUPD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_Msk",
    "location": {
      "column": "9",
      "line": "2861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233481@macro@GPIO_PUPDR_PUPD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5",
    "location": {
      "column": "9",
      "line": "2862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233562@macro@GPIO_PUPDR_PUPD5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_0",
    "location": {
      "column": "9",
      "line": "2863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233661@macro@GPIO_PUPDR_PUPD5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD5_1",
    "location": {
      "column": "9",
      "line": "2864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233760@macro@GPIO_PUPDR_PUPD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_Pos",
    "location": {
      "column": "9",
      "line": "2865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233841@macro@GPIO_PUPDR_PUPD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_Msk",
    "location": {
      "column": "9",
      "line": "2866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@233940@macro@GPIO_PUPDR_PUPD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6",
    "location": {
      "column": "9",
      "line": "2867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234021@macro@GPIO_PUPDR_PUPD6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_0",
    "location": {
      "column": "9",
      "line": "2868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234120@macro@GPIO_PUPDR_PUPD6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD6_1",
    "location": {
      "column": "9",
      "line": "2869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234219@macro@GPIO_PUPDR_PUPD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_Pos",
    "location": {
      "column": "9",
      "line": "2870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234300@macro@GPIO_PUPDR_PUPD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_Msk",
    "location": {
      "column": "9",
      "line": "2871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234399@macro@GPIO_PUPDR_PUPD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7",
    "location": {
      "column": "9",
      "line": "2872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234480@macro@GPIO_PUPDR_PUPD7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_0",
    "location": {
      "column": "9",
      "line": "2873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234579@macro@GPIO_PUPDR_PUPD7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD7_1",
    "location": {
      "column": "9",
      "line": "2874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234678@macro@GPIO_PUPDR_PUPD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_Pos",
    "location": {
      "column": "9",
      "line": "2875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234759@macro@GPIO_PUPDR_PUPD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_Msk",
    "location": {
      "column": "9",
      "line": "2876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234858@macro@GPIO_PUPDR_PUPD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8",
    "location": {
      "column": "9",
      "line": "2877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@234939@macro@GPIO_PUPDR_PUPD8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_0",
    "location": {
      "column": "9",
      "line": "2878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235038@macro@GPIO_PUPDR_PUPD8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD8_1",
    "location": {
      "column": "9",
      "line": "2879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235137@macro@GPIO_PUPDR_PUPD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_Pos",
    "location": {
      "column": "9",
      "line": "2880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235218@macro@GPIO_PUPDR_PUPD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_Msk",
    "location": {
      "column": "9",
      "line": "2881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235317@macro@GPIO_PUPDR_PUPD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9",
    "location": {
      "column": "9",
      "line": "2882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235398@macro@GPIO_PUPDR_PUPD9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_0",
    "location": {
      "column": "9",
      "line": "2883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235497@macro@GPIO_PUPDR_PUPD9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD9_1",
    "location": {
      "column": "9",
      "line": "2884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235596@macro@GPIO_PUPDR_PUPD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_Pos",
    "location": {
      "column": "9",
      "line": "2885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235677@macro@GPIO_PUPDR_PUPD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_Msk",
    "location": {
      "column": "9",
      "line": "2886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235776@macro@GPIO_PUPDR_PUPD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10",
    "location": {
      "column": "9",
      "line": "2887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235857@macro@GPIO_PUPDR_PUPD10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_0",
    "location": {
      "column": "9",
      "line": "2888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@235956@macro@GPIO_PUPDR_PUPD10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD10_1",
    "location": {
      "column": "9",
      "line": "2889",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236055@macro@GPIO_PUPDR_PUPD11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_Pos",
    "location": {
      "column": "9",
      "line": "2890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236136@macro@GPIO_PUPDR_PUPD11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_Msk",
    "location": {
      "column": "9",
      "line": "2891",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236235@macro@GPIO_PUPDR_PUPD11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11",
    "location": {
      "column": "9",
      "line": "2892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236316@macro@GPIO_PUPDR_PUPD11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_0",
    "location": {
      "column": "9",
      "line": "2893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236415@macro@GPIO_PUPDR_PUPD11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD11_1",
    "location": {
      "column": "9",
      "line": "2894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236514@macro@GPIO_PUPDR_PUPD12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_Pos",
    "location": {
      "column": "9",
      "line": "2895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236595@macro@GPIO_PUPDR_PUPD12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_Msk",
    "location": {
      "column": "9",
      "line": "2896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236694@macro@GPIO_PUPDR_PUPD12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12",
    "location": {
      "column": "9",
      "line": "2897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236775@macro@GPIO_PUPDR_PUPD12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_0",
    "location": {
      "column": "9",
      "line": "2898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236874@macro@GPIO_PUPDR_PUPD12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD12_1",
    "location": {
      "column": "9",
      "line": "2899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@236973@macro@GPIO_PUPDR_PUPD13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_Pos",
    "location": {
      "column": "9",
      "line": "2900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237054@macro@GPIO_PUPDR_PUPD13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_Msk",
    "location": {
      "column": "9",
      "line": "2901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237153@macro@GPIO_PUPDR_PUPD13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13",
    "location": {
      "column": "9",
      "line": "2902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237234@macro@GPIO_PUPDR_PUPD13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_0",
    "location": {
      "column": "9",
      "line": "2903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237333@macro@GPIO_PUPDR_PUPD13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD13_1",
    "location": {
      "column": "9",
      "line": "2904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237432@macro@GPIO_PUPDR_PUPD14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_Pos",
    "location": {
      "column": "9",
      "line": "2905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237513@macro@GPIO_PUPDR_PUPD14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_Msk",
    "location": {
      "column": "9",
      "line": "2906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237612@macro@GPIO_PUPDR_PUPD14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14",
    "location": {
      "column": "9",
      "line": "2907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237693@macro@GPIO_PUPDR_PUPD14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_0",
    "location": {
      "column": "9",
      "line": "2908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237792@macro@GPIO_PUPDR_PUPD14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD14_1",
    "location": {
      "column": "9",
      "line": "2909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237891@macro@GPIO_PUPDR_PUPD15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_Pos",
    "location": {
      "column": "9",
      "line": "2910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@237972@macro@GPIO_PUPDR_PUPD15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_Msk",
    "location": {
      "column": "9",
      "line": "2911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238071@macro@GPIO_PUPDR_PUPD15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15",
    "location": {
      "column": "9",
      "line": "2912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238152@macro@GPIO_PUPDR_PUPD15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_0",
    "location": {
      "column": "9",
      "line": "2913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238251@macro@GPIO_PUPDR_PUPD15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPD15_1",
    "location": {
      "column": "9",
      "line": "2914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPD15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238374@macro@GPIO_PUPDR_PUPDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0",
    "location": {
      "column": "9",
      "line": "2917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238436@macro@GPIO_PUPDR_PUPDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_0",
    "location": {
      "column": "9",
      "line": "2918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238500@macro@GPIO_PUPDR_PUPDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_1",
    "location": {
      "column": "9",
      "line": "2919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238564@macro@GPIO_PUPDR_PUPDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1",
    "location": {
      "column": "9",
      "line": "2920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238626@macro@GPIO_PUPDR_PUPDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_0",
    "location": {
      "column": "9",
      "line": "2921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238690@macro@GPIO_PUPDR_PUPDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_1",
    "location": {
      "column": "9",
      "line": "2922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238754@macro@GPIO_PUPDR_PUPDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2",
    "location": {
      "column": "9",
      "line": "2923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238816@macro@GPIO_PUPDR_PUPDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_0",
    "location": {
      "column": "9",
      "line": "2924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238880@macro@GPIO_PUPDR_PUPDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_1",
    "location": {
      "column": "9",
      "line": "2925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@238944@macro@GPIO_PUPDR_PUPDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3",
    "location": {
      "column": "9",
      "line": "2926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239006@macro@GPIO_PUPDR_PUPDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_0",
    "location": {
      "column": "9",
      "line": "2927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239070@macro@GPIO_PUPDR_PUPDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_1",
    "location": {
      "column": "9",
      "line": "2928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239134@macro@GPIO_PUPDR_PUPDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4",
    "location": {
      "column": "9",
      "line": "2929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239196@macro@GPIO_PUPDR_PUPDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_0",
    "location": {
      "column": "9",
      "line": "2930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239260@macro@GPIO_PUPDR_PUPDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_1",
    "location": {
      "column": "9",
      "line": "2931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239324@macro@GPIO_PUPDR_PUPDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5",
    "location": {
      "column": "9",
      "line": "2932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239386@macro@GPIO_PUPDR_PUPDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_0",
    "location": {
      "column": "9",
      "line": "2933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239450@macro@GPIO_PUPDR_PUPDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_1",
    "location": {
      "column": "9",
      "line": "2934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239514@macro@GPIO_PUPDR_PUPDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6",
    "location": {
      "column": "9",
      "line": "2935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239576@macro@GPIO_PUPDR_PUPDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_0",
    "location": {
      "column": "9",
      "line": "2936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239640@macro@GPIO_PUPDR_PUPDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_1",
    "location": {
      "column": "9",
      "line": "2937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239704@macro@GPIO_PUPDR_PUPDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7",
    "location": {
      "column": "9",
      "line": "2938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239766@macro@GPIO_PUPDR_PUPDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_0",
    "location": {
      "column": "9",
      "line": "2939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239830@macro@GPIO_PUPDR_PUPDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_1",
    "location": {
      "column": "9",
      "line": "2940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239894@macro@GPIO_PUPDR_PUPDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8",
    "location": {
      "column": "9",
      "line": "2941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@239956@macro@GPIO_PUPDR_PUPDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_0",
    "location": {
      "column": "9",
      "line": "2942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240020@macro@GPIO_PUPDR_PUPDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_1",
    "location": {
      "column": "9",
      "line": "2943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240084@macro@GPIO_PUPDR_PUPDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9",
    "location": {
      "column": "9",
      "line": "2944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240146@macro@GPIO_PUPDR_PUPDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_0",
    "location": {
      "column": "9",
      "line": "2945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240210@macro@GPIO_PUPDR_PUPDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_1",
    "location": {
      "column": "9",
      "line": "2946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240274@macro@GPIO_PUPDR_PUPDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10",
    "location": {
      "column": "9",
      "line": "2947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240337@macro@GPIO_PUPDR_PUPDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_0",
    "location": {
      "column": "9",
      "line": "2948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240402@macro@GPIO_PUPDR_PUPDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_1",
    "location": {
      "column": "9",
      "line": "2949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240467@macro@GPIO_PUPDR_PUPDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11",
    "location": {
      "column": "9",
      "line": "2950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240530@macro@GPIO_PUPDR_PUPDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_0",
    "location": {
      "column": "9",
      "line": "2951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240595@macro@GPIO_PUPDR_PUPDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_1",
    "location": {
      "column": "9",
      "line": "2952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240660@macro@GPIO_PUPDR_PUPDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12",
    "location": {
      "column": "9",
      "line": "2953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240723@macro@GPIO_PUPDR_PUPDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_0",
    "location": {
      "column": "9",
      "line": "2954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240788@macro@GPIO_PUPDR_PUPDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_1",
    "location": {
      "column": "9",
      "line": "2955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240853@macro@GPIO_PUPDR_PUPDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13",
    "location": {
      "column": "9",
      "line": "2956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240916@macro@GPIO_PUPDR_PUPDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_0",
    "location": {
      "column": "9",
      "line": "2957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@240981@macro@GPIO_PUPDR_PUPDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_1",
    "location": {
      "column": "9",
      "line": "2958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241046@macro@GPIO_PUPDR_PUPDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14",
    "location": {
      "column": "9",
      "line": "2959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241109@macro@GPIO_PUPDR_PUPDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_0",
    "location": {
      "column": "9",
      "line": "2960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241174@macro@GPIO_PUPDR_PUPDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_1",
    "location": {
      "column": "9",
      "line": "2961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241239@macro@GPIO_PUPDR_PUPDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15",
    "location": {
      "column": "9",
      "line": "2962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241302@macro@GPIO_PUPDR_PUPDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_0",
    "location": {
      "column": "9",
      "line": "2963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241367@macro@GPIO_PUPDR_PUPDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_1",
    "location": {
      "column": "9",
      "line": "2964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241516@macro@GPIO_IDR_ID0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0_Pos",
    "location": {
      "column": "9",
      "line": "2967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241597@macro@GPIO_IDR_ID0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0_Msk",
    "location": {
      "column": "9",
      "line": "2968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241696@macro@GPIO_IDR_ID0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID0",
    "location": {
      "column": "9",
      "line": "2969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241777@macro@GPIO_IDR_ID1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1_Pos",
    "location": {
      "column": "9",
      "line": "2970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241858@macro@GPIO_IDR_ID1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1_Msk",
    "location": {
      "column": "9",
      "line": "2971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@241957@macro@GPIO_IDR_ID1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID1",
    "location": {
      "column": "9",
      "line": "2972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242038@macro@GPIO_IDR_ID2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2_Pos",
    "location": {
      "column": "9",
      "line": "2973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242119@macro@GPIO_IDR_ID2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2_Msk",
    "location": {
      "column": "9",
      "line": "2974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242218@macro@GPIO_IDR_ID2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID2",
    "location": {
      "column": "9",
      "line": "2975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242299@macro@GPIO_IDR_ID3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3_Pos",
    "location": {
      "column": "9",
      "line": "2976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242380@macro@GPIO_IDR_ID3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3_Msk",
    "location": {
      "column": "9",
      "line": "2977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242479@macro@GPIO_IDR_ID3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID3",
    "location": {
      "column": "9",
      "line": "2978",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242560@macro@GPIO_IDR_ID4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4_Pos",
    "location": {
      "column": "9",
      "line": "2979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242641@macro@GPIO_IDR_ID4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4_Msk",
    "location": {
      "column": "9",
      "line": "2980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242740@macro@GPIO_IDR_ID4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID4",
    "location": {
      "column": "9",
      "line": "2981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242821@macro@GPIO_IDR_ID5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5_Pos",
    "location": {
      "column": "9",
      "line": "2982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@242902@macro@GPIO_IDR_ID5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5_Msk",
    "location": {
      "column": "9",
      "line": "2983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243001@macro@GPIO_IDR_ID5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID5",
    "location": {
      "column": "9",
      "line": "2984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243082@macro@GPIO_IDR_ID6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6_Pos",
    "location": {
      "column": "9",
      "line": "2985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243163@macro@GPIO_IDR_ID6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6_Msk",
    "location": {
      "column": "9",
      "line": "2986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243262@macro@GPIO_IDR_ID6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID6",
    "location": {
      "column": "9",
      "line": "2987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243343@macro@GPIO_IDR_ID7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7_Pos",
    "location": {
      "column": "9",
      "line": "2988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243424@macro@GPIO_IDR_ID7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7_Msk",
    "location": {
      "column": "9",
      "line": "2989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243523@macro@GPIO_IDR_ID7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID7",
    "location": {
      "column": "9",
      "line": "2990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243604@macro@GPIO_IDR_ID8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8_Pos",
    "location": {
      "column": "9",
      "line": "2991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243685@macro@GPIO_IDR_ID8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8_Msk",
    "location": {
      "column": "9",
      "line": "2992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243784@macro@GPIO_IDR_ID8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID8",
    "location": {
      "column": "9",
      "line": "2993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243865@macro@GPIO_IDR_ID9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9_Pos",
    "location": {
      "column": "9",
      "line": "2994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@243946@macro@GPIO_IDR_ID9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9_Msk",
    "location": {
      "column": "9",
      "line": "2995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244045@macro@GPIO_IDR_ID9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID9",
    "location": {
      "column": "9",
      "line": "2996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244126@macro@GPIO_IDR_ID10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10_Pos",
    "location": {
      "column": "9",
      "line": "2997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244207@macro@GPIO_IDR_ID10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10_Msk",
    "location": {
      "column": "9",
      "line": "2998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244306@macro@GPIO_IDR_ID10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID10",
    "location": {
      "column": "9",
      "line": "2999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244387@macro@GPIO_IDR_ID11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11_Pos",
    "location": {
      "column": "9",
      "line": "3000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244468@macro@GPIO_IDR_ID11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11_Msk",
    "location": {
      "column": "9",
      "line": "3001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244567@macro@GPIO_IDR_ID11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID11",
    "location": {
      "column": "9",
      "line": "3002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244648@macro@GPIO_IDR_ID12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12_Pos",
    "location": {
      "column": "9",
      "line": "3003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244729@macro@GPIO_IDR_ID12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12_Msk",
    "location": {
      "column": "9",
      "line": "3004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244828@macro@GPIO_IDR_ID12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID12",
    "location": {
      "column": "9",
      "line": "3005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244909@macro@GPIO_IDR_ID13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13_Pos",
    "location": {
      "column": "9",
      "line": "3006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@244990@macro@GPIO_IDR_ID13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13_Msk",
    "location": {
      "column": "9",
      "line": "3007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245089@macro@GPIO_IDR_ID13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID13",
    "location": {
      "column": "9",
      "line": "3008",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245170@macro@GPIO_IDR_ID14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14_Pos",
    "location": {
      "column": "9",
      "line": "3009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245251@macro@GPIO_IDR_ID14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14_Msk",
    "location": {
      "column": "9",
      "line": "3010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245350@macro@GPIO_IDR_ID14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID14",
    "location": {
      "column": "9",
      "line": "3011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245431@macro@GPIO_IDR_ID15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15_Pos",
    "location": {
      "column": "9",
      "line": "3012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245512@macro@GPIO_IDR_ID15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15_Msk",
    "location": {
      "column": "9",
      "line": "3013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245611@macro@GPIO_IDR_ID15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_ID15",
    "location": {
      "column": "9",
      "line": "3014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_ID15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245716@macro@GPIO_IDR_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_0",
    "location": {
      "column": "9",
      "line": "3017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245774@macro@GPIO_IDR_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_1",
    "location": {
      "column": "9",
      "line": "3018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245832@macro@GPIO_IDR_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_2",
    "location": {
      "column": "9",
      "line": "3019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245890@macro@GPIO_IDR_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_3",
    "location": {
      "column": "9",
      "line": "3020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@245948@macro@GPIO_IDR_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_4",
    "location": {
      "column": "9",
      "line": "3021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246006@macro@GPIO_IDR_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_5",
    "location": {
      "column": "9",
      "line": "3022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246064@macro@GPIO_IDR_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_6",
    "location": {
      "column": "9",
      "line": "3023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246122@macro@GPIO_IDR_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_7",
    "location": {
      "column": "9",
      "line": "3024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246180@macro@GPIO_IDR_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_8",
    "location": {
      "column": "9",
      "line": "3025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246238@macro@GPIO_IDR_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_9",
    "location": {
      "column": "9",
      "line": "3026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246296@macro@GPIO_IDR_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_10",
    "location": {
      "column": "9",
      "line": "3027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246355@macro@GPIO_IDR_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_11",
    "location": {
      "column": "9",
      "line": "3028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246414@macro@GPIO_IDR_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_12",
    "location": {
      "column": "9",
      "line": "3029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246473@macro@GPIO_IDR_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_13",
    "location": {
      "column": "9",
      "line": "3030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246532@macro@GPIO_IDR_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_14",
    "location": {
      "column": "9",
      "line": "3031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246591@macro@GPIO_IDR_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_15",
    "location": {
      "column": "9",
      "line": "3032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_IDR_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246734@macro@GPIO_ODR_OD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0_Pos",
    "location": {
      "column": "9",
      "line": "3035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246815@macro@GPIO_ODR_OD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0_Msk",
    "location": {
      "column": "9",
      "line": "3036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246914@macro@GPIO_ODR_OD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD0",
    "location": {
      "column": "9",
      "line": "3037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@246995@macro@GPIO_ODR_OD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1_Pos",
    "location": {
      "column": "9",
      "line": "3038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247076@macro@GPIO_ODR_OD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1_Msk",
    "location": {
      "column": "9",
      "line": "3039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247175@macro@GPIO_ODR_OD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD1",
    "location": {
      "column": "9",
      "line": "3040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247256@macro@GPIO_ODR_OD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2_Pos",
    "location": {
      "column": "9",
      "line": "3041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247337@macro@GPIO_ODR_OD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2_Msk",
    "location": {
      "column": "9",
      "line": "3042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247436@macro@GPIO_ODR_OD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD2",
    "location": {
      "column": "9",
      "line": "3043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247517@macro@GPIO_ODR_OD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3_Pos",
    "location": {
      "column": "9",
      "line": "3044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247598@macro@GPIO_ODR_OD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3_Msk",
    "location": {
      "column": "9",
      "line": "3045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247697@macro@GPIO_ODR_OD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD3",
    "location": {
      "column": "9",
      "line": "3046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247778@macro@GPIO_ODR_OD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4_Pos",
    "location": {
      "column": "9",
      "line": "3047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247859@macro@GPIO_ODR_OD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4_Msk",
    "location": {
      "column": "9",
      "line": "3048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@247958@macro@GPIO_ODR_OD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD4",
    "location": {
      "column": "9",
      "line": "3049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248039@macro@GPIO_ODR_OD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5_Pos",
    "location": {
      "column": "9",
      "line": "3050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248120@macro@GPIO_ODR_OD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5_Msk",
    "location": {
      "column": "9",
      "line": "3051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248219@macro@GPIO_ODR_OD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD5",
    "location": {
      "column": "9",
      "line": "3052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248300@macro@GPIO_ODR_OD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6_Pos",
    "location": {
      "column": "9",
      "line": "3053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248381@macro@GPIO_ODR_OD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6_Msk",
    "location": {
      "column": "9",
      "line": "3054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248480@macro@GPIO_ODR_OD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD6",
    "location": {
      "column": "9",
      "line": "3055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248561@macro@GPIO_ODR_OD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7_Pos",
    "location": {
      "column": "9",
      "line": "3056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248642@macro@GPIO_ODR_OD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7_Msk",
    "location": {
      "column": "9",
      "line": "3057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248741@macro@GPIO_ODR_OD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD7",
    "location": {
      "column": "9",
      "line": "3058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248822@macro@GPIO_ODR_OD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8_Pos",
    "location": {
      "column": "9",
      "line": "3059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@248903@macro@GPIO_ODR_OD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8_Msk",
    "location": {
      "column": "9",
      "line": "3060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249002@macro@GPIO_ODR_OD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD8",
    "location": {
      "column": "9",
      "line": "3061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249083@macro@GPIO_ODR_OD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9_Pos",
    "location": {
      "column": "9",
      "line": "3062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249164@macro@GPIO_ODR_OD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9_Msk",
    "location": {
      "column": "9",
      "line": "3063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249263@macro@GPIO_ODR_OD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD9",
    "location": {
      "column": "9",
      "line": "3064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249344@macro@GPIO_ODR_OD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10_Pos",
    "location": {
      "column": "9",
      "line": "3065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249425@macro@GPIO_ODR_OD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10_Msk",
    "location": {
      "column": "9",
      "line": "3066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249524@macro@GPIO_ODR_OD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD10",
    "location": {
      "column": "9",
      "line": "3067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249605@macro@GPIO_ODR_OD11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11_Pos",
    "location": {
      "column": "9",
      "line": "3068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249686@macro@GPIO_ODR_OD11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11_Msk",
    "location": {
      "column": "9",
      "line": "3069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249785@macro@GPIO_ODR_OD11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD11",
    "location": {
      "column": "9",
      "line": "3070",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249866@macro@GPIO_ODR_OD12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12_Pos",
    "location": {
      "column": "9",
      "line": "3071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@249947@macro@GPIO_ODR_OD12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12_Msk",
    "location": {
      "column": "9",
      "line": "3072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250046@macro@GPIO_ODR_OD12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD12",
    "location": {
      "column": "9",
      "line": "3073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250127@macro@GPIO_ODR_OD13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13_Pos",
    "location": {
      "column": "9",
      "line": "3074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250208@macro@GPIO_ODR_OD13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13_Msk",
    "location": {
      "column": "9",
      "line": "3075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250307@macro@GPIO_ODR_OD13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD13",
    "location": {
      "column": "9",
      "line": "3076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250388@macro@GPIO_ODR_OD14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14_Pos",
    "location": {
      "column": "9",
      "line": "3077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250469@macro@GPIO_ODR_OD14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14_Msk",
    "location": {
      "column": "9",
      "line": "3078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250568@macro@GPIO_ODR_OD14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD14",
    "location": {
      "column": "9",
      "line": "3079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250649@macro@GPIO_ODR_OD15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15_Pos",
    "location": {
      "column": "9",
      "line": "3080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250730@macro@GPIO_ODR_OD15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15_Msk",
    "location": {
      "column": "9",
      "line": "3081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250829@macro@GPIO_ODR_OD15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_OD15",
    "location": {
      "column": "9",
      "line": "3082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_OD15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250932@macro@GPIO_ODR_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_0",
    "location": {
      "column": "9",
      "line": "3084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@250991@macro@GPIO_ODR_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_1",
    "location": {
      "column": "9",
      "line": "3085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251050@macro@GPIO_ODR_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_2",
    "location": {
      "column": "9",
      "line": "3086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251109@macro@GPIO_ODR_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_3",
    "location": {
      "column": "9",
      "line": "3087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251168@macro@GPIO_ODR_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_4",
    "location": {
      "column": "9",
      "line": "3088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251227@macro@GPIO_ODR_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_5",
    "location": {
      "column": "9",
      "line": "3089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251286@macro@GPIO_ODR_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_6",
    "location": {
      "column": "9",
      "line": "3090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251345@macro@GPIO_ODR_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_7",
    "location": {
      "column": "9",
      "line": "3091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251404@macro@GPIO_ODR_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_8",
    "location": {
      "column": "9",
      "line": "3092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251463@macro@GPIO_ODR_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_9",
    "location": {
      "column": "9",
      "line": "3093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251522@macro@GPIO_ODR_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_10",
    "location": {
      "column": "9",
      "line": "3094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251582@macro@GPIO_ODR_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_11",
    "location": {
      "column": "9",
      "line": "3095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251642@macro@GPIO_ODR_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_12",
    "location": {
      "column": "9",
      "line": "3096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251702@macro@GPIO_ODR_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_13",
    "location": {
      "column": "9",
      "line": "3097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251762@macro@GPIO_ODR_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_14",
    "location": {
      "column": "9",
      "line": "3098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251822@macro@GPIO_ODR_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_15",
    "location": {
      "column": "9",
      "line": "3099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_ODR_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@251966@macro@GPIO_BSRR_BS0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Pos",
    "location": {
      "column": "9",
      "line": "3102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252047@macro@GPIO_BSRR_BS0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0_Msk",
    "location": {
      "column": "9",
      "line": "3103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252146@macro@GPIO_BSRR_BS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0",
    "location": {
      "column": "9",
      "line": "3104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252227@macro@GPIO_BSRR_BS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Pos",
    "location": {
      "column": "9",
      "line": "3105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252308@macro@GPIO_BSRR_BS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1_Msk",
    "location": {
      "column": "9",
      "line": "3106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252407@macro@GPIO_BSRR_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1",
    "location": {
      "column": "9",
      "line": "3107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252488@macro@GPIO_BSRR_BS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Pos",
    "location": {
      "column": "9",
      "line": "3108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252569@macro@GPIO_BSRR_BS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2_Msk",
    "location": {
      "column": "9",
      "line": "3109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252668@macro@GPIO_BSRR_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2",
    "location": {
      "column": "9",
      "line": "3110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252749@macro@GPIO_BSRR_BS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Pos",
    "location": {
      "column": "9",
      "line": "3111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252830@macro@GPIO_BSRR_BS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3_Msk",
    "location": {
      "column": "9",
      "line": "3112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@252929@macro@GPIO_BSRR_BS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3",
    "location": {
      "column": "9",
      "line": "3113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253010@macro@GPIO_BSRR_BS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Pos",
    "location": {
      "column": "9",
      "line": "3114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253091@macro@GPIO_BSRR_BS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4_Msk",
    "location": {
      "column": "9",
      "line": "3115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253190@macro@GPIO_BSRR_BS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4",
    "location": {
      "column": "9",
      "line": "3116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253271@macro@GPIO_BSRR_BS5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Pos",
    "location": {
      "column": "9",
      "line": "3117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253352@macro@GPIO_BSRR_BS5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5_Msk",
    "location": {
      "column": "9",
      "line": "3118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253451@macro@GPIO_BSRR_BS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5",
    "location": {
      "column": "9",
      "line": "3119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253532@macro@GPIO_BSRR_BS6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Pos",
    "location": {
      "column": "9",
      "line": "3120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253613@macro@GPIO_BSRR_BS6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6_Msk",
    "location": {
      "column": "9",
      "line": "3121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253712@macro@GPIO_BSRR_BS6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6",
    "location": {
      "column": "9",
      "line": "3122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253793@macro@GPIO_BSRR_BS7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Pos",
    "location": {
      "column": "9",
      "line": "3123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253874@macro@GPIO_BSRR_BS7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7_Msk",
    "location": {
      "column": "9",
      "line": "3124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@253973@macro@GPIO_BSRR_BS7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7",
    "location": {
      "column": "9",
      "line": "3125",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254054@macro@GPIO_BSRR_BS8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Pos",
    "location": {
      "column": "9",
      "line": "3126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254135@macro@GPIO_BSRR_BS8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8_Msk",
    "location": {
      "column": "9",
      "line": "3127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254234@macro@GPIO_BSRR_BS8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8",
    "location": {
      "column": "9",
      "line": "3128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254315@macro@GPIO_BSRR_BS9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Pos",
    "location": {
      "column": "9",
      "line": "3129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254396@macro@GPIO_BSRR_BS9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9_Msk",
    "location": {
      "column": "9",
      "line": "3130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254495@macro@GPIO_BSRR_BS9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9",
    "location": {
      "column": "9",
      "line": "3131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254576@macro@GPIO_BSRR_BS10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Pos",
    "location": {
      "column": "9",
      "line": "3132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254657@macro@GPIO_BSRR_BS10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10_Msk",
    "location": {
      "column": "9",
      "line": "3133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254756@macro@GPIO_BSRR_BS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10",
    "location": {
      "column": "9",
      "line": "3134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254837@macro@GPIO_BSRR_BS11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Pos",
    "location": {
      "column": "9",
      "line": "3135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@254918@macro@GPIO_BSRR_BS11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11_Msk",
    "location": {
      "column": "9",
      "line": "3136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255017@macro@GPIO_BSRR_BS11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11",
    "location": {
      "column": "9",
      "line": "3137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255098@macro@GPIO_BSRR_BS12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Pos",
    "location": {
      "column": "9",
      "line": "3138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255179@macro@GPIO_BSRR_BS12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12_Msk",
    "location": {
      "column": "9",
      "line": "3139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255278@macro@GPIO_BSRR_BS12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12",
    "location": {
      "column": "9",
      "line": "3140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255359@macro@GPIO_BSRR_BS13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Pos",
    "location": {
      "column": "9",
      "line": "3141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255440@macro@GPIO_BSRR_BS13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13_Msk",
    "location": {
      "column": "9",
      "line": "3142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255539@macro@GPIO_BSRR_BS13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13",
    "location": {
      "column": "9",
      "line": "3143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255620@macro@GPIO_BSRR_BS14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Pos",
    "location": {
      "column": "9",
      "line": "3144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255701@macro@GPIO_BSRR_BS14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14_Msk",
    "location": {
      "column": "9",
      "line": "3145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255800@macro@GPIO_BSRR_BS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14",
    "location": {
      "column": "9",
      "line": "3146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255881@macro@GPIO_BSRR_BS15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Pos",
    "location": {
      "column": "9",
      "line": "3147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@255962@macro@GPIO_BSRR_BS15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15_Msk",
    "location": {
      "column": "9",
      "line": "3148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256061@macro@GPIO_BSRR_BS15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15",
    "location": {
      "column": "9",
      "line": "3149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256142@macro@GPIO_BSRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "3150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256223@macro@GPIO_BSRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "3151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256322@macro@GPIO_BSRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0",
    "location": {
      "column": "9",
      "line": "3152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256403@macro@GPIO_BSRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "3153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256484@macro@GPIO_BSRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "3154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256583@macro@GPIO_BSRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1",
    "location": {
      "column": "9",
      "line": "3155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256664@macro@GPIO_BSRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "3156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256745@macro@GPIO_BSRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "3157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256844@macro@GPIO_BSRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2",
    "location": {
      "column": "9",
      "line": "3158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@256925@macro@GPIO_BSRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "3159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257006@macro@GPIO_BSRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "3160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257105@macro@GPIO_BSRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3",
    "location": {
      "column": "9",
      "line": "3161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257186@macro@GPIO_BSRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "3162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257267@macro@GPIO_BSRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "3163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257366@macro@GPIO_BSRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4",
    "location": {
      "column": "9",
      "line": "3164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257447@macro@GPIO_BSRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "3165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257528@macro@GPIO_BSRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "3166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257627@macro@GPIO_BSRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5",
    "location": {
      "column": "9",
      "line": "3167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257708@macro@GPIO_BSRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "3168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257789@macro@GPIO_BSRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "3169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257888@macro@GPIO_BSRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6",
    "location": {
      "column": "9",
      "line": "3170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@257969@macro@GPIO_BSRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "3171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258050@macro@GPIO_BSRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "3172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258149@macro@GPIO_BSRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7",
    "location": {
      "column": "9",
      "line": "3173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258230@macro@GPIO_BSRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "3174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258311@macro@GPIO_BSRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "3175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258410@macro@GPIO_BSRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8",
    "location": {
      "column": "9",
      "line": "3176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258491@macro@GPIO_BSRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "3177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258572@macro@GPIO_BSRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "3178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258671@macro@GPIO_BSRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9",
    "location": {
      "column": "9",
      "line": "3179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258752@macro@GPIO_BSRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "3180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258833@macro@GPIO_BSRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "3181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@258932@macro@GPIO_BSRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10",
    "location": {
      "column": "9",
      "line": "3182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259013@macro@GPIO_BSRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "3183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259094@macro@GPIO_BSRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "3184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259193@macro@GPIO_BSRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11",
    "location": {
      "column": "9",
      "line": "3185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259274@macro@GPIO_BSRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "3186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259355@macro@GPIO_BSRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "3187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259454@macro@GPIO_BSRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12",
    "location": {
      "column": "9",
      "line": "3188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259535@macro@GPIO_BSRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "3189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259616@macro@GPIO_BSRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "3190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259715@macro@GPIO_BSRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13",
    "location": {
      "column": "9",
      "line": "3191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259796@macro@GPIO_BSRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "3192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259877@macro@GPIO_BSRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "3193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@259976@macro@GPIO_BSRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14",
    "location": {
      "column": "9",
      "line": "3194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260057@macro@GPIO_BSRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "3195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260138@macro@GPIO_BSRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "3196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260237@macro@GPIO_BSRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15",
    "location": {
      "column": "9",
      "line": "3197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260342@macro@GPIO_BSRR_BS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_0",
    "location": {
      "column": "9",
      "line": "3200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260401@macro@GPIO_BSRR_BS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_1",
    "location": {
      "column": "9",
      "line": "3201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260460@macro@GPIO_BSRR_BS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_2",
    "location": {
      "column": "9",
      "line": "3202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260519@macro@GPIO_BSRR_BS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_3",
    "location": {
      "column": "9",
      "line": "3203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260578@macro@GPIO_BSRR_BS_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_4",
    "location": {
      "column": "9",
      "line": "3204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260637@macro@GPIO_BSRR_BS_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_5",
    "location": {
      "column": "9",
      "line": "3205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260696@macro@GPIO_BSRR_BS_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_6",
    "location": {
      "column": "9",
      "line": "3206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260755@macro@GPIO_BSRR_BS_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_7",
    "location": {
      "column": "9",
      "line": "3207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260814@macro@GPIO_BSRR_BS_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_8",
    "location": {
      "column": "9",
      "line": "3208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260873@macro@GPIO_BSRR_BS_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_9",
    "location": {
      "column": "9",
      "line": "3209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260932@macro@GPIO_BSRR_BS_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_10",
    "location": {
      "column": "9",
      "line": "3210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@260992@macro@GPIO_BSRR_BS_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_11",
    "location": {
      "column": "9",
      "line": "3211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261052@macro@GPIO_BSRR_BS_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_12",
    "location": {
      "column": "9",
      "line": "3212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261112@macro@GPIO_BSRR_BS_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_13",
    "location": {
      "column": "9",
      "line": "3213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261172@macro@GPIO_BSRR_BS_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_14",
    "location": {
      "column": "9",
      "line": "3214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261232@macro@GPIO_BSRR_BS_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_15",
    "location": {
      "column": "9",
      "line": "3215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BS_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261292@macro@GPIO_BSRR_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_0",
    "location": {
      "column": "9",
      "line": "3216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261351@macro@GPIO_BSRR_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_1",
    "location": {
      "column": "9",
      "line": "3217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261410@macro@GPIO_BSRR_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_2",
    "location": {
      "column": "9",
      "line": "3218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261469@macro@GPIO_BSRR_BR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_3",
    "location": {
      "column": "9",
      "line": "3219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261528@macro@GPIO_BSRR_BR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_4",
    "location": {
      "column": "9",
      "line": "3220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261587@macro@GPIO_BSRR_BR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_5",
    "location": {
      "column": "9",
      "line": "3221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261646@macro@GPIO_BSRR_BR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_6",
    "location": {
      "column": "9",
      "line": "3222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261705@macro@GPIO_BSRR_BR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_7",
    "location": {
      "column": "9",
      "line": "3223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261764@macro@GPIO_BSRR_BR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_8",
    "location": {
      "column": "9",
      "line": "3224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261823@macro@GPIO_BSRR_BR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_9",
    "location": {
      "column": "9",
      "line": "3225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261882@macro@GPIO_BSRR_BR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_10",
    "location": {
      "column": "9",
      "line": "3226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@261942@macro@GPIO_BSRR_BR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_11",
    "location": {
      "column": "9",
      "line": "3227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262002@macro@GPIO_BSRR_BR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_12",
    "location": {
      "column": "9",
      "line": "3228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262062@macro@GPIO_BSRR_BR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_13",
    "location": {
      "column": "9",
      "line": "3229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262122@macro@GPIO_BSRR_BR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_14",
    "location": {
      "column": "9",
      "line": "3230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262182@macro@GPIO_BSRR_BR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_15",
    "location": {
      "column": "9",
      "line": "3231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BSRR_BR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262324@macro@GPIO_LCKR_LCK0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Pos",
    "location": {
      "column": "9",
      "line": "3233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262405@macro@GPIO_LCKR_LCK0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0_Msk",
    "location": {
      "column": "9",
      "line": "3234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262504@macro@GPIO_LCKR_LCK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0",
    "location": {
      "column": "9",
      "line": "3235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262585@macro@GPIO_LCKR_LCK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Pos",
    "location": {
      "column": "9",
      "line": "3236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262666@macro@GPIO_LCKR_LCK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1_Msk",
    "location": {
      "column": "9",
      "line": "3237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262765@macro@GPIO_LCKR_LCK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1",
    "location": {
      "column": "9",
      "line": "3238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262846@macro@GPIO_LCKR_LCK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Pos",
    "location": {
      "column": "9",
      "line": "3239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@262927@macro@GPIO_LCKR_LCK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2_Msk",
    "location": {
      "column": "9",
      "line": "3240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263026@macro@GPIO_LCKR_LCK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2",
    "location": {
      "column": "9",
      "line": "3241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263107@macro@GPIO_LCKR_LCK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Pos",
    "location": {
      "column": "9",
      "line": "3242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263188@macro@GPIO_LCKR_LCK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3_Msk",
    "location": {
      "column": "9",
      "line": "3243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263287@macro@GPIO_LCKR_LCK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3",
    "location": {
      "column": "9",
      "line": "3244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263368@macro@GPIO_LCKR_LCK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Pos",
    "location": {
      "column": "9",
      "line": "3245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263449@macro@GPIO_LCKR_LCK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4_Msk",
    "location": {
      "column": "9",
      "line": "3246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263548@macro@GPIO_LCKR_LCK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4",
    "location": {
      "column": "9",
      "line": "3247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263629@macro@GPIO_LCKR_LCK5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Pos",
    "location": {
      "column": "9",
      "line": "3248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263710@macro@GPIO_LCKR_LCK5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5_Msk",
    "location": {
      "column": "9",
      "line": "3249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263809@macro@GPIO_LCKR_LCK5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5",
    "location": {
      "column": "9",
      "line": "3250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263890@macro@GPIO_LCKR_LCK6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Pos",
    "location": {
      "column": "9",
      "line": "3251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@263971@macro@GPIO_LCKR_LCK6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6_Msk",
    "location": {
      "column": "9",
      "line": "3252",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264070@macro@GPIO_LCKR_LCK6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6",
    "location": {
      "column": "9",
      "line": "3253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264151@macro@GPIO_LCKR_LCK7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Pos",
    "location": {
      "column": "9",
      "line": "3254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264232@macro@GPIO_LCKR_LCK7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7_Msk",
    "location": {
      "column": "9",
      "line": "3255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264331@macro@GPIO_LCKR_LCK7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7",
    "location": {
      "column": "9",
      "line": "3256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264412@macro@GPIO_LCKR_LCK8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Pos",
    "location": {
      "column": "9",
      "line": "3257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264493@macro@GPIO_LCKR_LCK8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8_Msk",
    "location": {
      "column": "9",
      "line": "3258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264592@macro@GPIO_LCKR_LCK8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8",
    "location": {
      "column": "9",
      "line": "3259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264673@macro@GPIO_LCKR_LCK9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Pos",
    "location": {
      "column": "9",
      "line": "3260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264754@macro@GPIO_LCKR_LCK9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9_Msk",
    "location": {
      "column": "9",
      "line": "3261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264853@macro@GPIO_LCKR_LCK9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9",
    "location": {
      "column": "9",
      "line": "3262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@264934@macro@GPIO_LCKR_LCK10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Pos",
    "location": {
      "column": "9",
      "line": "3263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265015@macro@GPIO_LCKR_LCK10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10_Msk",
    "location": {
      "column": "9",
      "line": "3264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265114@macro@GPIO_LCKR_LCK10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10",
    "location": {
      "column": "9",
      "line": "3265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265195@macro@GPIO_LCKR_LCK11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Pos",
    "location": {
      "column": "9",
      "line": "3266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265276@macro@GPIO_LCKR_LCK11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11_Msk",
    "location": {
      "column": "9",
      "line": "3267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265375@macro@GPIO_LCKR_LCK11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11",
    "location": {
      "column": "9",
      "line": "3268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265456@macro@GPIO_LCKR_LCK12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Pos",
    "location": {
      "column": "9",
      "line": "3269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265537@macro@GPIO_LCKR_LCK12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12_Msk",
    "location": {
      "column": "9",
      "line": "3270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265636@macro@GPIO_LCKR_LCK12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12",
    "location": {
      "column": "9",
      "line": "3271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265717@macro@GPIO_LCKR_LCK13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Pos",
    "location": {
      "column": "9",
      "line": "3272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265798@macro@GPIO_LCKR_LCK13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13_Msk",
    "location": {
      "column": "9",
      "line": "3273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265897@macro@GPIO_LCKR_LCK13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13",
    "location": {
      "column": "9",
      "line": "3274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@265978@macro@GPIO_LCKR_LCK14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Pos",
    "location": {
      "column": "9",
      "line": "3275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266059@macro@GPIO_LCKR_LCK14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14_Msk",
    "location": {
      "column": "9",
      "line": "3276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266158@macro@GPIO_LCKR_LCK14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14",
    "location": {
      "column": "9",
      "line": "3277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266239@macro@GPIO_LCKR_LCK15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Pos",
    "location": {
      "column": "9",
      "line": "3278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266320@macro@GPIO_LCKR_LCK15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15_Msk",
    "location": {
      "column": "9",
      "line": "3279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266419@macro@GPIO_LCKR_LCK15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15",
    "location": {
      "column": "9",
      "line": "3280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCK15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266500@macro@GPIO_LCKR_LCKK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Pos",
    "location": {
      "column": "9",
      "line": "3281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266581@macro@GPIO_LCKR_LCKK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK_Msk",
    "location": {
      "column": "9",
      "line": "3282",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCKK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266680@macro@GPIO_LCKR_LCKK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK",
    "location": {
      "column": "9",
      "line": "3283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_LCKR_LCKK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266843@macro@GPIO_AFRL_AFSEL0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_Pos",
    "location": {
      "column": "9",
      "line": "3285",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@266924@macro@GPIO_AFRL_AFSEL0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_Msk",
    "location": {
      "column": "9",
      "line": "3286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267023@macro@GPIO_AFRL_AFSEL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0",
    "location": {
      "column": "9",
      "line": "3287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267104@macro@GPIO_AFRL_AFSEL0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_0",
    "location": {
      "column": "9",
      "line": "3288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267203@macro@GPIO_AFRL_AFSEL0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_1",
    "location": {
      "column": "9",
      "line": "3289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267302@macro@GPIO_AFRL_AFSEL0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_2",
    "location": {
      "column": "9",
      "line": "3290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267401@macro@GPIO_AFRL_AFSEL0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL0_3",
    "location": {
      "column": "9",
      "line": "3291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267500@macro@GPIO_AFRL_AFSEL1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_Pos",
    "location": {
      "column": "9",
      "line": "3292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267581@macro@GPIO_AFRL_AFSEL1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_Msk",
    "location": {
      "column": "9",
      "line": "3293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267680@macro@GPIO_AFRL_AFSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1",
    "location": {
      "column": "9",
      "line": "3294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267761@macro@GPIO_AFRL_AFSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_0",
    "location": {
      "column": "9",
      "line": "3295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267860@macro@GPIO_AFRL_AFSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_1",
    "location": {
      "column": "9",
      "line": "3296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@267959@macro@GPIO_AFRL_AFSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_2",
    "location": {
      "column": "9",
      "line": "3297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268058@macro@GPIO_AFRL_AFSEL1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL1_3",
    "location": {
      "column": "9",
      "line": "3298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268157@macro@GPIO_AFRL_AFSEL2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_Pos",
    "location": {
      "column": "9",
      "line": "3299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268238@macro@GPIO_AFRL_AFSEL2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_Msk",
    "location": {
      "column": "9",
      "line": "3300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268337@macro@GPIO_AFRL_AFSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2",
    "location": {
      "column": "9",
      "line": "3301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268418@macro@GPIO_AFRL_AFSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_0",
    "location": {
      "column": "9",
      "line": "3302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268517@macro@GPIO_AFRL_AFSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_1",
    "location": {
      "column": "9",
      "line": "3303",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268616@macro@GPIO_AFRL_AFSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_2",
    "location": {
      "column": "9",
      "line": "3304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268715@macro@GPIO_AFRL_AFSEL2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL2_3",
    "location": {
      "column": "9",
      "line": "3305",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268814@macro@GPIO_AFRL_AFSEL3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_Pos",
    "location": {
      "column": "9",
      "line": "3306",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268895@macro@GPIO_AFRL_AFSEL3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_Msk",
    "location": {
      "column": "9",
      "line": "3307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@268994@macro@GPIO_AFRL_AFSEL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3",
    "location": {
      "column": "9",
      "line": "3308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269075@macro@GPIO_AFRL_AFSEL3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_0",
    "location": {
      "column": "9",
      "line": "3309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269174@macro@GPIO_AFRL_AFSEL3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_1",
    "location": {
      "column": "9",
      "line": "3310",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269273@macro@GPIO_AFRL_AFSEL3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_2",
    "location": {
      "column": "9",
      "line": "3311",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269372@macro@GPIO_AFRL_AFSEL3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL3_3",
    "location": {
      "column": "9",
      "line": "3312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269471@macro@GPIO_AFRL_AFSEL4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_Pos",
    "location": {
      "column": "9",
      "line": "3313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269552@macro@GPIO_AFRL_AFSEL4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_Msk",
    "location": {
      "column": "9",
      "line": "3314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269651@macro@GPIO_AFRL_AFSEL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4",
    "location": {
      "column": "9",
      "line": "3315",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269732@macro@GPIO_AFRL_AFSEL4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_0",
    "location": {
      "column": "9",
      "line": "3316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269831@macro@GPIO_AFRL_AFSEL4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_1",
    "location": {
      "column": "9",
      "line": "3317",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@269930@macro@GPIO_AFRL_AFSEL4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_2",
    "location": {
      "column": "9",
      "line": "3318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270029@macro@GPIO_AFRL_AFSEL4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL4_3",
    "location": {
      "column": "9",
      "line": "3319",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270128@macro@GPIO_AFRL_AFSEL5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_Pos",
    "location": {
      "column": "9",
      "line": "3320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270209@macro@GPIO_AFRL_AFSEL5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_Msk",
    "location": {
      "column": "9",
      "line": "3321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270308@macro@GPIO_AFRL_AFSEL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5",
    "location": {
      "column": "9",
      "line": "3322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270389@macro@GPIO_AFRL_AFSEL5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_0",
    "location": {
      "column": "9",
      "line": "3323",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270488@macro@GPIO_AFRL_AFSEL5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_1",
    "location": {
      "column": "9",
      "line": "3324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270587@macro@GPIO_AFRL_AFSEL5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_2",
    "location": {
      "column": "9",
      "line": "3325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270686@macro@GPIO_AFRL_AFSEL5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL5_3",
    "location": {
      "column": "9",
      "line": "3326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270785@macro@GPIO_AFRL_AFSEL6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_Pos",
    "location": {
      "column": "9",
      "line": "3327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270866@macro@GPIO_AFRL_AFSEL6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_Msk",
    "location": {
      "column": "9",
      "line": "3328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@270965@macro@GPIO_AFRL_AFSEL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6",
    "location": {
      "column": "9",
      "line": "3329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271046@macro@GPIO_AFRL_AFSEL6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_0",
    "location": {
      "column": "9",
      "line": "3330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271145@macro@GPIO_AFRL_AFSEL6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_1",
    "location": {
      "column": "9",
      "line": "3331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271244@macro@GPIO_AFRL_AFSEL6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_2",
    "location": {
      "column": "9",
      "line": "3332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271343@macro@GPIO_AFRL_AFSEL6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL6_3",
    "location": {
      "column": "9",
      "line": "3333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271442@macro@GPIO_AFRL_AFSEL7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_Pos",
    "location": {
      "column": "9",
      "line": "3334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271523@macro@GPIO_AFRL_AFSEL7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_Msk",
    "location": {
      "column": "9",
      "line": "3335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271622@macro@GPIO_AFRL_AFSEL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7",
    "location": {
      "column": "9",
      "line": "3336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271703@macro@GPIO_AFRL_AFSEL7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_0",
    "location": {
      "column": "9",
      "line": "3337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271802@macro@GPIO_AFRL_AFSEL7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_1",
    "location": {
      "column": "9",
      "line": "3338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@271901@macro@GPIO_AFRL_AFSEL7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_2",
    "location": {
      "column": "9",
      "line": "3339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272000@macro@GPIO_AFRL_AFSEL7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFSEL7_3",
    "location": {
      "column": "9",
      "line": "3340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFSEL7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272123@macro@GPIO_AFRL_AFRL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0",
    "location": {
      "column": "9",
      "line": "3343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272186@macro@GPIO_AFRL_AFRL0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_0",
    "location": {
      "column": "9",
      "line": "3344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272251@macro@GPIO_AFRL_AFRL0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_1",
    "location": {
      "column": "9",
      "line": "3345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272316@macro@GPIO_AFRL_AFRL0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_2",
    "location": {
      "column": "9",
      "line": "3346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272381@macro@GPIO_AFRL_AFRL0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL0_3",
    "location": {
      "column": "9",
      "line": "3347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272446@macro@GPIO_AFRL_AFRL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1",
    "location": {
      "column": "9",
      "line": "3348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272509@macro@GPIO_AFRL_AFRL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_0",
    "location": {
      "column": "9",
      "line": "3349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272574@macro@GPIO_AFRL_AFRL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_1",
    "location": {
      "column": "9",
      "line": "3350",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272639@macro@GPIO_AFRL_AFRL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_2",
    "location": {
      "column": "9",
      "line": "3351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272704@macro@GPIO_AFRL_AFRL1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL1_3",
    "location": {
      "column": "9",
      "line": "3352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272769@macro@GPIO_AFRL_AFRL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2",
    "location": {
      "column": "9",
      "line": "3353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272832@macro@GPIO_AFRL_AFRL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_0",
    "location": {
      "column": "9",
      "line": "3354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272897@macro@GPIO_AFRL_AFRL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_1",
    "location": {
      "column": "9",
      "line": "3355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@272962@macro@GPIO_AFRL_AFRL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_2",
    "location": {
      "column": "9",
      "line": "3356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273027@macro@GPIO_AFRL_AFRL2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL2_3",
    "location": {
      "column": "9",
      "line": "3357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273092@macro@GPIO_AFRL_AFRL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3",
    "location": {
      "column": "9",
      "line": "3358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273155@macro@GPIO_AFRL_AFRL3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_0",
    "location": {
      "column": "9",
      "line": "3359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273220@macro@GPIO_AFRL_AFRL3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_1",
    "location": {
      "column": "9",
      "line": "3360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273285@macro@GPIO_AFRL_AFRL3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_2",
    "location": {
      "column": "9",
      "line": "3361",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273350@macro@GPIO_AFRL_AFRL3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL3_3",
    "location": {
      "column": "9",
      "line": "3362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273415@macro@GPIO_AFRL_AFRL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4",
    "location": {
      "column": "9",
      "line": "3363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273478@macro@GPIO_AFRL_AFRL4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_0",
    "location": {
      "column": "9",
      "line": "3364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273543@macro@GPIO_AFRL_AFRL4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_1",
    "location": {
      "column": "9",
      "line": "3365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273608@macro@GPIO_AFRL_AFRL4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_2",
    "location": {
      "column": "9",
      "line": "3366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273673@macro@GPIO_AFRL_AFRL4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL4_3",
    "location": {
      "column": "9",
      "line": "3367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273738@macro@GPIO_AFRL_AFRL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5",
    "location": {
      "column": "9",
      "line": "3368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273801@macro@GPIO_AFRL_AFRL5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_0",
    "location": {
      "column": "9",
      "line": "3369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273866@macro@GPIO_AFRL_AFRL5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_1",
    "location": {
      "column": "9",
      "line": "3370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273931@macro@GPIO_AFRL_AFRL5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_2",
    "location": {
      "column": "9",
      "line": "3371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@273996@macro@GPIO_AFRL_AFRL5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL5_3",
    "location": {
      "column": "9",
      "line": "3372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274061@macro@GPIO_AFRL_AFRL6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6",
    "location": {
      "column": "9",
      "line": "3373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274124@macro@GPIO_AFRL_AFRL6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_0",
    "location": {
      "column": "9",
      "line": "3374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274189@macro@GPIO_AFRL_AFRL6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_1",
    "location": {
      "column": "9",
      "line": "3375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274254@macro@GPIO_AFRL_AFRL6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_2",
    "location": {
      "column": "9",
      "line": "3376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274319@macro@GPIO_AFRL_AFRL6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL6_3",
    "location": {
      "column": "9",
      "line": "3377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274384@macro@GPIO_AFRL_AFRL7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7",
    "location": {
      "column": "9",
      "line": "3378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274447@macro@GPIO_AFRL_AFRL7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_0",
    "location": {
      "column": "9",
      "line": "3379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274512@macro@GPIO_AFRL_AFRL7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_1",
    "location": {
      "column": "9",
      "line": "3380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274577@macro@GPIO_AFRL_AFRL7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_2",
    "location": {
      "column": "9",
      "line": "3381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274642@macro@GPIO_AFRL_AFRL7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRL_AFRL7_3",
    "location": {
      "column": "9",
      "line": "3382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRL_AFRL7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274791@macro@GPIO_AFRH_AFSEL8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_Pos",
    "location": {
      "column": "9",
      "line": "3385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274872@macro@GPIO_AFRH_AFSEL8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_Msk",
    "location": {
      "column": "9",
      "line": "3386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@274971@macro@GPIO_AFRH_AFSEL8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8",
    "location": {
      "column": "9",
      "line": "3387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275052@macro@GPIO_AFRH_AFSEL8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_0",
    "location": {
      "column": "9",
      "line": "3388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275151@macro@GPIO_AFRH_AFSEL8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_1",
    "location": {
      "column": "9",
      "line": "3389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275250@macro@GPIO_AFRH_AFSEL8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_2",
    "location": {
      "column": "9",
      "line": "3390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275349@macro@GPIO_AFRH_AFSEL8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL8_3",
    "location": {
      "column": "9",
      "line": "3391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275448@macro@GPIO_AFRH_AFSEL9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_Pos",
    "location": {
      "column": "9",
      "line": "3392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275529@macro@GPIO_AFRH_AFSEL9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_Msk",
    "location": {
      "column": "9",
      "line": "3393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275628@macro@GPIO_AFRH_AFSEL9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9",
    "location": {
      "column": "9",
      "line": "3394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275709@macro@GPIO_AFRH_AFSEL9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_0",
    "location": {
      "column": "9",
      "line": "3395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275808@macro@GPIO_AFRH_AFSEL9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_1",
    "location": {
      "column": "9",
      "line": "3396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@275907@macro@GPIO_AFRH_AFSEL9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_2",
    "location": {
      "column": "9",
      "line": "3397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276006@macro@GPIO_AFRH_AFSEL9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL9_3",
    "location": {
      "column": "9",
      "line": "3398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276105@macro@GPIO_AFRH_AFSEL10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_Pos",
    "location": {
      "column": "9",
      "line": "3399",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276186@macro@GPIO_AFRH_AFSEL10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_Msk",
    "location": {
      "column": "9",
      "line": "3400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276285@macro@GPIO_AFRH_AFSEL10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10",
    "location": {
      "column": "9",
      "line": "3401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276366@macro@GPIO_AFRH_AFSEL10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_0",
    "location": {
      "column": "9",
      "line": "3402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276465@macro@GPIO_AFRH_AFSEL10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_1",
    "location": {
      "column": "9",
      "line": "3403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276564@macro@GPIO_AFRH_AFSEL10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_2",
    "location": {
      "column": "9",
      "line": "3404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276663@macro@GPIO_AFRH_AFSEL10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL10_3",
    "location": {
      "column": "9",
      "line": "3405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276762@macro@GPIO_AFRH_AFSEL11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_Pos",
    "location": {
      "column": "9",
      "line": "3406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276843@macro@GPIO_AFRH_AFSEL11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_Msk",
    "location": {
      "column": "9",
      "line": "3407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@276942@macro@GPIO_AFRH_AFSEL11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11",
    "location": {
      "column": "9",
      "line": "3408",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277023@macro@GPIO_AFRH_AFSEL11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_0",
    "location": {
      "column": "9",
      "line": "3409",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277122@macro@GPIO_AFRH_AFSEL11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_1",
    "location": {
      "column": "9",
      "line": "3410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277221@macro@GPIO_AFRH_AFSEL11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_2",
    "location": {
      "column": "9",
      "line": "3411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277320@macro@GPIO_AFRH_AFSEL11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL11_3",
    "location": {
      "column": "9",
      "line": "3412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277419@macro@GPIO_AFRH_AFSEL12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_Pos",
    "location": {
      "column": "9",
      "line": "3413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277500@macro@GPIO_AFRH_AFSEL12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_Msk",
    "location": {
      "column": "9",
      "line": "3414",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277599@macro@GPIO_AFRH_AFSEL12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12",
    "location": {
      "column": "9",
      "line": "3415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277680@macro@GPIO_AFRH_AFSEL12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_0",
    "location": {
      "column": "9",
      "line": "3416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277779@macro@GPIO_AFRH_AFSEL12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_1",
    "location": {
      "column": "9",
      "line": "3417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277878@macro@GPIO_AFRH_AFSEL12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_2",
    "location": {
      "column": "9",
      "line": "3418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@277977@macro@GPIO_AFRH_AFSEL12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL12_3",
    "location": {
      "column": "9",
      "line": "3419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278076@macro@GPIO_AFRH_AFSEL13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_Pos",
    "location": {
      "column": "9",
      "line": "3420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278157@macro@GPIO_AFRH_AFSEL13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_Msk",
    "location": {
      "column": "9",
      "line": "3421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278256@macro@GPIO_AFRH_AFSEL13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13",
    "location": {
      "column": "9",
      "line": "3422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278337@macro@GPIO_AFRH_AFSEL13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_0",
    "location": {
      "column": "9",
      "line": "3423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278436@macro@GPIO_AFRH_AFSEL13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_1",
    "location": {
      "column": "9",
      "line": "3424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278535@macro@GPIO_AFRH_AFSEL13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_2",
    "location": {
      "column": "9",
      "line": "3425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278634@macro@GPIO_AFRH_AFSEL13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL13_3",
    "location": {
      "column": "9",
      "line": "3426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278733@macro@GPIO_AFRH_AFSEL14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_Pos",
    "location": {
      "column": "9",
      "line": "3427",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278814@macro@GPIO_AFRH_AFSEL14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_Msk",
    "location": {
      "column": "9",
      "line": "3428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278913@macro@GPIO_AFRH_AFSEL14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14",
    "location": {
      "column": "9",
      "line": "3429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@278994@macro@GPIO_AFRH_AFSEL14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_0",
    "location": {
      "column": "9",
      "line": "3430",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279093@macro@GPIO_AFRH_AFSEL14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_1",
    "location": {
      "column": "9",
      "line": "3431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279192@macro@GPIO_AFRH_AFSEL14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_2",
    "location": {
      "column": "9",
      "line": "3432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279291@macro@GPIO_AFRH_AFSEL14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL14_3",
    "location": {
      "column": "9",
      "line": "3433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279390@macro@GPIO_AFRH_AFSEL15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_Pos",
    "location": {
      "column": "9",
      "line": "3434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279471@macro@GPIO_AFRH_AFSEL15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_Msk",
    "location": {
      "column": "9",
      "line": "3435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279570@macro@GPIO_AFRH_AFSEL15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15",
    "location": {
      "column": "9",
      "line": "3436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279651@macro@GPIO_AFRH_AFSEL15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_0",
    "location": {
      "column": "9",
      "line": "3437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279750@macro@GPIO_AFRH_AFSEL15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_1",
    "location": {
      "column": "9",
      "line": "3438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279849@macro@GPIO_AFRH_AFSEL15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_2",
    "location": {
      "column": "9",
      "line": "3439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@279948@macro@GPIO_AFRH_AFSEL15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFSEL15_3",
    "location": {
      "column": "9",
      "line": "3440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFSEL15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280071@macro@GPIO_AFRH_AFRH0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0",
    "location": {
      "column": "9",
      "line": "3443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280134@macro@GPIO_AFRH_AFRH0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_0",
    "location": {
      "column": "9",
      "line": "3444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280199@macro@GPIO_AFRH_AFRH0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_1",
    "location": {
      "column": "9",
      "line": "3445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280264@macro@GPIO_AFRH_AFRH0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_2",
    "location": {
      "column": "9",
      "line": "3446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280329@macro@GPIO_AFRH_AFRH0_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH0_3",
    "location": {
      "column": "9",
      "line": "3447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH0_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280394@macro@GPIO_AFRH_AFRH1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1",
    "location": {
      "column": "9",
      "line": "3448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280457@macro@GPIO_AFRH_AFRH1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_0",
    "location": {
      "column": "9",
      "line": "3449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280522@macro@GPIO_AFRH_AFRH1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_1",
    "location": {
      "column": "9",
      "line": "3450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280587@macro@GPIO_AFRH_AFRH1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_2",
    "location": {
      "column": "9",
      "line": "3451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280652@macro@GPIO_AFRH_AFRH1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH1_3",
    "location": {
      "column": "9",
      "line": "3452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280717@macro@GPIO_AFRH_AFRH2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2",
    "location": {
      "column": "9",
      "line": "3453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280781@macro@GPIO_AFRH_AFRH2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_0",
    "location": {
      "column": "9",
      "line": "3454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280847@macro@GPIO_AFRH_AFRH2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_1",
    "location": {
      "column": "9",
      "line": "3455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280913@macro@GPIO_AFRH_AFRH2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_2",
    "location": {
      "column": "9",
      "line": "3456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@280979@macro@GPIO_AFRH_AFRH2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH2_3",
    "location": {
      "column": "9",
      "line": "3457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281045@macro@GPIO_AFRH_AFRH3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3",
    "location": {
      "column": "9",
      "line": "3458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281109@macro@GPIO_AFRH_AFRH3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_0",
    "location": {
      "column": "9",
      "line": "3459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281175@macro@GPIO_AFRH_AFRH3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_1",
    "location": {
      "column": "9",
      "line": "3460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281241@macro@GPIO_AFRH_AFRH3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_2",
    "location": {
      "column": "9",
      "line": "3461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281307@macro@GPIO_AFRH_AFRH3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH3_3",
    "location": {
      "column": "9",
      "line": "3462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281373@macro@GPIO_AFRH_AFRH4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4",
    "location": {
      "column": "9",
      "line": "3463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281437@macro@GPIO_AFRH_AFRH4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_0",
    "location": {
      "column": "9",
      "line": "3464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281503@macro@GPIO_AFRH_AFRH4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_1",
    "location": {
      "column": "9",
      "line": "3465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281569@macro@GPIO_AFRH_AFRH4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_2",
    "location": {
      "column": "9",
      "line": "3466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281635@macro@GPIO_AFRH_AFRH4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH4_3",
    "location": {
      "column": "9",
      "line": "3467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281701@macro@GPIO_AFRH_AFRH5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5",
    "location": {
      "column": "9",
      "line": "3468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281765@macro@GPIO_AFRH_AFRH5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_0",
    "location": {
      "column": "9",
      "line": "3469",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281831@macro@GPIO_AFRH_AFRH5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_1",
    "location": {
      "column": "9",
      "line": "3470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281897@macro@GPIO_AFRH_AFRH5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_2",
    "location": {
      "column": "9",
      "line": "3471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@281963@macro@GPIO_AFRH_AFRH5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH5_3",
    "location": {
      "column": "9",
      "line": "3472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282029@macro@GPIO_AFRH_AFRH6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6",
    "location": {
      "column": "9",
      "line": "3473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282093@macro@GPIO_AFRH_AFRH6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_0",
    "location": {
      "column": "9",
      "line": "3474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282159@macro@GPIO_AFRH_AFRH6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_1",
    "location": {
      "column": "9",
      "line": "3475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282225@macro@GPIO_AFRH_AFRH6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_2",
    "location": {
      "column": "9",
      "line": "3476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282291@macro@GPIO_AFRH_AFRH6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH6_3",
    "location": {
      "column": "9",
      "line": "3477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282357@macro@GPIO_AFRH_AFRH7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7",
    "location": {
      "column": "9",
      "line": "3478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282421@macro@GPIO_AFRH_AFRH7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_0",
    "location": {
      "column": "9",
      "line": "3479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282487@macro@GPIO_AFRH_AFRH7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_1",
    "location": {
      "column": "9",
      "line": "3480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282553@macro@GPIO_AFRH_AFRH7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_2",
    "location": {
      "column": "9",
      "line": "3481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282619@macro@GPIO_AFRH_AFRH7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AFRH_AFRH7_3",
    "location": {
      "column": "9",
      "line": "3482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_AFRH_AFRH7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282768@macro@GPIO_BRR_BR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Pos",
    "location": {
      "column": "9",
      "line": "3485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282849@macro@GPIO_BRR_BR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0_Msk",
    "location": {
      "column": "9",
      "line": "3486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@282948@macro@GPIO_BRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0",
    "location": {
      "column": "9",
      "line": "3487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283029@macro@GPIO_BRR_BR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Pos",
    "location": {
      "column": "9",
      "line": "3488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283110@macro@GPIO_BRR_BR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1_Msk",
    "location": {
      "column": "9",
      "line": "3489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283209@macro@GPIO_BRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1",
    "location": {
      "column": "9",
      "line": "3490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283290@macro@GPIO_BRR_BR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Pos",
    "location": {
      "column": "9",
      "line": "3491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283371@macro@GPIO_BRR_BR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2_Msk",
    "location": {
      "column": "9",
      "line": "3492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283470@macro@GPIO_BRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2",
    "location": {
      "column": "9",
      "line": "3493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283551@macro@GPIO_BRR_BR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Pos",
    "location": {
      "column": "9",
      "line": "3494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283632@macro@GPIO_BRR_BR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3_Msk",
    "location": {
      "column": "9",
      "line": "3495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283731@macro@GPIO_BRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3",
    "location": {
      "column": "9",
      "line": "3496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283812@macro@GPIO_BRR_BR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Pos",
    "location": {
      "column": "9",
      "line": "3497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283893@macro@GPIO_BRR_BR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4_Msk",
    "location": {
      "column": "9",
      "line": "3498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@283992@macro@GPIO_BRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4",
    "location": {
      "column": "9",
      "line": "3499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284073@macro@GPIO_BRR_BR5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Pos",
    "location": {
      "column": "9",
      "line": "3500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284154@macro@GPIO_BRR_BR5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5_Msk",
    "location": {
      "column": "9",
      "line": "3501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284253@macro@GPIO_BRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5",
    "location": {
      "column": "9",
      "line": "3502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284334@macro@GPIO_BRR_BR6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Pos",
    "location": {
      "column": "9",
      "line": "3503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284415@macro@GPIO_BRR_BR6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6_Msk",
    "location": {
      "column": "9",
      "line": "3504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284514@macro@GPIO_BRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6",
    "location": {
      "column": "9",
      "line": "3505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284595@macro@GPIO_BRR_BR7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Pos",
    "location": {
      "column": "9",
      "line": "3506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284676@macro@GPIO_BRR_BR7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7_Msk",
    "location": {
      "column": "9",
      "line": "3507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284775@macro@GPIO_BRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7",
    "location": {
      "column": "9",
      "line": "3508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284856@macro@GPIO_BRR_BR8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Pos",
    "location": {
      "column": "9",
      "line": "3509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@284937@macro@GPIO_BRR_BR8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8_Msk",
    "location": {
      "column": "9",
      "line": "3510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285036@macro@GPIO_BRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8",
    "location": {
      "column": "9",
      "line": "3511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285117@macro@GPIO_BRR_BR9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Pos",
    "location": {
      "column": "9",
      "line": "3512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285198@macro@GPIO_BRR_BR9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9_Msk",
    "location": {
      "column": "9",
      "line": "3513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285297@macro@GPIO_BRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9",
    "location": {
      "column": "9",
      "line": "3514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285378@macro@GPIO_BRR_BR10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Pos",
    "location": {
      "column": "9",
      "line": "3515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285459@macro@GPIO_BRR_BR10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10_Msk",
    "location": {
      "column": "9",
      "line": "3516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285558@macro@GPIO_BRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10",
    "location": {
      "column": "9",
      "line": "3517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285639@macro@GPIO_BRR_BR11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Pos",
    "location": {
      "column": "9",
      "line": "3518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285720@macro@GPIO_BRR_BR11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11_Msk",
    "location": {
      "column": "9",
      "line": "3519",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285819@macro@GPIO_BRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11",
    "location": {
      "column": "9",
      "line": "3520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285900@macro@GPIO_BRR_BR12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Pos",
    "location": {
      "column": "9",
      "line": "3521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@285981@macro@GPIO_BRR_BR12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12_Msk",
    "location": {
      "column": "9",
      "line": "3522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286080@macro@GPIO_BRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12",
    "location": {
      "column": "9",
      "line": "3523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286161@macro@GPIO_BRR_BR13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Pos",
    "location": {
      "column": "9",
      "line": "3524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286242@macro@GPIO_BRR_BR13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13_Msk",
    "location": {
      "column": "9",
      "line": "3525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286341@macro@GPIO_BRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13",
    "location": {
      "column": "9",
      "line": "3526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286422@macro@GPIO_BRR_BR14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Pos",
    "location": {
      "column": "9",
      "line": "3527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286503@macro@GPIO_BRR_BR14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14_Msk",
    "location": {
      "column": "9",
      "line": "3528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286602@macro@GPIO_BRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14",
    "location": {
      "column": "9",
      "line": "3529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286683@macro@GPIO_BRR_BR15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Pos",
    "location": {
      "column": "9",
      "line": "3530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286764@macro@GPIO_BRR_BR15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15_Msk",
    "location": {
      "column": "9",
      "line": "3531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@286863@macro@GPIO_BRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15",
    "location": {
      "column": "9",
      "line": "3532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "GPIO_BRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287440@macro@I2C_CR1_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Pos",
    "location": {
      "column": "9",
      "line": "3541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287521@macro@I2C_CR1_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE_Msk",
    "location": {
      "column": "9",
      "line": "3542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287620@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "9",
      "line": "3543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287753@macro@I2C_CR1_SMBUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Pos",
    "location": {
      "column": "9",
      "line": "3544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287834@macro@I2C_CR1_SMBUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS_Msk",
    "location": {
      "column": "9",
      "line": "3545",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@287933@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "9",
      "line": "3546",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288066@macro@I2C_CR1_SMBTYPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Pos",
    "location": {
      "column": "9",
      "line": "3547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288147@macro@I2C_CR1_SMBTYPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE_Msk",
    "location": {
      "column": "9",
      "line": "3548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBTYPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288246@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "9",
      "line": "3549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288379@macro@I2C_CR1_ENARP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Pos",
    "location": {
      "column": "9",
      "line": "3550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENARP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288460@macro@I2C_CR1_ENARP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP_Msk",
    "location": {
      "column": "9",
      "line": "3551",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENARP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288559@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "9",
      "line": "3552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288692@macro@I2C_CR1_ENPEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Pos",
    "location": {
      "column": "9",
      "line": "3553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENPEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288773@macro@I2C_CR1_ENPEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC_Msk",
    "location": {
      "column": "9",
      "line": "3554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENPEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@288872@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "9",
      "line": "3555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289005@macro@I2C_CR1_ENGC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Pos",
    "location": {
      "column": "9",
      "line": "3556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENGC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289086@macro@I2C_CR1_ENGC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC_Msk",
    "location": {
      "column": "9",
      "line": "3557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENGC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289185@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "9",
      "line": "3558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289318@macro@I2C_CR1_NOSTRETCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Pos",
    "location": {
      "column": "9",
      "line": "3559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289399@macro@I2C_CR1_NOSTRETCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH_Msk",
    "location": {
      "column": "9",
      "line": "3560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289498@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "9",
      "line": "3561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289631@macro@I2C_CR1_START_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Pos",
    "location": {
      "column": "9",
      "line": "3562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_START_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289712@macro@I2C_CR1_START_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START_Msk",
    "location": {
      "column": "9",
      "line": "3563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_START_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289811@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "9",
      "line": "3564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@289944@macro@I2C_CR1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "3565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290025@macro@I2C_CR1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "3566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290124@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "9",
      "line": "3567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290257@macro@I2C_CR1_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Pos",
    "location": {
      "column": "9",
      "line": "3568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290338@macro@I2C_CR1_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK_Msk",
    "location": {
      "column": "9",
      "line": "3569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290437@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "9",
      "line": "3570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290570@macro@I2C_CR1_POS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Pos",
    "location": {
      "column": "9",
      "line": "3571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_POS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290651@macro@I2C_CR1_POS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS_Msk",
    "location": {
      "column": "9",
      "line": "3572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_POS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290750@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "9",
      "line": "3573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290883@macro@I2C_CR1_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Pos",
    "location": {
      "column": "9",
      "line": "3574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@290964@macro@I2C_CR1_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC_Msk",
    "location": {
      "column": "9",
      "line": "3575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291063@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "9",
      "line": "3576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291196@macro@I2C_CR1_ALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Pos",
    "location": {
      "column": "9",
      "line": "3577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291277@macro@I2C_CR1_ALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT_Msk",
    "location": {
      "column": "9",
      "line": "3578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291376@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "9",
      "line": "3579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291509@macro@I2C_CR1_SWRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Pos",
    "location": {
      "column": "9",
      "line": "3580",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SWRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291590@macro@I2C_CR1_SWRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST_Msk",
    "location": {
      "column": "9",
      "line": "3581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SWRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291689@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "9",
      "line": "3582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291906@macro@I2C_CR2_FREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Pos",
    "location": {
      "column": "9",
      "line": "3585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@291987@macro@I2C_CR2_FREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_Msk",
    "location": {
      "column": "9",
      "line": "3586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292086@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "9",
      "line": "3587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292219@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "9",
      "line": "3588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292318@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "9",
      "line": "3589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292417@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "9",
      "line": "3590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292516@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "9",
      "line": "3591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292615@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "9",
      "line": "3592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292714@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "9",
      "line": "3593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292815@macro@I2C_CR2_ITERREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Pos",
    "location": {
      "column": "9",
      "line": "3595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITERREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292896@macro@I2C_CR2_ITERREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN_Msk",
    "location": {
      "column": "9",
      "line": "3596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITERREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@292995@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "9",
      "line": "3597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293106@macro@I2C_CR2_ITEVTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Pos",
    "location": {
      "column": "9",
      "line": "3598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293187@macro@I2C_CR2_ITEVTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN_Msk",
    "location": {
      "column": "9",
      "line": "3599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITEVTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293286@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "9",
      "line": "3600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293397@macro@I2C_CR2_ITBUFEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Pos",
    "location": {
      "column": "9",
      "line": "3601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293478@macro@I2C_CR2_ITBUFEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN_Msk",
    "location": {
      "column": "9",
      "line": "3602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITBUFEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293577@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "9",
      "line": "3603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293688@macro@I2C_CR2_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "3604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293769@macro@I2C_CR2_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "3605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293868@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "9",
      "line": "3606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@293979@macro@I2C_CR2_LAST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Pos",
    "location": {
      "column": "9",
      "line": "3607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_LAST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294060@macro@I2C_CR2_LAST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST_Msk",
    "location": {
      "column": "9",
      "line": "3608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_LAST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294159@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "9",
      "line": "3609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294354@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "9",
      "line": "3612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294459@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "9",
      "line": "3613",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294566@macro@I2C_OAR1_ADD0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Pos",
    "location": {
      "column": "9",
      "line": "3615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294647@macro@I2C_OAR1_ADD0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0_Msk",
    "location": {
      "column": "9",
      "line": "3616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294746@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "9",
      "line": "3617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294839@macro@I2C_OAR1_ADD1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Pos",
    "location": {
      "column": "9",
      "line": "3618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@294920@macro@I2C_OAR1_ADD1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_Msk",
    "location": {
      "column": "9",
      "line": "3619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295019@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "9",
      "line": "3620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295112@macro@I2C_OAR1_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "3621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295193@macro@I2C_OAR1_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "3622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295292@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "9",
      "line": "3623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295385@macro@I2C_OAR1_ADD3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Pos",
    "location": {
      "column": "9",
      "line": "3624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295466@macro@I2C_OAR1_ADD3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3_Msk",
    "location": {
      "column": "9",
      "line": "3625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295565@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "9",
      "line": "3626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295658@macro@I2C_OAR1_ADD4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Pos",
    "location": {
      "column": "9",
      "line": "3627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295739@macro@I2C_OAR1_ADD4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4_Msk",
    "location": {
      "column": "9",
      "line": "3628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295838@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "9",
      "line": "3629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@295931@macro@I2C_OAR1_ADD5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Pos",
    "location": {
      "column": "9",
      "line": "3630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296012@macro@I2C_OAR1_ADD5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5_Msk",
    "location": {
      "column": "9",
      "line": "3631",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296111@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "9",
      "line": "3632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296204@macro@I2C_OAR1_ADD6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Pos",
    "location": {
      "column": "9",
      "line": "3633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296285@macro@I2C_OAR1_ADD6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6_Msk",
    "location": {
      "column": "9",
      "line": "3634",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296384@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "9",
      "line": "3635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296477@macro@I2C_OAR1_ADD7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Pos",
    "location": {
      "column": "9",
      "line": "3636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296558@macro@I2C_OAR1_ADD7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7_Msk",
    "location": {
      "column": "9",
      "line": "3637",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296657@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "9",
      "line": "3638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296750@macro@I2C_OAR1_ADD8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Pos",
    "location": {
      "column": "9",
      "line": "3639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296831@macro@I2C_OAR1_ADD8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_Msk",
    "location": {
      "column": "9",
      "line": "3640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@296930@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "9",
      "line": "3641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297023@macro@I2C_OAR1_ADD9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Pos",
    "location": {
      "column": "9",
      "line": "3642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297104@macro@I2C_OAR1_ADD9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9_Msk",
    "location": {
      "column": "9",
      "line": "3643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297203@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "9",
      "line": "3644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297298@macro@I2C_OAR1_ADDMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Pos",
    "location": {
      "column": "9",
      "line": "3646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297379@macro@I2C_OAR1_ADDMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE_Msk",
    "location": {
      "column": "9",
      "line": "3647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADDMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297478@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "9",
      "line": "3648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297678@macro@I2C_OAR2_ENDUAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Pos",
    "location": {
      "column": "9",
      "line": "3651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297759@macro@I2C_OAR2_ENDUAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL_Msk",
    "location": {
      "column": "9",
      "line": "3652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ENDUAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297858@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "9",
      "line": "3653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@297973@macro@I2C_OAR2_ADD2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Pos",
    "location": {
      "column": "9",
      "line": "3654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ADD2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298054@macro@I2C_OAR2_ADD2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2_Msk",
    "location": {
      "column": "9",
      "line": "3655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ADD2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298153@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "9",
      "line": "3656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298352@macro@I2C_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "3659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298433@macro@I2C_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "3660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298532@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "9",
      "line": "3661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298731@macro@I2C_SR1_SB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Pos",
    "location": {
      "column": "9",
      "line": "3664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298812@macro@I2C_SR1_SB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB_Msk",
    "location": {
      "column": "9",
      "line": "3665",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@298911@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "9",
      "line": "3666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299046@macro@I2C_SR1_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "3667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299127@macro@I2C_SR1_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "3668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299226@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "9",
      "line": "3669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299361@macro@I2C_SR1_BTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Pos",
    "location": {
      "column": "9",
      "line": "3670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299442@macro@I2C_SR1_BTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF_Msk",
    "location": {
      "column": "9",
      "line": "3671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299541@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "9",
      "line": "3672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299676@macro@I2C_SR1_ADD10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Pos",
    "location": {
      "column": "9",
      "line": "3673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADD10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299757@macro@I2C_SR1_ADD10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10_Msk",
    "location": {
      "column": "9",
      "line": "3674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADD10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299856@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "9",
      "line": "3675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@299991@macro@I2C_SR1_STOPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Pos",
    "location": {
      "column": "9",
      "line": "3676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_STOPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300072@macro@I2C_SR1_STOPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF_Msk",
    "location": {
      "column": "9",
      "line": "3677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_STOPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300171@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "9",
      "line": "3678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300306@macro@I2C_SR1_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "3679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300387@macro@I2C_SR1_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "3680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300486@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "9",
      "line": "3681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300621@macro@I2C_SR1_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Pos",
    "location": {
      "column": "9",
      "line": "3682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300702@macro@I2C_SR1_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE_Msk",
    "location": {
      "column": "9",
      "line": "3683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300801@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "9",
      "line": "3684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@300936@macro@I2C_SR1_BERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Pos",
    "location": {
      "column": "9",
      "line": "3685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301017@macro@I2C_SR1_BERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR_Msk",
    "location": {
      "column": "9",
      "line": "3686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301116@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "9",
      "line": "3687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301251@macro@I2C_SR1_ARLO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Pos",
    "location": {
      "column": "9",
      "line": "3688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ARLO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301332@macro@I2C_SR1_ARLO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO_Msk",
    "location": {
      "column": "9",
      "line": "3689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ARLO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301431@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "9",
      "line": "3690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301566@macro@I2C_SR1_AF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Pos",
    "location": {
      "column": "9",
      "line": "3691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_AF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301647@macro@I2C_SR1_AF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF_Msk",
    "location": {
      "column": "9",
      "line": "3692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_AF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301746@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "9",
      "line": "3693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301881@macro@I2C_SR1_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Pos",
    "location": {
      "column": "9",
      "line": "3694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@301962@macro@I2C_SR1_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR_Msk",
    "location": {
      "column": "9",
      "line": "3695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302061@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "9",
      "line": "3696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302196@macro@I2C_SR1_PECERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Pos",
    "location": {
      "column": "9",
      "line": "3697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_PECERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302277@macro@I2C_SR1_PECERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR_Msk",
    "location": {
      "column": "9",
      "line": "3698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_PECERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302376@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "9",
      "line": "3699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302511@macro@I2C_SR1_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "3700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302592@macro@I2C_SR1_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "3701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302691@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "9",
      "line": "3702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302826@macro@I2C_SR1_SMBALERT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Pos",
    "location": {
      "column": "9",
      "line": "3703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@302907@macro@I2C_SR1_SMBALERT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT_Msk",
    "location": {
      "column": "9",
      "line": "3704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SMBALERT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303006@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "9",
      "line": "3705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303225@macro@I2C_SR2_MSL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Pos",
    "location": {
      "column": "9",
      "line": "3708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_MSL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303306@macro@I2C_SR2_MSL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL_Msk",
    "location": {
      "column": "9",
      "line": "3709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_MSL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303405@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "9",
      "line": "3710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303540@macro@I2C_SR2_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "3711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303621@macro@I2C_SR2_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "3712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303720@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "9",
      "line": "3713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303855@macro@I2C_SR2_TRA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Pos",
    "location": {
      "column": "9",
      "line": "3714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_TRA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@303936@macro@I2C_SR2_TRA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA_Msk",
    "location": {
      "column": "9",
      "line": "3715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_TRA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304035@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "9",
      "line": "3716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304170@macro@I2C_SR2_GENCALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Pos",
    "location": {
      "column": "9",
      "line": "3717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_GENCALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304251@macro@I2C_SR2_GENCALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL_Msk",
    "location": {
      "column": "9",
      "line": "3718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_GENCALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304350@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "9",
      "line": "3719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304485@macro@I2C_SR2_SMBDEFAULT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Pos",
    "location": {
      "column": "9",
      "line": "3720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304566@macro@I2C_SR2_SMBDEFAULT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT_Msk",
    "location": {
      "column": "9",
      "line": "3721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304665@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "9",
      "line": "3722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304800@macro@I2C_SR2_SMBHOST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Pos",
    "location": {
      "column": "9",
      "line": "3723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304881@macro@I2C_SR2_SMBHOST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST_Msk",
    "location": {
      "column": "9",
      "line": "3724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBHOST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@304980@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "9",
      "line": "3725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305115@macro@I2C_SR2_DUALF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Pos",
    "location": {
      "column": "9",
      "line": "3726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_DUALF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305196@macro@I2C_SR2_DUALF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF_Msk",
    "location": {
      "column": "9",
      "line": "3727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_DUALF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305295@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "9",
      "line": "3728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305430@macro@I2C_SR2_PEC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Pos",
    "location": {
      "column": "9",
      "line": "3729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_PEC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305511@macro@I2C_SR2_PEC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC_Msk",
    "location": {
      "column": "9",
      "line": "3730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_PEC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305610@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "9",
      "line": "3731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305829@macro@I2C_CCR_CCR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Pos",
    "location": {
      "column": "9",
      "line": "3734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_CCR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@305910@macro@I2C_CCR_CCR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR_Msk",
    "location": {
      "column": "9",
      "line": "3735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_CCR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306009@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "9",
      "line": "3736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306155@macro@I2C_CCR_DUTY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Pos",
    "location": {
      "column": "9",
      "line": "3737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_DUTY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306236@macro@I2C_CCR_DUTY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY_Msk",
    "location": {
      "column": "9",
      "line": "3738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_DUTY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306335@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "9",
      "line": "3739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306481@macro@I2C_CCR_FS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Pos",
    "location": {
      "column": "9",
      "line": "3740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_FS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306562@macro@I2C_CCR_FS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS_Msk",
    "location": {
      "column": "9",
      "line": "3741",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_FS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306661@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "9",
      "line": "3742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306891@macro@I2C_TRISE_TRISE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Pos",
    "location": {
      "column": "9",
      "line": "3745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_TRISE_TRISE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@306972@macro@I2C_TRISE_TRISE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE_Msk",
    "location": {
      "column": "9",
      "line": "3746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_TRISE_TRISE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307071@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "9",
      "line": "3747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307295@macro@I2C_FLTR_DNF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF_Pos",
    "location": {
      "column": "9",
      "line": "3750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_DNF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307376@macro@I2C_FLTR_DNF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF_Msk",
    "location": {
      "column": "9",
      "line": "3751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_DNF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307475@macro@I2C_FLTR_DNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF",
    "location": {
      "column": "9",
      "line": "3752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_DNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307583@macro@I2C_FLTR_ANOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF_Pos",
    "location": {
      "column": "9",
      "line": "3753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_ANOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307664@macro@I2C_FLTR_ANOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF_Msk",
    "location": {
      "column": "9",
      "line": "3754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_ANOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@307763@macro@I2C_FLTR_ANOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF",
    "location": {
      "column": "9",
      "line": "3755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "I2C_FLTR_ANOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308368@macro@IWDG_KR_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Pos",
    "location": {
      "column": "9",
      "line": "3763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_KR_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308449@macro@IWDG_KR_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY_Msk",
    "location": {
      "column": "9",
      "line": "3764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_KR_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308548@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "9",
      "line": "3765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308755@macro@IWDG_PR_PR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Pos",
    "location": {
      "column": "9",
      "line": "3768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308836@macro@IWDG_PR_PR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_Msk",
    "location": {
      "column": "9",
      "line": "3769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@308935@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "9",
      "line": "3770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309058@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "9",
      "line": "3771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309151@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "9",
      "line": "3772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309244@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "9",
      "line": "3773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309421@macro@IWDG_RLR_RL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Pos",
    "location": {
      "column": "9",
      "line": "3776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_RLR_RL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309502@macro@IWDG_RLR_RL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL_Msk",
    "location": {
      "column": "9",
      "line": "3777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_RLR_RL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309601@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "9",
      "line": "3778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309809@macro@IWDG_SR_PVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Pos",
    "location": {
      "column": "9",
      "line": "3781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_PVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309890@macro@IWDG_SR_PVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU_Msk",
    "location": {
      "column": "9",
      "line": "3782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_PVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@309989@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "9",
      "line": "3783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@310113@macro@IWDG_SR_RVU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Pos",
    "location": {
      "column": "9",
      "line": "3784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_RVU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@310194@macro@IWDG_SR_RVU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU_Msk",
    "location": {
      "column": "9",
      "line": "3785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_RVU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@310293@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "9",
      "line": "3786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@310915@macro@PWR_CR_LPDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Pos",
    "location": {
      "column": "9",
      "line": "3796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@310996@macro@PWR_CR_LPDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS_Msk",
    "location": {
      "column": "9",
      "line": "3797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311095@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "9",
      "line": "3798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311219@macro@PWR_CR_PDDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Pos",
    "location": {
      "column": "9",
      "line": "3799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PDDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311300@macro@PWR_CR_PDDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS_Msk",
    "location": {
      "column": "9",
      "line": "3800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PDDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311399@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "9",
      "line": "3801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311523@macro@PWR_CR_CWUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Pos",
    "location": {
      "column": "9",
      "line": "3802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CWUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311604@macro@PWR_CR_CWUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF_Msk",
    "location": {
      "column": "9",
      "line": "3803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CWUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311703@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "9",
      "line": "3804",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311827@macro@PWR_CR_CSBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Pos",
    "location": {
      "column": "9",
      "line": "3805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CSBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@311908@macro@PWR_CR_CSBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF_Msk",
    "location": {
      "column": "9",
      "line": "3806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CSBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312007@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "9",
      "line": "3807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312131@macro@PWR_CR_PVDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Pos",
    "location": {
      "column": "9",
      "line": "3808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PVDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312212@macro@PWR_CR_PVDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE_Msk",
    "location": {
      "column": "9",
      "line": "3809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PVDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312311@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "9",
      "line": "3810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312437@macro@PWR_CR_PLS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Pos",
    "location": {
      "column": "9",
      "line": "3812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312518@macro@PWR_CR_PLS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_Msk",
    "location": {
      "column": "9",
      "line": "3813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312617@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "9",
      "line": "3814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312741@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "9",
      "line": "3815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312840@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "9",
      "line": "3816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@312939@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "9",
      "line": "3817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313073@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "9",
      "line": "3820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313173@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "9",
      "line": "3821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313273@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "9",
      "line": "3822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313373@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "9",
      "line": "3823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313473@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "9",
      "line": "3824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313573@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "9",
      "line": "3825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313673@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "9",
      "line": "3826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313773@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "9",
      "line": "3827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313873@macro@PWR_CR_DBP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Pos",
    "location": {
      "column": "9",
      "line": "3828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_DBP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@313954@macro@PWR_CR_DBP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP_Msk",
    "location": {
      "column": "9",
      "line": "3829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_DBP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314053@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "9",
      "line": "3830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314200@macro@PWR_CR_FPDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS_Pos",
    "location": {
      "column": "9",
      "line": "3831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FPDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314281@macro@PWR_CR_FPDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS_Msk",
    "location": {
      "column": "9",
      "line": "3832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FPDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314380@macro@PWR_CR_FPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS",
    "location": {
      "column": "9",
      "line": "3833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314527@macro@PWR_CR_LPLVDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS_Pos",
    "location": {
      "column": "9",
      "line": "3834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPLVDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314608@macro@PWR_CR_LPLVDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS_Msk",
    "location": {
      "column": "9",
      "line": "3835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPLVDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314707@macro@PWR_CR_LPLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS",
    "location": {
      "column": "9",
      "line": "3836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_LPLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314854@macro@PWR_CR_MRLVDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS_Pos",
    "location": {
      "column": "9",
      "line": "3837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_MRLVDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@314935@macro@PWR_CR_MRLVDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS_Msk",
    "location": {
      "column": "9",
      "line": "3838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_MRLVDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315034@macro@PWR_CR_MRLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS",
    "location": {
      "column": "9",
      "line": "3839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_MRLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315181@macro@PWR_CR_ADCDC1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1_Pos",
    "location": {
      "column": "9",
      "line": "3840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_ADCDC1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315262@macro@PWR_CR_ADCDC1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1_Msk",
    "location": {
      "column": "9",
      "line": "3841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_ADCDC1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315361@macro@PWR_CR_ADCDC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1",
    "location": {
      "column": "9",
      "line": "3842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_ADCDC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315509@macro@PWR_CR_VOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_Pos",
    "location": {
      "column": "9",
      "line": "3843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_VOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315590@macro@PWR_CR_VOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_Msk",
    "location": {
      "column": "9",
      "line": "3844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_VOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315689@macro@PWR_CR_VOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS",
    "location": {
      "column": "9",
      "line": "3845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_VOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315836@macro@PWR_CR_VOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_0",
    "location": {
      "column": "9",
      "line": "3846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_VOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@315930@macro@PWR_CR_VOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_1",
    "location": {
      "column": "9",
      "line": "3847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_VOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316024@macro@PWR_CR_FMSSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR_Pos",
    "location": {
      "column": "9",
      "line": "3848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FMSSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316105@macro@PWR_CR_FMSSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR_Msk",
    "location": {
      "column": "9",
      "line": "3849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FMSSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316204@macro@PWR_CR_FMSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR",
    "location": {
      "column": "9",
      "line": "3850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FMSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316329@macro@PWR_CR_FISSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR_Pos",
    "location": {
      "column": "9",
      "line": "3851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FISSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316410@macro@PWR_CR_FISSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR_Msk",
    "location": {
      "column": "9",
      "line": "3852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FISSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316509@macro@PWR_CR_FISSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR",
    "location": {
      "column": "9",
      "line": "3853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_FISSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316659@macro@PWR_CR_PMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PMODE",
    "location": {
      "column": "10",
      "line": "3856",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CR_PMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316799@macro@PWR_CSR_WUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Pos",
    "location": {
      "column": "9",
      "line": "3859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_WUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316880@macro@PWR_CSR_WUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF_Msk",
    "location": {
      "column": "9",
      "line": "3860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_WUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@316979@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "9",
      "line": "3861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317116@macro@PWR_CSR_SBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Pos",
    "location": {
      "column": "9",
      "line": "3862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_SBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317197@macro@PWR_CSR_SBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF_Msk",
    "location": {
      "column": "9",
      "line": "3863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_SBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317296@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "9",
      "line": "3864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317433@macro@PWR_CSR_PVDO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Pos",
    "location": {
      "column": "9",
      "line": "3865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_PVDO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317514@macro@PWR_CSR_PVDO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO_Msk",
    "location": {
      "column": "9",
      "line": "3866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_PVDO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317613@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "9",
      "line": "3867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317750@macro@PWR_CSR_BRR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR_Pos",
    "location": {
      "column": "9",
      "line": "3868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317831@macro@PWR_CSR_BRR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR_Msk",
    "location": {
      "column": "9",
      "line": "3869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@317930@macro@PWR_CSR_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR",
    "location": {
      "column": "9",
      "line": "3870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318067@macro@PWR_CSR_EWUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Pos",
    "location": {
      "column": "9",
      "line": "3871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_EWUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318148@macro@PWR_CSR_EWUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP_Msk",
    "location": {
      "column": "9",
      "line": "3872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_EWUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318247@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "9",
      "line": "3873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318384@macro@PWR_CSR_BRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE_Pos",
    "location": {
      "column": "9",
      "line": "3874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318465@macro@PWR_CSR_BRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE_Msk",
    "location": {
      "column": "9",
      "line": "3875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318564@macro@PWR_CSR_BRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE",
    "location": {
      "column": "9",
      "line": "3876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_BRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318701@macro@PWR_CSR_VOSRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY_Pos",
    "location": {
      "column": "9",
      "line": "3877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_VOSRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318782@macro@PWR_CSR_VOSRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY_Msk",
    "location": {
      "column": "9",
      "line": "3878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_VOSRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@318881@macro@PWR_CSR_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY",
    "location": {
      "column": "9",
      "line": "3879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319042@macro@PWR_CSR_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_REGRDY",
    "location": {
      "column": "10",
      "line": "3882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "PWR_CSR_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319596@macro@RCC_CR_HSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Pos",
    "location": {
      "column": "9",
      "line": "3890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319677@macro@RCC_CR_HSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION_Msk",
    "location": {
      "column": "9",
      "line": "3891",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319776@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "9",
      "line": "3892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319857@macro@RCC_CR_HSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "3893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@319938@macro@RCC_CR_HSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "3894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320037@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "9",
      "line": "3895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320120@macro@RCC_CR_HSITRIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Pos",
    "location": {
      "column": "9",
      "line": "3897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320201@macro@RCC_CR_HSITRIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_Msk",
    "location": {
      "column": "9",
      "line": "3898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320300@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "9",
      "line": "3899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320381@macro@RCC_CR_HSITRIM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_0",
    "location": {
      "column": "9",
      "line": "3900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320480@macro@RCC_CR_HSITRIM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_1",
    "location": {
      "column": "9",
      "line": "3901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320579@macro@RCC_CR_HSITRIM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_2",
    "location": {
      "column": "9",
      "line": "3902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320678@macro@RCC_CR_HSITRIM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_3",
    "location": {
      "column": "9",
      "line": "3903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320777@macro@RCC_CR_HSITRIM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_4",
    "location": {
      "column": "9",
      "line": "3904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSITRIM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320878@macro@RCC_CR_HSICAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Pos",
    "location": {
      "column": "9",
      "line": "3906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@320959@macro@RCC_CR_HSICAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_Msk",
    "location": {
      "column": "9",
      "line": "3907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321058@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "9",
      "line": "3908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321139@macro@RCC_CR_HSICAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_0",
    "location": {
      "column": "9",
      "line": "3909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321238@macro@RCC_CR_HSICAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_1",
    "location": {
      "column": "9",
      "line": "3910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321337@macro@RCC_CR_HSICAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_2",
    "location": {
      "column": "9",
      "line": "3911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321436@macro@RCC_CR_HSICAL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_3",
    "location": {
      "column": "9",
      "line": "3912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321535@macro@RCC_CR_HSICAL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_4",
    "location": {
      "column": "9",
      "line": "3913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321634@macro@RCC_CR_HSICAL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_5",
    "location": {
      "column": "9",
      "line": "3914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321733@macro@RCC_CR_HSICAL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_6",
    "location": {
      "column": "9",
      "line": "3915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321832@macro@RCC_CR_HSICAL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_7",
    "location": {
      "column": "9",
      "line": "3916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSICAL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@321933@macro@RCC_CR_HSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Pos",
    "location": {
      "column": "9",
      "line": "3918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322014@macro@RCC_CR_HSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON_Msk",
    "location": {
      "column": "9",
      "line": "3919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322113@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "9",
      "line": "3920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322194@macro@RCC_CR_HSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Pos",
    "location": {
      "column": "9",
      "line": "3921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322275@macro@RCC_CR_HSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY_Msk",
    "location": {
      "column": "9",
      "line": "3922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322374@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "9",
      "line": "3923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322455@macro@RCC_CR_HSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "3924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322536@macro@RCC_CR_HSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "3925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322635@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "9",
      "line": "3926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322716@macro@RCC_CR_CSSON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Pos",
    "location": {
      "column": "9",
      "line": "3927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_CSSON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322797@macro@RCC_CR_CSSON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON_Msk",
    "location": {
      "column": "9",
      "line": "3928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_CSSON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322896@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "9",
      "line": "3929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@322977@macro@RCC_CR_PLLON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Pos",
    "location": {
      "column": "9",
      "line": "3930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323058@macro@RCC_CR_PLLON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON_Msk",
    "location": {
      "column": "9",
      "line": "3931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323157@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "9",
      "line": "3932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323238@macro@RCC_CR_PLLRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Pos",
    "location": {
      "column": "9",
      "line": "3933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323319@macro@RCC_CR_PLLRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY_Msk",
    "location": {
      "column": "9",
      "line": "3934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323418@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "9",
      "line": "3935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323605@macro@RCC_PLLI2S_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2S_SUPPORT",
    "location": {
      "column": "9",
      "line": "3939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2S_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323721@macro@RCC_CR_PLLI2SON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON_Pos",
    "location": {
      "column": "9",
      "line": "3941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323802@macro@RCC_CR_PLLI2SON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON_Msk",
    "location": {
      "column": "9",
      "line": "3942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323901@macro@RCC_CR_PLLI2SON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON",
    "location": {
      "column": "9",
      "line": "3943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@323982@macro@RCC_CR_PLLI2SRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY_Pos",
    "location": {
      "column": "9",
      "line": "3944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324063@macro@RCC_CR_PLLI2SRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY_Msk",
    "location": {
      "column": "9",
      "line": "3945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324162@macro@RCC_CR_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "3946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CR_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324327@macro@RCC_PLLCFGR_PLLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_Pos",
    "location": {
      "column": "9",
      "line": "3949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324408@macro@RCC_PLLCFGR_PLLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_Msk",
    "location": {
      "column": "9",
      "line": "3950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324507@macro@RCC_PLLCFGR_PLLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM",
    "location": {
      "column": "9",
      "line": "3951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324588@macro@RCC_PLLCFGR_PLLM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_0",
    "location": {
      "column": "9",
      "line": "3952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324687@macro@RCC_PLLCFGR_PLLM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_1",
    "location": {
      "column": "9",
      "line": "3953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324786@macro@RCC_PLLCFGR_PLLM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_2",
    "location": {
      "column": "9",
      "line": "3954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324885@macro@RCC_PLLCFGR_PLLM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_3",
    "location": {
      "column": "9",
      "line": "3955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@324984@macro@RCC_PLLCFGR_PLLM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_4",
    "location": {
      "column": "9",
      "line": "3956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325083@macro@RCC_PLLCFGR_PLLM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_5",
    "location": {
      "column": "9",
      "line": "3957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325184@macro@RCC_PLLCFGR_PLLN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_Pos",
    "location": {
      "column": "9",
      "line": "3959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325265@macro@RCC_PLLCFGR_PLLN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_Msk",
    "location": {
      "column": "9",
      "line": "3960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325364@macro@RCC_PLLCFGR_PLLN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN",
    "location": {
      "column": "9",
      "line": "3961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325445@macro@RCC_PLLCFGR_PLLN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_0",
    "location": {
      "column": "9",
      "line": "3962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325544@macro@RCC_PLLCFGR_PLLN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_1",
    "location": {
      "column": "9",
      "line": "3963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325643@macro@RCC_PLLCFGR_PLLN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_2",
    "location": {
      "column": "9",
      "line": "3964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325742@macro@RCC_PLLCFGR_PLLN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_3",
    "location": {
      "column": "9",
      "line": "3965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325841@macro@RCC_PLLCFGR_PLLN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_4",
    "location": {
      "column": "9",
      "line": "3966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@325940@macro@RCC_PLLCFGR_PLLN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_5",
    "location": {
      "column": "9",
      "line": "3967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326039@macro@RCC_PLLCFGR_PLLN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_6",
    "location": {
      "column": "9",
      "line": "3968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326138@macro@RCC_PLLCFGR_PLLN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_7",
    "location": {
      "column": "9",
      "line": "3969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326237@macro@RCC_PLLCFGR_PLLN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_8",
    "location": {
      "column": "9",
      "line": "3970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326338@macro@RCC_PLLCFGR_PLLP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_Pos",
    "location": {
      "column": "9",
      "line": "3972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326419@macro@RCC_PLLCFGR_PLLP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_Msk",
    "location": {
      "column": "9",
      "line": "3973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326518@macro@RCC_PLLCFGR_PLLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP",
    "location": {
      "column": "9",
      "line": "3974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326599@macro@RCC_PLLCFGR_PLLP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_0",
    "location": {
      "column": "9",
      "line": "3975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326698@macro@RCC_PLLCFGR_PLLP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_1",
    "location": {
      "column": "9",
      "line": "3976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326799@macro@RCC_PLLCFGR_PLLSRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_Pos",
    "location": {
      "column": "9",
      "line": "3978",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326880@macro@RCC_PLLCFGR_PLLSRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_Msk",
    "location": {
      "column": "9",
      "line": "3979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@326979@macro@RCC_PLLCFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC",
    "location": {
      "column": "9",
      "line": "3980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327060@macro@RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "location": {
      "column": "9",
      "line": "3981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327141@macro@RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "location": {
      "column": "9",
      "line": "3982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327241@macro@RCC_PLLCFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE",
    "location": {
      "column": "9",
      "line": "3983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327322@macro@RCC_PLLCFGR_PLLSRC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSI",
    "location": {
      "column": "9",
      "line": "3984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327405@macro@RCC_PLLCFGR_PLLQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_Pos",
    "location": {
      "column": "9",
      "line": "3986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327486@macro@RCC_PLLCFGR_PLLQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_Msk",
    "location": {
      "column": "9",
      "line": "3987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327585@macro@RCC_PLLCFGR_PLLQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ",
    "location": {
      "column": "9",
      "line": "3988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327666@macro@RCC_PLLCFGR_PLLQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_0",
    "location": {
      "column": "9",
      "line": "3989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327765@macro@RCC_PLLCFGR_PLLQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_1",
    "location": {
      "column": "9",
      "line": "3990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327864@macro@RCC_PLLCFGR_PLLQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_2",
    "location": {
      "column": "9",
      "line": "3991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@327963@macro@RCC_PLLCFGR_PLLQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_3",
    "location": {
      "column": "9",
      "line": "3992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328174@macro@RCC_CFGR_SW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Pos",
    "location": {
      "column": "9",
      "line": "3997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328255@macro@RCC_CFGR_SW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_Msk",
    "location": {
      "column": "9",
      "line": "3998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328354@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "9",
      "line": "3999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328477@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "9",
      "line": "4000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328576@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "9",
      "line": "4001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328677@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "9",
      "line": "4003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328794@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "9",
      "line": "4004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@328911@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "9",
      "line": "4005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329057@macro@RCC_CFGR_SWS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Pos",
    "location": {
      "column": "9",
      "line": "4008",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329138@macro@RCC_CFGR_SWS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_Msk",
    "location": {
      "column": "9",
      "line": "4009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329237@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "9",
      "line": "4010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329368@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "9",
      "line": "4011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329467@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "9",
      "line": "4012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329568@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "9",
      "line": "4014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329699@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "9",
      "line": "4015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329830@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "9",
      "line": "4016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@329991@macro@RCC_CFGR_HPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Pos",
    "location": {
      "column": "9",
      "line": "4019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330072@macro@RCC_CFGR_HPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_Msk",
    "location": {
      "column": "9",
      "line": "4020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330171@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "9",
      "line": "4021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330290@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "9",
      "line": "4022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330389@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "9",
      "line": "4023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330488@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "9",
      "line": "4024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330587@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "9",
      "line": "4025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330688@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "9",
      "line": "4027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330798@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "9",
      "line": "4028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@330908@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "9",
      "line": "4029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331018@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "9",
      "line": "4030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331128@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "9",
      "line": "4031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331238@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "9",
      "line": "4032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331348@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "9",
      "line": "4033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331458@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "9",
      "line": "4034",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331568@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "9",
      "line": "4035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331709@macro@RCC_CFGR_PPRE1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Pos",
    "location": {
      "column": "9",
      "line": "4038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331790@macro@RCC_CFGR_PPRE1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_Msk",
    "location": {
      "column": "9",
      "line": "4039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@331889@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "9",
      "line": "4040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332009@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "9",
      "line": "4041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332108@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "9",
      "line": "4042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332207@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "9",
      "line": "4043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332308@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "9",
      "line": "4045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332415@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "9",
      "line": "4046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332522@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "9",
      "line": "4047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332629@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "9",
      "line": "4048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332736@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "9",
      "line": "4049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332874@macro@RCC_CFGR_PPRE2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Pos",
    "location": {
      "column": "9",
      "line": "4052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@332955@macro@RCC_CFGR_PPRE2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_Msk",
    "location": {
      "column": "9",
      "line": "4053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333054@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "9",
      "line": "4054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333174@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "9",
      "line": "4055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333273@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "9",
      "line": "4056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333372@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "9",
      "line": "4057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333473@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "9",
      "line": "4059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333580@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "9",
      "line": "4060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333687@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "9",
      "line": "4061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333794@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "9",
      "line": "4062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@333901@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "9",
      "line": "4063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334040@macro@RCC_CFGR_RTCPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_Pos",
    "location": {
      "column": "9",
      "line": "4066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334121@macro@RCC_CFGR_RTCPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_Msk",
    "location": {
      "column": "9",
      "line": "4067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334220@macro@RCC_CFGR_RTCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE",
    "location": {
      "column": "9",
      "line": "4068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334301@macro@RCC_CFGR_RTCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_0",
    "location": {
      "column": "9",
      "line": "4069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334400@macro@RCC_CFGR_RTCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_1",
    "location": {
      "column": "9",
      "line": "4070",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334499@macro@RCC_CFGR_RTCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_2",
    "location": {
      "column": "9",
      "line": "4071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334598@macro@RCC_CFGR_RTCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_3",
    "location": {
      "column": "9",
      "line": "4072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334697@macro@RCC_CFGR_RTCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_4",
    "location": {
      "column": "9",
      "line": "4073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_RTCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334826@macro@RCC_CFGR_MCO1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_Pos",
    "location": {
      "column": "9",
      "line": "4076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@334907@macro@RCC_CFGR_MCO1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_Msk",
    "location": {
      "column": "9",
      "line": "4077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335006@macro@RCC_CFGR_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1",
    "location": {
      "column": "9",
      "line": "4078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335087@macro@RCC_CFGR_MCO1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_0",
    "location": {
      "column": "9",
      "line": "4079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335186@macro@RCC_CFGR_MCO1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_1",
    "location": {
      "column": "9",
      "line": "4080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335287@macro@RCC_CFGR_I2SSRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC_Pos",
    "location": {
      "column": "9",
      "line": "4082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_I2SSRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335368@macro@RCC_CFGR_I2SSRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC_Msk",
    "location": {
      "column": "9",
      "line": "4083",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_I2SSRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335467@macro@RCC_CFGR_I2SSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC",
    "location": {
      "column": "9",
      "line": "4084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_I2SSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335550@macro@RCC_CFGR_MCO1PRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_Pos",
    "location": {
      "column": "9",
      "line": "4086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335631@macro@RCC_CFGR_MCO1PRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_Msk",
    "location": {
      "column": "9",
      "line": "4087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335730@macro@RCC_CFGR_MCO1PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE",
    "location": {
      "column": "9",
      "line": "4088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335811@macro@RCC_CFGR_MCO1PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_0",
    "location": {
      "column": "9",
      "line": "4089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@335910@macro@RCC_CFGR_MCO1PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_1",
    "location": {
      "column": "9",
      "line": "4090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336009@macro@RCC_CFGR_MCO1PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_2",
    "location": {
      "column": "9",
      "line": "4091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO1PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336110@macro@RCC_CFGR_MCO2PRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_Pos",
    "location": {
      "column": "9",
      "line": "4093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336191@macro@RCC_CFGR_MCO2PRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_Msk",
    "location": {
      "column": "9",
      "line": "4094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336290@macro@RCC_CFGR_MCO2PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE",
    "location": {
      "column": "9",
      "line": "4095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336371@macro@RCC_CFGR_MCO2PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_0",
    "location": {
      "column": "9",
      "line": "4096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336470@macro@RCC_CFGR_MCO2PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_1",
    "location": {
      "column": "9",
      "line": "4097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336569@macro@RCC_CFGR_MCO2PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_2",
    "location": {
      "column": "9",
      "line": "4098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336670@macro@RCC_CFGR_MCO2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_Pos",
    "location": {
      "column": "9",
      "line": "4100",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336751@macro@RCC_CFGR_MCO2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_Msk",
    "location": {
      "column": "9",
      "line": "4101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336850@macro@RCC_CFGR_MCO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2",
    "location": {
      "column": "9",
      "line": "4102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@336931@macro@RCC_CFGR_MCO2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_0",
    "location": {
      "column": "9",
      "line": "4103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337030@macro@RCC_CFGR_MCO2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_1",
    "location": {
      "column": "9",
      "line": "4104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CFGR_MCO2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337213@macro@RCC_CIR_LSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337294@macro@RCC_CIR_LSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337393@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "9",
      "line": "4109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337474@macro@RCC_CIR_LSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "4110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337555@macro@RCC_CIR_LSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "4111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337654@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "9",
      "line": "4112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337735@macro@RCC_CIR_HSIRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337816@macro@RCC_CIR_HSIRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337915@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "9",
      "line": "4115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@337996@macro@RCC_CIR_HSERDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Pos",
    "location": {
      "column": "9",
      "line": "4116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338077@macro@RCC_CIR_HSERDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF_Msk",
    "location": {
      "column": "9",
      "line": "4117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338176@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "9",
      "line": "4118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338257@macro@RCC_CIR_PLLRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338338@macro@RCC_CIR_PLLRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338437@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "9",
      "line": "4121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338518@macro@RCC_CIR_PLLI2SRDYF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF_Pos",
    "location": {
      "column": "9",
      "line": "4122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338599@macro@RCC_CIR_PLLI2SRDYF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF_Msk",
    "location": {
      "column": "9",
      "line": "4123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338698@macro@RCC_CIR_PLLI2SRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF",
    "location": {
      "column": "9",
      "line": "4124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338781@macro@RCC_CIR_CSSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Pos",
    "location": {
      "column": "9",
      "line": "4126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338862@macro@RCC_CIR_CSSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF_Msk",
    "location": {
      "column": "9",
      "line": "4127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@338961@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "9",
      "line": "4128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339042@macro@RCC_CIR_LSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339123@macro@RCC_CIR_LSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339222@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "9",
      "line": "4131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339303@macro@RCC_CIR_LSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339384@macro@RCC_CIR_LSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339483@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "9",
      "line": "4134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339564@macro@RCC_CIR_HSIRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339645@macro@RCC_CIR_HSIRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339744@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "9",
      "line": "4137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339825@macro@RCC_CIR_HSERDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@339906@macro@RCC_CIR_HSERDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340005@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "9",
      "line": "4140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340086@macro@RCC_CIR_PLLRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340167@macro@RCC_CIR_PLLRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340266@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "9",
      "line": "4143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340347@macro@RCC_CIR_PLLI2SRDYIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE_Pos",
    "location": {
      "column": "9",
      "line": "4144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340428@macro@RCC_CIR_PLLI2SRDYIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE_Msk",
    "location": {
      "column": "9",
      "line": "4145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340527@macro@RCC_CIR_PLLI2SRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE",
    "location": {
      "column": "9",
      "line": "4146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340610@macro@RCC_CIR_LSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340691@macro@RCC_CIR_LSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340790@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "9",
      "line": "4150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340871@macro@RCC_CIR_LSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "4151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@340952@macro@RCC_CIR_LSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "4152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341051@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "9",
      "line": "4153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341132@macro@RCC_CIR_HSIRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341213@macro@RCC_CIR_HSIRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341312@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341393@macro@RCC_CIR_HSERDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Pos",
    "location": {
      "column": "9",
      "line": "4157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341474@macro@RCC_CIR_HSERDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC_Msk",
    "location": {
      "column": "9",
      "line": "4158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341573@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341654@macro@RCC_CIR_PLLRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341735@macro@RCC_CIR_PLLRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341834@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341915@macro@RCC_CIR_PLLI2SRDYC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC_Pos",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@341996@macro@RCC_CIR_PLLI2SRDYC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC_Msk",
    "location": {
      "column": "9",
      "line": "4164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342095@macro@RCC_CIR_PLLI2SRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC",
    "location": {
      "column": "9",
      "line": "4165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342178@macro@RCC_CIR_CSSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Pos",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342259@macro@RCC_CIR_CSSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC_Msk",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342358@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "9",
      "line": "4169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342523@macro@RCC_AHB1RSTR_GPIOARST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST_Pos",
    "location": {
      "column": "9",
      "line": "4172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342604@macro@RCC_AHB1RSTR_GPIOARST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST_Msk",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342703@macro@RCC_AHB1RSTR_GPIOARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST",
    "location": {
      "column": "9",
      "line": "4174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342784@macro@RCC_AHB1RSTR_GPIOBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST_Pos",
    "location": {
      "column": "9",
      "line": "4175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342865@macro@RCC_AHB1RSTR_GPIOBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST_Msk",
    "location": {
      "column": "9",
      "line": "4176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@342964@macro@RCC_AHB1RSTR_GPIOBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST",
    "location": {
      "column": "9",
      "line": "4177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343045@macro@RCC_AHB1RSTR_GPIOCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST_Pos",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343126@macro@RCC_AHB1RSTR_GPIOCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST_Msk",
    "location": {
      "column": "9",
      "line": "4179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343225@macro@RCC_AHB1RSTR_GPIOCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST",
    "location": {
      "column": "9",
      "line": "4180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343306@macro@RCC_AHB1RSTR_GPIODRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST_Pos",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343387@macro@RCC_AHB1RSTR_GPIODRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST_Msk",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343486@macro@RCC_AHB1RSTR_GPIODRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343567@macro@RCC_AHB1RSTR_GPIOERST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST_Pos",
    "location": {
      "column": "9",
      "line": "4184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343648@macro@RCC_AHB1RSTR_GPIOERST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST_Msk",
    "location": {
      "column": "9",
      "line": "4185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343747@macro@RCC_AHB1RSTR_GPIOERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST",
    "location": {
      "column": "9",
      "line": "4186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343828@macro@RCC_AHB1RSTR_GPIOHRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST_Pos",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@343909@macro@RCC_AHB1RSTR_GPIOHRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST_Msk",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344008@macro@RCC_AHB1RSTR_GPIOHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST",
    "location": {
      "column": "9",
      "line": "4189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344089@macro@RCC_AHB1RSTR_CRCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST_Pos",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344170@macro@RCC_AHB1RSTR_CRCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST_Msk",
    "location": {
      "column": "9",
      "line": "4191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344269@macro@RCC_AHB1RSTR_CRCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST",
    "location": {
      "column": "9",
      "line": "4192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344350@macro@RCC_AHB1RSTR_DMA1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST_Pos",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344431@macro@RCC_AHB1RSTR_DMA1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST_Msk",
    "location": {
      "column": "9",
      "line": "4194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344530@macro@RCC_AHB1RSTR_DMA1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST",
    "location": {
      "column": "9",
      "line": "4195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344611@macro@RCC_AHB1RSTR_DMA2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST_Pos",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344692@macro@RCC_AHB1RSTR_DMA2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST_Msk",
    "location": {
      "column": "9",
      "line": "4197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344791@macro@RCC_AHB1RSTR_DMA2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST",
    "location": {
      "column": "9",
      "line": "4198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@344956@macro@RCC_AHB2RSTR_OTGFSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST_Pos",
    "location": {
      "column": "9",
      "line": "4201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345037@macro@RCC_AHB2RSTR_OTGFSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST_Msk",
    "location": {
      "column": "9",
      "line": "4202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345136@macro@RCC_AHB2RSTR_OTGFSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST",
    "location": {
      "column": "9",
      "line": "4203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345385@macro@RCC_APB1RSTR_TIM2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Pos",
    "location": {
      "column": "9",
      "line": "4208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345466@macro@RCC_APB1RSTR_TIM2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST_Msk",
    "location": {
      "column": "9",
      "line": "4209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345565@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "9",
      "line": "4210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345646@macro@RCC_APB1RSTR_TIM3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Pos",
    "location": {
      "column": "9",
      "line": "4211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345727@macro@RCC_APB1RSTR_TIM3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST_Msk",
    "location": {
      "column": "9",
      "line": "4212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345826@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "9",
      "line": "4213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345907@macro@RCC_APB1RSTR_TIM4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Pos",
    "location": {
      "column": "9",
      "line": "4214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@345988@macro@RCC_APB1RSTR_TIM4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST_Msk",
    "location": {
      "column": "9",
      "line": "4215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346087@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "9",
      "line": "4216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346168@macro@RCC_APB1RSTR_TIM5RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Pos",
    "location": {
      "column": "9",
      "line": "4217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346249@macro@RCC_APB1RSTR_TIM5RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST_Msk",
    "location": {
      "column": "9",
      "line": "4218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346348@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "9",
      "line": "4219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346429@macro@RCC_APB1RSTR_WWDGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Pos",
    "location": {
      "column": "9",
      "line": "4220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346510@macro@RCC_APB1RSTR_WWDGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST_Msk",
    "location": {
      "column": "9",
      "line": "4221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346609@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "9",
      "line": "4222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346690@macro@RCC_APB1RSTR_SPI2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Pos",
    "location": {
      "column": "9",
      "line": "4223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346771@macro@RCC_APB1RSTR_SPI2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST_Msk",
    "location": {
      "column": "9",
      "line": "4224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346870@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "9",
      "line": "4225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@346951@macro@RCC_APB1RSTR_SPI3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Pos",
    "location": {
      "column": "9",
      "line": "4226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347032@macro@RCC_APB1RSTR_SPI3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST_Msk",
    "location": {
      "column": "9",
      "line": "4227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347131@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "9",
      "line": "4228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347212@macro@RCC_APB1RSTR_USART2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Pos",
    "location": {
      "column": "9",
      "line": "4229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347293@macro@RCC_APB1RSTR_USART2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST_Msk",
    "location": {
      "column": "9",
      "line": "4230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347393@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "9",
      "line": "4231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347474@macro@RCC_APB1RSTR_I2C1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Pos",
    "location": {
      "column": "9",
      "line": "4232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347555@macro@RCC_APB1RSTR_I2C1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST_Msk",
    "location": {
      "column": "9",
      "line": "4233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347654@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "9",
      "line": "4234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347735@macro@RCC_APB1RSTR_I2C2RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Pos",
    "location": {
      "column": "9",
      "line": "4235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347816@macro@RCC_APB1RSTR_I2C2RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST_Msk",
    "location": {
      "column": "9",
      "line": "4236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347915@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "9",
      "line": "4237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@347996@macro@RCC_APB1RSTR_I2C3RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST_Pos",
    "location": {
      "column": "9",
      "line": "4238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348077@macro@RCC_APB1RSTR_I2C3RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST_Msk",
    "location": {
      "column": "9",
      "line": "4239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348176@macro@RCC_APB1RSTR_I2C3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST",
    "location": {
      "column": "9",
      "line": "4240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348257@macro@RCC_APB1RSTR_PWRRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Pos",
    "location": {
      "column": "9",
      "line": "4241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348338@macro@RCC_APB1RSTR_PWRRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST_Msk",
    "location": {
      "column": "9",
      "line": "4242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348437@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "9",
      "line": "4243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348602@macro@RCC_APB2RSTR_TIM1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Pos",
    "location": {
      "column": "9",
      "line": "4246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348683@macro@RCC_APB2RSTR_TIM1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST_Msk",
    "location": {
      "column": "9",
      "line": "4247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348782@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "9",
      "line": "4248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348863@macro@RCC_APB2RSTR_USART1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Pos",
    "location": {
      "column": "9",
      "line": "4249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@348944@macro@RCC_APB2RSTR_USART1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST_Msk",
    "location": {
      "column": "9",
      "line": "4250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349044@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "9",
      "line": "4251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349125@macro@RCC_APB2RSTR_USART6RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST_Pos",
    "location": {
      "column": "9",
      "line": "4252",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349206@macro@RCC_APB2RSTR_USART6RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST_Msk",
    "location": {
      "column": "9",
      "line": "4253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349306@macro@RCC_APB2RSTR_USART6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST",
    "location": {
      "column": "9",
      "line": "4254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_USART6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349387@macro@RCC_APB2RSTR_ADCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST_Pos",
    "location": {
      "column": "9",
      "line": "4255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349468@macro@RCC_APB2RSTR_ADCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST_Msk",
    "location": {
      "column": "9",
      "line": "4256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349567@macro@RCC_APB2RSTR_ADCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST",
    "location": {
      "column": "9",
      "line": "4257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_ADCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349648@macro@RCC_APB2RSTR_SDIORST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST_Pos",
    "location": {
      "column": "9",
      "line": "4258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349729@macro@RCC_APB2RSTR_SDIORST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST_Msk",
    "location": {
      "column": "9",
      "line": "4259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349828@macro@RCC_APB2RSTR_SDIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST",
    "location": {
      "column": "9",
      "line": "4260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SDIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349909@macro@RCC_APB2RSTR_SPI1RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Pos",
    "location": {
      "column": "9",
      "line": "4261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@349990@macro@RCC_APB2RSTR_SPI1RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST_Msk",
    "location": {
      "column": "9",
      "line": "4262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350089@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "9",
      "line": "4263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350170@macro@RCC_APB2RSTR_SPI4RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST_Pos",
    "location": {
      "column": "9",
      "line": "4264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350251@macro@RCC_APB2RSTR_SPI4RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST_Msk",
    "location": {
      "column": "9",
      "line": "4265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350350@macro@RCC_APB2RSTR_SPI4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST",
    "location": {
      "column": "9",
      "line": "4266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350431@macro@RCC_APB2RSTR_SYSCFGRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST_Pos",
    "location": {
      "column": "9",
      "line": "4267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350512@macro@RCC_APB2RSTR_SYSCFGRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST_Msk",
    "location": {
      "column": "9",
      "line": "4268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350612@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "9",
      "line": "4269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350693@macro@RCC_APB2RSTR_TIM9RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST_Pos",
    "location": {
      "column": "9",
      "line": "4270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350774@macro@RCC_APB2RSTR_TIM9RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST_Msk",
    "location": {
      "column": "9",
      "line": "4271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350873@macro@RCC_APB2RSTR_TIM9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST",
    "location": {
      "column": "9",
      "line": "4272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@350954@macro@RCC_APB2RSTR_TIM10RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST_Pos",
    "location": {
      "column": "9",
      "line": "4273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351035@macro@RCC_APB2RSTR_TIM10RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST_Msk",
    "location": {
      "column": "9",
      "line": "4274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351134@macro@RCC_APB2RSTR_TIM10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST",
    "location": {
      "column": "9",
      "line": "4275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351215@macro@RCC_APB2RSTR_TIM11RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST_Pos",
    "location": {
      "column": "9",
      "line": "4276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351296@macro@RCC_APB2RSTR_TIM11RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST_Msk",
    "location": {
      "column": "9",
      "line": "4277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351395@macro@RCC_APB2RSTR_TIM11RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST",
    "location": {
      "column": "9",
      "line": "4278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351476@macro@RCC_APB2RSTR_SPI5RST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST_Pos",
    "location": {
      "column": "9",
      "line": "4279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351557@macro@RCC_APB2RSTR_SPI5RST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST_Msk",
    "location": {
      "column": "9",
      "line": "4280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351656@macro@RCC_APB2RSTR_SPI5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST",
    "location": {
      "column": "9",
      "line": "4281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351805@macro@RCC_APB2RSTR_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1",
    "location": {
      "column": "10",
      "line": "4284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2RSTR_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@351955@macro@RCC_AHB1ENR_GPIOAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN_Pos",
    "location": {
      "column": "9",
      "line": "4287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352036@macro@RCC_AHB1ENR_GPIOAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN_Msk",
    "location": {
      "column": "9",
      "line": "4288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352135@macro@RCC_AHB1ENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN",
    "location": {
      "column": "9",
      "line": "4289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352216@macro@RCC_AHB1ENR_GPIOBEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN_Pos",
    "location": {
      "column": "9",
      "line": "4290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352297@macro@RCC_AHB1ENR_GPIOBEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN_Msk",
    "location": {
      "column": "9",
      "line": "4291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352396@macro@RCC_AHB1ENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN",
    "location": {
      "column": "9",
      "line": "4292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352477@macro@RCC_AHB1ENR_GPIOCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN_Pos",
    "location": {
      "column": "9",
      "line": "4293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352558@macro@RCC_AHB1ENR_GPIOCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN_Msk",
    "location": {
      "column": "9",
      "line": "4294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352657@macro@RCC_AHB1ENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN",
    "location": {
      "column": "9",
      "line": "4295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352738@macro@RCC_AHB1ENR_GPIODEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN_Pos",
    "location": {
      "column": "9",
      "line": "4296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352819@macro@RCC_AHB1ENR_GPIODEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN_Msk",
    "location": {
      "column": "9",
      "line": "4297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352918@macro@RCC_AHB1ENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN",
    "location": {
      "column": "9",
      "line": "4298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@352999@macro@RCC_AHB1ENR_GPIOEEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN_Pos",
    "location": {
      "column": "9",
      "line": "4299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353080@macro@RCC_AHB1ENR_GPIOEEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN_Msk",
    "location": {
      "column": "9",
      "line": "4300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353179@macro@RCC_AHB1ENR_GPIOEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN",
    "location": {
      "column": "9",
      "line": "4301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353260@macro@RCC_AHB1ENR_GPIOHEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN_Pos",
    "location": {
      "column": "9",
      "line": "4302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353341@macro@RCC_AHB1ENR_GPIOHEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN_Msk",
    "location": {
      "column": "9",
      "line": "4303",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353440@macro@RCC_AHB1ENR_GPIOHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN",
    "location": {
      "column": "9",
      "line": "4304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353521@macro@RCC_AHB1ENR_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "4305",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353602@macro@RCC_AHB1ENR_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "4306",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353701@macro@RCC_AHB1ENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN",
    "location": {
      "column": "9",
      "line": "4307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353782@macro@RCC_AHB1ENR_DMA1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN_Pos",
    "location": {
      "column": "9",
      "line": "4308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353863@macro@RCC_AHB1ENR_DMA1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN_Msk",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@353962@macro@RCC_AHB1ENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354043@macro@RCC_AHB1ENR_DMA2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN_Pos",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354124@macro@RCC_AHB1ENR_DMA2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN_Msk",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354223@macro@RCC_AHB1ENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354492@macro@RCC_AHB2_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2_SUPPORT",
    "location": {
      "column": "9",
      "line": "4318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354568@macro@RCC_AHB2ENR_OTGFSEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN_Pos",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354649@macro@RCC_AHB2ENR_OTGFSEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN_Msk",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354748@macro@RCC_AHB2ENR_OTGFSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354913@macro@RCC_APB1ENR_TIM2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Pos",
    "location": {
      "column": "9",
      "line": "4325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@354994@macro@RCC_APB1ENR_TIM2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN_Msk",
    "location": {
      "column": "9",
      "line": "4326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355093@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355174@macro@RCC_APB1ENR_TIM3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Pos",
    "location": {
      "column": "9",
      "line": "4328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355255@macro@RCC_APB1ENR_TIM3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN_Msk",
    "location": {
      "column": "9",
      "line": "4329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355354@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "9",
      "line": "4330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355435@macro@RCC_APB1ENR_TIM4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Pos",
    "location": {
      "column": "9",
      "line": "4331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355516@macro@RCC_APB1ENR_TIM4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN_Msk",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355615@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355696@macro@RCC_APB1ENR_TIM5EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Pos",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355777@macro@RCC_APB1ENR_TIM5EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN_Msk",
    "location": {
      "column": "9",
      "line": "4335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355876@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@355957@macro@RCC_APB1ENR_WWDGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Pos",
    "location": {
      "column": "9",
      "line": "4337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356038@macro@RCC_APB1ENR_WWDGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN_Msk",
    "location": {
      "column": "9",
      "line": "4338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356137@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356218@macro@RCC_APB1ENR_SPI2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Pos",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356299@macro@RCC_APB1ENR_SPI2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN_Msk",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356398@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "9",
      "line": "4342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356479@macro@RCC_APB1ENR_SPI3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Pos",
    "location": {
      "column": "9",
      "line": "4343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356560@macro@RCC_APB1ENR_SPI3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN_Msk",
    "location": {
      "column": "9",
      "line": "4344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356659@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "9",
      "line": "4345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356740@macro@RCC_APB1ENR_USART2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Pos",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356821@macro@RCC_APB1ENR_USART2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN_Msk",
    "location": {
      "column": "9",
      "line": "4347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@356920@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "9",
      "line": "4348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357001@macro@RCC_APB1ENR_I2C1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Pos",
    "location": {
      "column": "9",
      "line": "4349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357082@macro@RCC_APB1ENR_I2C1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN_Msk",
    "location": {
      "column": "9",
      "line": "4350",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357181@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357262@macro@RCC_APB1ENR_I2C2EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Pos",
    "location": {
      "column": "9",
      "line": "4352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357343@macro@RCC_APB1ENR_I2C2EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN_Msk",
    "location": {
      "column": "9",
      "line": "4353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357442@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "9",
      "line": "4354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357523@macro@RCC_APB1ENR_I2C3EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN_Pos",
    "location": {
      "column": "9",
      "line": "4355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357604@macro@RCC_APB1ENR_I2C3EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN_Msk",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357703@macro@RCC_APB1ENR_I2C3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_I2C3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357784@macro@RCC_APB1ENR_PWREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Pos",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357865@macro@RCC_APB1ENR_PWREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN_Msk",
    "location": {
      "column": "9",
      "line": "4359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_PWREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@357964@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "9",
      "line": "4360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358129@macro@RCC_APB2ENR_TIM1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Pos",
    "location": {
      "column": "9",
      "line": "4363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358210@macro@RCC_APB2ENR_TIM1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN_Msk",
    "location": {
      "column": "9",
      "line": "4364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358309@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358390@macro@RCC_APB2ENR_USART1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Pos",
    "location": {
      "column": "9",
      "line": "4366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358471@macro@RCC_APB2ENR_USART1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN_Msk",
    "location": {
      "column": "9",
      "line": "4367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358570@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "9",
      "line": "4368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358651@macro@RCC_APB2ENR_USART6EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN_Pos",
    "location": {
      "column": "9",
      "line": "4369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358732@macro@RCC_APB2ENR_USART6EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN_Msk",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358831@macro@RCC_APB2ENR_USART6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN",
    "location": {
      "column": "9",
      "line": "4371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_USART6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358912@macro@RCC_APB2ENR_ADC1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Pos",
    "location": {
      "column": "9",
      "line": "4372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@358993@macro@RCC_APB2ENR_ADC1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN_Msk",
    "location": {
      "column": "9",
      "line": "4373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359092@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "9",
      "line": "4374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359173@macro@RCC_APB2ENR_SDIOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN_Pos",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359254@macro@RCC_APB2ENR_SDIOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN_Msk",
    "location": {
      "column": "9",
      "line": "4376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359353@macro@RCC_APB2ENR_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN",
    "location": {
      "column": "9",
      "line": "4377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359434@macro@RCC_APB2ENR_SPI1EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Pos",
    "location": {
      "column": "9",
      "line": "4378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359515@macro@RCC_APB2ENR_SPI1EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN_Msk",
    "location": {
      "column": "9",
      "line": "4379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359614@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "9",
      "line": "4380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359695@macro@RCC_APB2ENR_SPI4EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN_Pos",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359776@macro@RCC_APB2ENR_SPI4EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN_Msk",
    "location": {
      "column": "9",
      "line": "4382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359875@macro@RCC_APB2ENR_SPI4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN",
    "location": {
      "column": "9",
      "line": "4383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@359956@macro@RCC_APB2ENR_SYSCFGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN_Pos",
    "location": {
      "column": "9",
      "line": "4384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360037@macro@RCC_APB2ENR_SYSCFGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN_Msk",
    "location": {
      "column": "9",
      "line": "4385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360136@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360217@macro@RCC_APB2ENR_TIM9EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN_Pos",
    "location": {
      "column": "9",
      "line": "4387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360298@macro@RCC_APB2ENR_TIM9EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN_Msk",
    "location": {
      "column": "9",
      "line": "4388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360397@macro@RCC_APB2ENR_TIM9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN",
    "location": {
      "column": "9",
      "line": "4389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360478@macro@RCC_APB2ENR_TIM10EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN_Pos",
    "location": {
      "column": "9",
      "line": "4390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360559@macro@RCC_APB2ENR_TIM10EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN_Msk",
    "location": {
      "column": "9",
      "line": "4391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360658@macro@RCC_APB2ENR_TIM10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN",
    "location": {
      "column": "9",
      "line": "4392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360739@macro@RCC_APB2ENR_TIM11EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN_Pos",
    "location": {
      "column": "9",
      "line": "4393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360820@macro@RCC_APB2ENR_TIM11EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN_Msk",
    "location": {
      "column": "9",
      "line": "4394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@360919@macro@RCC_APB2ENR_TIM11EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN",
    "location": {
      "column": "9",
      "line": "4395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_TIM11EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361000@macro@RCC_APB2ENR_SPI5EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN_Pos",
    "location": {
      "column": "9",
      "line": "4396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI5EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361081@macro@RCC_APB2ENR_SPI5EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN_Msk",
    "location": {
      "column": "9",
      "line": "4397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI5EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361180@macro@RCC_APB2ENR_SPI5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN",
    "location": {
      "column": "9",
      "line": "4398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2ENR_SPI5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361345@macro@RCC_AHB1LPENR_GPIOALPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN_Pos",
    "location": {
      "column": "9",
      "line": "4401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361426@macro@RCC_AHB1LPENR_GPIOALPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN_Msk",
    "location": {
      "column": "9",
      "line": "4402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361527@macro@RCC_AHB1LPENR_GPIOALPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN",
    "location": {
      "column": "9",
      "line": "4403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361608@macro@RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361689@macro@RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361790@macro@RCC_AHB1LPENR_GPIOBLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN",
    "location": {
      "column": "9",
      "line": "4406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361871@macro@RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@361952@macro@RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4408",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362053@macro@RCC_AHB1LPENR_GPIOCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN",
    "location": {
      "column": "9",
      "line": "4409",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362134@macro@RCC_AHB1LPENR_GPIODLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362215@macro@RCC_AHB1LPENR_GPIODLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362316@macro@RCC_AHB1LPENR_GPIODLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN",
    "location": {
      "column": "9",
      "line": "4412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362397@macro@RCC_AHB1LPENR_GPIOELPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN_Pos",
    "location": {
      "column": "9",
      "line": "4413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362478@macro@RCC_AHB1LPENR_GPIOELPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN_Msk",
    "location": {
      "column": "9",
      "line": "4414",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362579@macro@RCC_AHB1LPENR_GPIOELPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN",
    "location": {
      "column": "9",
      "line": "4415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362660@macro@RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362741@macro@RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362842@macro@RCC_AHB1LPENR_GPIOHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN",
    "location": {
      "column": "9",
      "line": "4418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@362923@macro@RCC_AHB1LPENR_CRCLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363004@macro@RCC_AHB1LPENR_CRCLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363103@macro@RCC_AHB1LPENR_CRCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN",
    "location": {
      "column": "9",
      "line": "4421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363184@macro@RCC_AHB1LPENR_FLITFLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363265@macro@RCC_AHB1LPENR_FLITFLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363366@macro@RCC_AHB1LPENR_FLITFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN",
    "location": {
      "column": "9",
      "line": "4424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363447@macro@RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363528@macro@RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363629@macro@RCC_AHB1LPENR_SRAM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN",
    "location": {
      "column": "9",
      "line": "4427",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363710@macro@RCC_AHB1LPENR_DMA1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363791@macro@RCC_AHB1LPENR_DMA1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363891@macro@RCC_AHB1LPENR_DMA1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN",
    "location": {
      "column": "9",
      "line": "4430",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@363972@macro@RCC_AHB1LPENR_DMA2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364053@macro@RCC_AHB1LPENR_DMA2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364153@macro@RCC_AHB1LPENR_DMA2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN",
    "location": {
      "column": "9",
      "line": "4433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364320@macro@RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364401@macro@RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364502@macro@RCC_AHB2LPENR_OTGFSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN",
    "location": {
      "column": "9",
      "line": "4439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364751@macro@RCC_APB1LPENR_TIM2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364832@macro@RCC_APB1LPENR_TIM2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@364932@macro@RCC_APB1LPENR_TIM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN",
    "location": {
      "column": "9",
      "line": "4446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365013@macro@RCC_APB1LPENR_TIM3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365094@macro@RCC_APB1LPENR_TIM3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365194@macro@RCC_APB1LPENR_TIM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN",
    "location": {
      "column": "9",
      "line": "4449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365275@macro@RCC_APB1LPENR_TIM4LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365356@macro@RCC_APB1LPENR_TIM4LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365456@macro@RCC_APB1LPENR_TIM4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN",
    "location": {
      "column": "9",
      "line": "4452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365537@macro@RCC_APB1LPENR_TIM5LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365618@macro@RCC_APB1LPENR_TIM5LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365718@macro@RCC_APB1LPENR_TIM5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN",
    "location": {
      "column": "9",
      "line": "4455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365799@macro@RCC_APB1LPENR_WWDGLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365880@macro@RCC_APB1LPENR_WWDGLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@365980@macro@RCC_APB1LPENR_WWDGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN",
    "location": {
      "column": "9",
      "line": "4458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366061@macro@RCC_APB1LPENR_SPI2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366142@macro@RCC_APB1LPENR_SPI2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366242@macro@RCC_APB1LPENR_SPI2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN",
    "location": {
      "column": "9",
      "line": "4461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366323@macro@RCC_APB1LPENR_SPI3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366404@macro@RCC_APB1LPENR_SPI3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366504@macro@RCC_APB1LPENR_SPI3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN",
    "location": {
      "column": "9",
      "line": "4464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366585@macro@RCC_APB1LPENR_USART2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366666@macro@RCC_APB1LPENR_USART2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366768@macro@RCC_APB1LPENR_USART2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN",
    "location": {
      "column": "9",
      "line": "4467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366849@macro@RCC_APB1LPENR_I2C1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@366930@macro@RCC_APB1LPENR_I2C1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4469",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367030@macro@RCC_APB1LPENR_I2C1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN",
    "location": {
      "column": "9",
      "line": "4470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367111@macro@RCC_APB1LPENR_I2C2LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367192@macro@RCC_APB1LPENR_I2C2LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367292@macro@RCC_APB1LPENR_I2C2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN",
    "location": {
      "column": "9",
      "line": "4473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367373@macro@RCC_APB1LPENR_I2C3LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367454@macro@RCC_APB1LPENR_I2C3LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367554@macro@RCC_APB1LPENR_I2C3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN",
    "location": {
      "column": "9",
      "line": "4476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367635@macro@RCC_APB1LPENR_PWRLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367716@macro@RCC_APB1LPENR_PWRLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367815@macro@RCC_APB1LPENR_PWRLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN",
    "location": {
      "column": "9",
      "line": "4479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@367980@macro@RCC_APB2LPENR_TIM1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368061@macro@RCC_APB2LPENR_TIM1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368161@macro@RCC_APB2LPENR_TIM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN",
    "location": {
      "column": "9",
      "line": "4484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368242@macro@RCC_APB2LPENR_USART1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368323@macro@RCC_APB2LPENR_USART1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368425@macro@RCC_APB2LPENR_USART1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN",
    "location": {
      "column": "9",
      "line": "4487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368506@macro@RCC_APB2LPENR_USART6LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368587@macro@RCC_APB2LPENR_USART6LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368689@macro@RCC_APB2LPENR_USART6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN",
    "location": {
      "column": "9",
      "line": "4490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368770@macro@RCC_APB2LPENR_ADC1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368851@macro@RCC_APB2LPENR_ADC1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@368951@macro@RCC_APB2LPENR_ADC1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN",
    "location": {
      "column": "9",
      "line": "4493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369032@macro@RCC_APB2LPENR_SDIOLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369113@macro@RCC_APB2LPENR_SDIOLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369213@macro@RCC_APB2LPENR_SDIOLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN",
    "location": {
      "column": "9",
      "line": "4496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369294@macro@RCC_APB2LPENR_SPI1LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369375@macro@RCC_APB2LPENR_SPI1LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369475@macro@RCC_APB2LPENR_SPI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN",
    "location": {
      "column": "9",
      "line": "4499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369556@macro@RCC_APB2LPENR_SPI4LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369637@macro@RCC_APB2LPENR_SPI4LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369737@macro@RCC_APB2LPENR_SPI4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN",
    "location": {
      "column": "9",
      "line": "4502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369818@macro@RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "location": {
      "column": "9",
      "line": "4503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@369899@macro@RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "location": {
      "column": "9",
      "line": "4504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370001@macro@RCC_APB2LPENR_SYSCFGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN",
    "location": {
      "column": "9",
      "line": "4505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370082@macro@RCC_APB2LPENR_TIM9LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370163@macro@RCC_APB2LPENR_TIM9LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370263@macro@RCC_APB2LPENR_TIM9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN",
    "location": {
      "column": "9",
      "line": "4508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370344@macro@RCC_APB2LPENR_TIM10LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370425@macro@RCC_APB2LPENR_TIM10LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370526@macro@RCC_APB2LPENR_TIM10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN",
    "location": {
      "column": "9",
      "line": "4511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370607@macro@RCC_APB2LPENR_TIM11LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370688@macro@RCC_APB2LPENR_TIM11LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370789@macro@RCC_APB2LPENR_TIM11LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN",
    "location": {
      "column": "9",
      "line": "4514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370870@macro@RCC_APB2LPENR_SPI5LPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN_Pos",
    "location": {
      "column": "9",
      "line": "4515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@370951@macro@RCC_APB2LPENR_SPI5LPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN_Msk",
    "location": {
      "column": "9",
      "line": "4516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371051@macro@RCC_APB2LPENR_SPI5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN",
    "location": {
      "column": "9",
      "line": "4517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371216@macro@RCC_BDCR_LSEON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Pos",
    "location": {
      "column": "9",
      "line": "4520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371297@macro@RCC_BDCR_LSEON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON_Msk",
    "location": {
      "column": "9",
      "line": "4521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371396@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "9",
      "line": "4522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371477@macro@RCC_BDCR_LSERDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Pos",
    "location": {
      "column": "9",
      "line": "4523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371558@macro@RCC_BDCR_LSERDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY_Msk",
    "location": {
      "column": "9",
      "line": "4524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSERDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371657@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "9",
      "line": "4525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371738@macro@RCC_BDCR_LSEBYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Pos",
    "location": {
      "column": "9",
      "line": "4526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371819@macro@RCC_BDCR_LSEBYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP_Msk",
    "location": {
      "column": "9",
      "line": "4527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEBYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371918@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "9",
      "line": "4528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@371999@macro@RCC_BDCR_LSEMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD_Pos",
    "location": {
      "column": "9",
      "line": "4529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372080@macro@RCC_BDCR_LSEMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD_Msk",
    "location": {
      "column": "9",
      "line": "4530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372179@macro@RCC_BDCR_LSEMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD",
    "location": {
      "column": "9",
      "line": "4531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_LSEMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372262@macro@RCC_BDCR_RTCSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Pos",
    "location": {
      "column": "9",
      "line": "4533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372343@macro@RCC_BDCR_RTCSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_Msk",
    "location": {
      "column": "9",
      "line": "4534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372442@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "9",
      "line": "4535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372523@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "9",
      "line": "4536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372622@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "9",
      "line": "4537",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372723@macro@RCC_BDCR_RTCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Pos",
    "location": {
      "column": "9",
      "line": "4539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372804@macro@RCC_BDCR_RTCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN_Msk",
    "location": {
      "column": "9",
      "line": "4540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372903@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "9",
      "line": "4541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@372984@macro@RCC_BDCR_BDRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Pos",
    "location": {
      "column": "9",
      "line": "4542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_BDRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373065@macro@RCC_BDCR_BDRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST_Msk",
    "location": {
      "column": "9",
      "line": "4543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_BDRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373164@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "9",
      "line": "4544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373329@macro@RCC_CSR_LSION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Pos",
    "location": {
      "column": "9",
      "line": "4547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373410@macro@RCC_CSR_LSION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION_Msk",
    "location": {
      "column": "9",
      "line": "4548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373509@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "9",
      "line": "4549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373590@macro@RCC_CSR_LSIRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Pos",
    "location": {
      "column": "9",
      "line": "4550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373671@macro@RCC_CSR_LSIRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY_Msk",
    "location": {
      "column": "9",
      "line": "4551",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSIRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373770@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "9",
      "line": "4552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373851@macro@RCC_CSR_RMVF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Pos",
    "location": {
      "column": "9",
      "line": "4553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_RMVF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@373932@macro@RCC_CSR_RMVF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF_Msk",
    "location": {
      "column": "9",
      "line": "4554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_RMVF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374031@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374112@macro@RCC_CSR_BORRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_BORRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374193@macro@RCC_CSR_BORRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_BORRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374292@macro@RCC_CSR_BORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF",
    "location": {
      "column": "9",
      "line": "4558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_BORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374373@macro@RCC_CSR_PINRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374423@macro@RCC_CSR_PINRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PINRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374522@macro@RCC_CSR_PINRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PINRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374586@macro@RCC_CSR_PORRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374667@macro@RCC_CSR_PORRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PORRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374766@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374847@macro@RCC_CSR_SFTRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@374928@macro@RCC_CSR_SFTRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_SFTRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375027@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375108@macro@RCC_CSR_IWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375158@macro@RCC_CSR_IWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375257@macro@RCC_CSR_IWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_IWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375322@macro@RCC_CSR_WWDGRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375403@macro@RCC_CSR_WWDGRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375502@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "9",
      "line": "4573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375583@macro@RCC_CSR_LPWRRSTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Pos",
    "location": {
      "column": "9",
      "line": "4574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375664@macro@RCC_CSR_LPWRRSTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF_Msk",
    "location": {
      "column": "9",
      "line": "4575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375763@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375850@macro@RCC_CSR_PADRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PADRSTF",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_PADRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@375910@macro@RCC_CSR_WDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WDGRSTF",
    "location": {
      "column": "9",
      "line": "4579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_CSR_WDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376055@macro@RCC_SSCGR_MODPER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER_Pos",
    "location": {
      "column": "9",
      "line": "4582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_MODPER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376136@macro@RCC_SSCGR_MODPER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER_Msk",
    "location": {
      "column": "9",
      "line": "4583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_MODPER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376235@macro@RCC_SSCGR_MODPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER",
    "location": {
      "column": "9",
      "line": "4584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_MODPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376316@macro@RCC_SSCGR_INCSTEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP_Pos",
    "location": {
      "column": "9",
      "line": "4585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376397@macro@RCC_SSCGR_INCSTEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP_Msk",
    "location": {
      "column": "9",
      "line": "4586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376496@macro@RCC_SSCGR_INCSTEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_INCSTEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376577@macro@RCC_SSCGR_SPREADSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL_Pos",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376658@macro@RCC_SSCGR_SPREADSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL_Msk",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376757@macro@RCC_SSCGR_SPREADSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL",
    "location": {
      "column": "9",
      "line": "4590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SPREADSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376838@macro@RCC_SSCGR_SSCGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN_Pos",
    "location": {
      "column": "9",
      "line": "4591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@376919@macro@RCC_SSCGR_SSCGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN_Msk",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377018@macro@RCC_SSCGR_SSCGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_SSCGR_SSCGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377183@macro@RCC_PLLI2SCFGR_PLLI2SM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_Pos",
    "location": {
      "column": "9",
      "line": "4596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377264@macro@RCC_PLLI2SCFGR_PLLI2SM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_Msk",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377365@macro@RCC_PLLI2SCFGR_PLLI2SM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377446@macro@RCC_PLLI2SCFGR_PLLI2SM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377547@macro@RCC_PLLI2SCFGR_PLLI2SM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377648@macro@RCC_PLLI2SCFGR_PLLI2SM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377749@macro@RCC_PLLI2SCFGR_PLLI2SM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377850@macro@RCC_PLLI2SCFGR_PLLI2SM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@377951@macro@RCC_PLLI2SCFGR_PLLI2SM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "location": {
      "column": "9",
      "line": "4604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378054@macro@RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378135@macro@RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378237@macro@RCC_PLLI2SCFGR_PLLI2SN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378318@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "location": {
      "column": "9",
      "line": "4609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378420@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "location": {
      "column": "9",
      "line": "4610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378522@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378624@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378726@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378828@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@378930@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "location": {
      "column": "9",
      "line": "4615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379032@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "location": {
      "column": "9",
      "line": "4616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379134@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379238@macro@RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379319@macro@RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "location": {
      "column": "9",
      "line": "4620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379419@macro@RCC_PLLI2SCFGR_PLLI2SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR",
    "location": {
      "column": "9",
      "line": "4621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379500@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "location": {
      "column": "9",
      "line": "4622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379600@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379700@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379886@macro@RCC_DCKCFGR_TIMPRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE_Pos",
    "location": {
      "column": "9",
      "line": "4628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@379967@macro@RCC_DCKCFGR_TIMPRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE_Msk",
    "location": {
      "column": "9",
      "line": "4629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380066@macro@RCC_DCKCFGR_TIMPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380643@macro@RTC_TR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380724@macro@RTC_TR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380823@macro@RTC_TR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380904@macro@RTC_TR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@380985@macro@RTC_TR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381084@macro@RTC_TR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381165@macro@RTC_TR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_0",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381264@macro@RTC_TR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_1",
    "location": {
      "column": "9",
      "line": "4646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381363@macro@RTC_TR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381444@macro@RTC_TR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381543@macro@RTC_TR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381624@macro@RTC_TR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_0",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381723@macro@RTC_TR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_1",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381822@macro@RTC_TR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_2",
    "location": {
      "column": "9",
      "line": "4652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@381921@macro@RTC_TR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_3",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382020@macro@RTC_TR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382101@macro@RTC_TR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382200@macro@RTC_TR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382281@macro@RTC_TR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_0",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382380@macro@RTC_TR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_1",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382479@macro@RTC_TR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_2",
    "location": {
      "column": "9",
      "line": "4659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382578@macro@RTC_TR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382659@macro@RTC_TR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382758@macro@RTC_TR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382839@macro@RTC_TR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_0",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@382938@macro@RTC_TR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_1",
    "location": {
      "column": "9",
      "line": "4664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383037@macro@RTC_TR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_2",
    "location": {
      "column": "9",
      "line": "4665",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383136@macro@RTC_TR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_3",
    "location": {
      "column": "9",
      "line": "4666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383235@macro@RTC_TR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383316@macro@RTC_TR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383415@macro@RTC_TR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383496@macro@RTC_TR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_0",
    "location": {
      "column": "9",
      "line": "4670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383595@macro@RTC_TR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_1",
    "location": {
      "column": "9",
      "line": "4671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383694@macro@RTC_TR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_2",
    "location": {
      "column": "9",
      "line": "4672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383793@macro@RTC_TR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_Pos",
    "location": {
      "column": "9",
      "line": "4673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383874@macro@RTC_TR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_Msk",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@383973@macro@RTC_TR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384054@macro@RTC_TR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_0",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384153@macro@RTC_TR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_1",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384252@macro@RTC_TR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_2",
    "location": {
      "column": "9",
      "line": "4678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384351@macro@RTC_TR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_3",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384534@macro@RTC_DR_YT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_Pos",
    "location": {
      "column": "9",
      "line": "4682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384615@macro@RTC_DR_YT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_Msk",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384714@macro@RTC_DR_YT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384795@macro@RTC_DR_YT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_0",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384894@macro@RTC_DR_YT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_1",
    "location": {
      "column": "9",
      "line": "4686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@384993@macro@RTC_DR_YT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_2",
    "location": {
      "column": "9",
      "line": "4687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385092@macro@RTC_DR_YT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_3",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385191@macro@RTC_DR_YU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_Pos",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385272@macro@RTC_DR_YU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_Msk",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385371@macro@RTC_DR_YU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385452@macro@RTC_DR_YU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_0",
    "location": {
      "column": "9",
      "line": "4692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385551@macro@RTC_DR_YU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_1",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385650@macro@RTC_DR_YU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_2",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385749@macro@RTC_DR_YU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_3",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_YU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385848@macro@RTC_DR_WDU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_Pos",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@385929@macro@RTC_DR_WDU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_Msk",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386028@macro@RTC_DR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386109@macro@RTC_DR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_0",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386208@macro@RTC_DR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_1",
    "location": {
      "column": "9",
      "line": "4700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386307@macro@RTC_DR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_2",
    "location": {
      "column": "9",
      "line": "4701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386406@macro@RTC_DR_MT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT_Pos",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386487@macro@RTC_DR_MT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT_Msk",
    "location": {
      "column": "9",
      "line": "4703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386586@macro@RTC_DR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT",
    "location": {
      "column": "9",
      "line": "4704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386667@macro@RTC_DR_MU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_Pos",
    "location": {
      "column": "9",
      "line": "4705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386748@macro@RTC_DR_MU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_Msk",
    "location": {
      "column": "9",
      "line": "4706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386847@macro@RTC_DR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU",
    "location": {
      "column": "9",
      "line": "4707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@386928@macro@RTC_DR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_0",
    "location": {
      "column": "9",
      "line": "4708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387027@macro@RTC_DR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_1",
    "location": {
      "column": "9",
      "line": "4709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387126@macro@RTC_DR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_2",
    "location": {
      "column": "9",
      "line": "4710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387225@macro@RTC_DR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_3",
    "location": {
      "column": "9",
      "line": "4711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387324@macro@RTC_DR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387405@macro@RTC_DR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387504@macro@RTC_DR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT",
    "location": {
      "column": "9",
      "line": "4714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387585@macro@RTC_DR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_0",
    "location": {
      "column": "9",
      "line": "4715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387684@macro@RTC_DR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_1",
    "location": {
      "column": "9",
      "line": "4716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387783@macro@RTC_DR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387864@macro@RTC_DR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@387963@macro@RTC_DR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388044@macro@RTC_DR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_0",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388143@macro@RTC_DR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_1",
    "location": {
      "column": "9",
      "line": "4721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388242@macro@RTC_DR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_2",
    "location": {
      "column": "9",
      "line": "4722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388341@macro@RTC_DR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_3",
    "location": {
      "column": "9",
      "line": "4723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_DR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388524@macro@RTC_CR_COE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE_Pos",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388605@macro@RTC_CR_COE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE_Msk",
    "location": {
      "column": "9",
      "line": "4727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388704@macro@RTC_CR_COE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE",
    "location": {
      "column": "9",
      "line": "4728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388785@macro@RTC_CR_OSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_Pos",
    "location": {
      "column": "9",
      "line": "4729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_OSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388866@macro@RTC_CR_OSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_Msk",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_OSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@388965@macro@RTC_CR_OSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL",
    "location": {
      "column": "9",
      "line": "4731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_OSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389046@macro@RTC_CR_OSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_0",
    "location": {
      "column": "9",
      "line": "4732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_OSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389145@macro@RTC_CR_OSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_1",
    "location": {
      "column": "9",
      "line": "4733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_OSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389244@macro@RTC_CR_POL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL_Pos",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_POL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389325@macro@RTC_CR_POL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL_Msk",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_POL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389424@macro@RTC_CR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL",
    "location": {
      "column": "9",
      "line": "4736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389505@macro@RTC_CR_COSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL_Pos",
    "location": {
      "column": "9",
      "line": "4737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389586@macro@RTC_CR_COSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL_Msk",
    "location": {
      "column": "9",
      "line": "4738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389685@macro@RTC_CR_COSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_COSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389766@macro@RTC_CR_BKP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP_Pos",
    "location": {
      "column": "9",
      "line": "4740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BKP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389847@macro@RTC_CR_BKP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP_Msk",
    "location": {
      "column": "9",
      "line": "4741",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BKP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@389946@macro@RTC_CR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BKP",
    "location": {
      "column": "9",
      "line": "4742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390027@macro@RTC_CR_SUB1H_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H_Pos",
    "location": {
      "column": "9",
      "line": "4743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_SUB1H_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390108@macro@RTC_CR_SUB1H_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H_Msk",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_SUB1H_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390207@macro@RTC_CR_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H",
    "location": {
      "column": "9",
      "line": "4745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390288@macro@RTC_CR_ADD1H_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H_Pos",
    "location": {
      "column": "9",
      "line": "4746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ADD1H_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390369@macro@RTC_CR_ADD1H_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H_Msk",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ADD1H_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390468@macro@RTC_CR_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H",
    "location": {
      "column": "9",
      "line": "4748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390549@macro@RTC_CR_TSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE_Pos",
    "location": {
      "column": "9",
      "line": "4749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390630@macro@RTC_CR_TSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE_Msk",
    "location": {
      "column": "9",
      "line": "4750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390729@macro@RTC_CR_TSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE",
    "location": {
      "column": "9",
      "line": "4751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390810@macro@RTC_CR_WUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE_Pos",
    "location": {
      "column": "9",
      "line": "4752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390891@macro@RTC_CR_WUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE_Msk",
    "location": {
      "column": "9",
      "line": "4753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@390990@macro@RTC_CR_WUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE",
    "location": {
      "column": "9",
      "line": "4754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391071@macro@RTC_CR_ALRBIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE_Pos",
    "location": {
      "column": "9",
      "line": "4755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391152@macro@RTC_CR_ALRBIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE_Msk",
    "location": {
      "column": "9",
      "line": "4756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391251@macro@RTC_CR_ALRBIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE",
    "location": {
      "column": "9",
      "line": "4757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391332@macro@RTC_CR_ALRAIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE_Pos",
    "location": {
      "column": "9",
      "line": "4758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391413@macro@RTC_CR_ALRAIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE_Msk",
    "location": {
      "column": "9",
      "line": "4759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391512@macro@RTC_CR_ALRAIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE",
    "location": {
      "column": "9",
      "line": "4760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391593@macro@RTC_CR_TSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE_Pos",
    "location": {
      "column": "9",
      "line": "4761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391674@macro@RTC_CR_TSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE_Msk",
    "location": {
      "column": "9",
      "line": "4762",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391773@macro@RTC_CR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE",
    "location": {
      "column": "9",
      "line": "4763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391854@macro@RTC_CR_WUTE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE_Pos",
    "location": {
      "column": "9",
      "line": "4764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@391935@macro@RTC_CR_WUTE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE_Msk",
    "location": {
      "column": "9",
      "line": "4765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392034@macro@RTC_CR_WUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE",
    "location": {
      "column": "9",
      "line": "4766",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392115@macro@RTC_CR_ALRBE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE_Pos",
    "location": {
      "column": "9",
      "line": "4767",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392196@macro@RTC_CR_ALRBE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE_Msk",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392295@macro@RTC_CR_ALRBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE",
    "location": {
      "column": "9",
      "line": "4769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392376@macro@RTC_CR_ALRAE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE_Pos",
    "location": {
      "column": "9",
      "line": "4770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392457@macro@RTC_CR_ALRAE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE_Msk",
    "location": {
      "column": "9",
      "line": "4771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392556@macro@RTC_CR_ALRAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_ALRAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392637@macro@RTC_CR_DCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE_Pos",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_DCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392718@macro@RTC_CR_DCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE_Msk",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_DCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392817@macro@RTC_CR_DCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_DCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392898@macro@RTC_CR_FMT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT_Pos",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_FMT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@392979@macro@RTC_CR_FMT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT_Msk",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_FMT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393078@macro@RTC_CR_FMT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_FMT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393159@macro@RTC_CR_BYPSHAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD_Pos",
    "location": {
      "column": "9",
      "line": "4779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BYPSHAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393240@macro@RTC_CR_BYPSHAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD_Msk",
    "location": {
      "column": "9",
      "line": "4780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BYPSHAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393339@macro@RTC_CR_BYPSHAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD",
    "location": {
      "column": "9",
      "line": "4781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BYPSHAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393420@macro@RTC_CR_REFCKON_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON_Pos",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_REFCKON_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393501@macro@RTC_CR_REFCKON_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON_Msk",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_REFCKON_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393600@macro@RTC_CR_REFCKON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON",
    "location": {
      "column": "9",
      "line": "4784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_REFCKON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393681@macro@RTC_CR_TSEDGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE_Pos",
    "location": {
      "column": "9",
      "line": "4785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSEDGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393762@macro@RTC_CR_TSEDGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE_Msk",
    "location": {
      "column": "9",
      "line": "4786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSEDGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393861@macro@RTC_CR_TSEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE",
    "location": {
      "column": "9",
      "line": "4787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_TSEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@393942@macro@RTC_CR_WUCKSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_Pos",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394023@macro@RTC_CR_WUCKSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_Msk",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394122@macro@RTC_CR_WUCKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL",
    "location": {
      "column": "9",
      "line": "4790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394203@macro@RTC_CR_WUCKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_0",
    "location": {
      "column": "9",
      "line": "4791",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394302@macro@RTC_CR_WUCKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_1",
    "location": {
      "column": "9",
      "line": "4792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394401@macro@RTC_CR_WUCKSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_2",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_WUCKSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394524@macro@RTC_CR_BCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BCK",
    "location": {
      "column": "9",
      "line": "4796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CR_BCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394659@macro@RTC_ISR_RECALPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF_Pos",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RECALPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394740@macro@RTC_ISR_RECALPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF_Msk",
    "location": {
      "column": "9",
      "line": "4800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RECALPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394839@macro@RTC_ISR_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF",
    "location": {
      "column": "9",
      "line": "4801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@394920@macro@RTC_ISR_TAMP1F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F_Pos",
    "location": {
      "column": "9",
      "line": "4802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP1F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395001@macro@RTC_ISR_TAMP1F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F_Msk",
    "location": {
      "column": "9",
      "line": "4803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP1F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395100@macro@RTC_ISR_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F",
    "location": {
      "column": "9",
      "line": "4804",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395181@macro@RTC_ISR_TAMP2F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F_Pos",
    "location": {
      "column": "9",
      "line": "4805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP2F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395262@macro@RTC_ISR_TAMP2F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F_Msk",
    "location": {
      "column": "9",
      "line": "4806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP2F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395361@macro@RTC_ISR_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F",
    "location": {
      "column": "9",
      "line": "4807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395442@macro@RTC_ISR_TSOVF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF_Pos",
    "location": {
      "column": "9",
      "line": "4808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSOVF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395523@macro@RTC_ISR_TSOVF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF_Msk",
    "location": {
      "column": "9",
      "line": "4809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSOVF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395622@macro@RTC_ISR_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF",
    "location": {
      "column": "9",
      "line": "4810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395703@macro@RTC_ISR_TSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF_Pos",
    "location": {
      "column": "9",
      "line": "4811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395784@macro@RTC_ISR_TSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF_Msk",
    "location": {
      "column": "9",
      "line": "4812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395883@macro@RTC_ISR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF",
    "location": {
      "column": "9",
      "line": "4813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@395964@macro@RTC_ISR_WUTF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF_Pos",
    "location": {
      "column": "9",
      "line": "4814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396045@macro@RTC_ISR_WUTF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF_Msk",
    "location": {
      "column": "9",
      "line": "4815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396144@macro@RTC_ISR_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF",
    "location": {
      "column": "9",
      "line": "4816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396225@macro@RTC_ISR_ALRBF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF_Pos",
    "location": {
      "column": "9",
      "line": "4817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396306@macro@RTC_ISR_ALRBF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF_Msk",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396405@macro@RTC_ISR_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF",
    "location": {
      "column": "9",
      "line": "4819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396486@macro@RTC_ISR_ALRAF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF_Pos",
    "location": {
      "column": "9",
      "line": "4820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396567@macro@RTC_ISR_ALRAF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF_Msk",
    "location": {
      "column": "9",
      "line": "4821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396666@macro@RTC_ISR_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF",
    "location": {
      "column": "9",
      "line": "4822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396747@macro@RTC_ISR_INIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT_Pos",
    "location": {
      "column": "9",
      "line": "4823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396828@macro@RTC_ISR_INIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT_Msk",
    "location": {
      "column": "9",
      "line": "4824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@396927@macro@RTC_ISR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT",
    "location": {
      "column": "9",
      "line": "4825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397008@macro@RTC_ISR_INITF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF_Pos",
    "location": {
      "column": "9",
      "line": "4826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397089@macro@RTC_ISR_INITF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF_Msk",
    "location": {
      "column": "9",
      "line": "4827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397188@macro@RTC_ISR_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF",
    "location": {
      "column": "9",
      "line": "4828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397269@macro@RTC_ISR_RSF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF_Pos",
    "location": {
      "column": "9",
      "line": "4829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RSF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397350@macro@RTC_ISR_RSF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF_Msk",
    "location": {
      "column": "9",
      "line": "4830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RSF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397449@macro@RTC_ISR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF",
    "location": {
      "column": "9",
      "line": "4831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397530@macro@RTC_ISR_INITS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS_Pos",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397611@macro@RTC_ISR_INITS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS_Msk",
    "location": {
      "column": "9",
      "line": "4833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397710@macro@RTC_ISR_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS",
    "location": {
      "column": "9",
      "line": "4834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397791@macro@RTC_ISR_SHPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF_Pos",
    "location": {
      "column": "9",
      "line": "4835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_SHPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397872@macro@RTC_ISR_SHPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF_Msk",
    "location": {
      "column": "9",
      "line": "4836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_SHPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@397971@macro@RTC_ISR_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398052@macro@RTC_ISR_WUTWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF_Pos",
    "location": {
      "column": "9",
      "line": "4838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398133@macro@RTC_ISR_WUTWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF_Msk",
    "location": {
      "column": "9",
      "line": "4839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398232@macro@RTC_ISR_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF",
    "location": {
      "column": "9",
      "line": "4840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398313@macro@RTC_ISR_ALRBWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF_Pos",
    "location": {
      "column": "9",
      "line": "4841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398394@macro@RTC_ISR_ALRBWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF_Msk",
    "location": {
      "column": "9",
      "line": "4842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398493@macro@RTC_ISR_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF",
    "location": {
      "column": "9",
      "line": "4843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398574@macro@RTC_ISR_ALRAWF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF_Pos",
    "location": {
      "column": "9",
      "line": "4844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAWF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398655@macro@RTC_ISR_ALRAWF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF_Msk",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAWF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398754@macro@RTC_ISR_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF",
    "location": {
      "column": "9",
      "line": "4846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ISR_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@398919@macro@RTC_PRER_PREDIV_A_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A_Pos",
    "location": {
      "column": "9",
      "line": "4849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_A_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399000@macro@RTC_PRER_PREDIV_A_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A_Msk",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_A_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399099@macro@RTC_PRER_PREDIV_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A",
    "location": {
      "column": "9",
      "line": "4851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399180@macro@RTC_PRER_PREDIV_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S_Pos",
    "location": {
      "column": "9",
      "line": "4852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399261@macro@RTC_PRER_PREDIV_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S_Msk",
    "location": {
      "column": "9",
      "line": "4853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399360@macro@RTC_PRER_PREDIV_S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S",
    "location": {
      "column": "9",
      "line": "4854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_PRER_PREDIV_S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399525@macro@RTC_WUTR_WUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT_Pos",
    "location": {
      "column": "9",
      "line": "4857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WUTR_WUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399606@macro@RTC_WUTR_WUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT_Msk",
    "location": {
      "column": "9",
      "line": "4858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WUTR_WUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399705@macro@RTC_WUTR_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT",
    "location": {
      "column": "9",
      "line": "4859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WUTR_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399870@macro@RTC_CALIBR_DCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS_Pos",
    "location": {
      "column": "9",
      "line": "4862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@399951@macro@RTC_CALIBR_DCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS_Msk",
    "location": {
      "column": "9",
      "line": "4863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400050@macro@RTC_CALIBR_DCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS",
    "location": {
      "column": "9",
      "line": "4864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400131@macro@RTC_CALIBR_DC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC_Pos",
    "location": {
      "column": "9",
      "line": "4865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400212@macro@RTC_CALIBR_DC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC_Msk",
    "location": {
      "column": "9",
      "line": "4866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400311@macro@RTC_CALIBR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC",
    "location": {
      "column": "9",
      "line": "4867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALIBR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400476@macro@RTC_ALRMAR_MSK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4_Pos",
    "location": {
      "column": "9",
      "line": "4870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400557@macro@RTC_ALRMAR_MSK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4_Msk",
    "location": {
      "column": "9",
      "line": "4871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400656@macro@RTC_ALRMAR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4",
    "location": {
      "column": "9",
      "line": "4872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400737@macro@RTC_ALRMAR_WDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL_Pos",
    "location": {
      "column": "9",
      "line": "4873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400818@macro@RTC_ALRMAR_WDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL_Msk",
    "location": {
      "column": "9",
      "line": "4874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400917@macro@RTC_ALRMAR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL",
    "location": {
      "column": "9",
      "line": "4875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@400998@macro@RTC_ALRMAR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401079@macro@RTC_ALRMAR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401178@macro@RTC_ALRMAR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT",
    "location": {
      "column": "9",
      "line": "4878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401259@macro@RTC_ALRMAR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_0",
    "location": {
      "column": "9",
      "line": "4879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401358@macro@RTC_ALRMAR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_1",
    "location": {
      "column": "9",
      "line": "4880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401457@macro@RTC_ALRMAR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401538@macro@RTC_ALRMAR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401637@macro@RTC_ALRMAR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU",
    "location": {
      "column": "9",
      "line": "4883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401718@macro@RTC_ALRMAR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_0",
    "location": {
      "column": "9",
      "line": "4884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401817@macro@RTC_ALRMAR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_1",
    "location": {
      "column": "9",
      "line": "4885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@401916@macro@RTC_ALRMAR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_2",
    "location": {
      "column": "9",
      "line": "4886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402015@macro@RTC_ALRMAR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_3",
    "location": {
      "column": "9",
      "line": "4887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402114@macro@RTC_ALRMAR_MSK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3_Pos",
    "location": {
      "column": "9",
      "line": "4888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402195@macro@RTC_ALRMAR_MSK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3_Msk",
    "location": {
      "column": "9",
      "line": "4889",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402294@macro@RTC_ALRMAR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3",
    "location": {
      "column": "9",
      "line": "4890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402375@macro@RTC_ALRMAR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4891",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402456@macro@RTC_ALRMAR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402555@macro@RTC_ALRMAR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM",
    "location": {
      "column": "9",
      "line": "4893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402636@macro@RTC_ALRMAR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402717@macro@RTC_ALRMAR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402816@macro@RTC_ALRMAR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT",
    "location": {
      "column": "9",
      "line": "4896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402897@macro@RTC_ALRMAR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_0",
    "location": {
      "column": "9",
      "line": "4897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@402996@macro@RTC_ALRMAR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_1",
    "location": {
      "column": "9",
      "line": "4898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403095@macro@RTC_ALRMAR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403176@macro@RTC_ALRMAR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403275@macro@RTC_ALRMAR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU",
    "location": {
      "column": "9",
      "line": "4901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403356@macro@RTC_ALRMAR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_0",
    "location": {
      "column": "9",
      "line": "4902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403455@macro@RTC_ALRMAR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_1",
    "location": {
      "column": "9",
      "line": "4903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403554@macro@RTC_ALRMAR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_2",
    "location": {
      "column": "9",
      "line": "4904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403653@macro@RTC_ALRMAR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_3",
    "location": {
      "column": "9",
      "line": "4905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403752@macro@RTC_ALRMAR_MSK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2_Pos",
    "location": {
      "column": "9",
      "line": "4906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403833@macro@RTC_ALRMAR_MSK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2_Msk",
    "location": {
      "column": "9",
      "line": "4907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@403932@macro@RTC_ALRMAR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2",
    "location": {
      "column": "9",
      "line": "4908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404013@macro@RTC_ALRMAR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404094@macro@RTC_ALRMAR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404193@macro@RTC_ALRMAR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT",
    "location": {
      "column": "9",
      "line": "4911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404274@macro@RTC_ALRMAR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_0",
    "location": {
      "column": "9",
      "line": "4912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404373@macro@RTC_ALRMAR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_1",
    "location": {
      "column": "9",
      "line": "4913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404472@macro@RTC_ALRMAR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_2",
    "location": {
      "column": "9",
      "line": "4914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404571@macro@RTC_ALRMAR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404652@macro@RTC_ALRMAR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404751@macro@RTC_ALRMAR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU",
    "location": {
      "column": "9",
      "line": "4917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404832@macro@RTC_ALRMAR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_0",
    "location": {
      "column": "9",
      "line": "4918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@404931@macro@RTC_ALRMAR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_1",
    "location": {
      "column": "9",
      "line": "4919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405030@macro@RTC_ALRMAR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_2",
    "location": {
      "column": "9",
      "line": "4920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405129@macro@RTC_ALRMAR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_3",
    "location": {
      "column": "9",
      "line": "4921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405228@macro@RTC_ALRMAR_MSK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1_Pos",
    "location": {
      "column": "9",
      "line": "4922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405309@macro@RTC_ALRMAR_MSK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1_Msk",
    "location": {
      "column": "9",
      "line": "4923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405408@macro@RTC_ALRMAR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1",
    "location": {
      "column": "9",
      "line": "4924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405489@macro@RTC_ALRMAR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405570@macro@RTC_ALRMAR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405669@macro@RTC_ALRMAR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST",
    "location": {
      "column": "9",
      "line": "4927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405750@macro@RTC_ALRMAR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_0",
    "location": {
      "column": "9",
      "line": "4928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405849@macro@RTC_ALRMAR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_1",
    "location": {
      "column": "9",
      "line": "4929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@405948@macro@RTC_ALRMAR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_2",
    "location": {
      "column": "9",
      "line": "4930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406047@macro@RTC_ALRMAR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_Pos",
    "location": {
      "column": "9",
      "line": "4931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406128@macro@RTC_ALRMAR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_Msk",
    "location": {
      "column": "9",
      "line": "4932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406227@macro@RTC_ALRMAR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU",
    "location": {
      "column": "9",
      "line": "4933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406308@macro@RTC_ALRMAR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_0",
    "location": {
      "column": "9",
      "line": "4934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406407@macro@RTC_ALRMAR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_1",
    "location": {
      "column": "9",
      "line": "4935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406506@macro@RTC_ALRMAR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_2",
    "location": {
      "column": "9",
      "line": "4936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406605@macro@RTC_ALRMAR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_3",
    "location": {
      "column": "9",
      "line": "4937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMAR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406788@macro@RTC_ALRMBR_MSK4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4_Pos",
    "location": {
      "column": "9",
      "line": "4940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406869@macro@RTC_ALRMBR_MSK4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4_Msk",
    "location": {
      "column": "9",
      "line": "4941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@406968@macro@RTC_ALRMBR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4",
    "location": {
      "column": "9",
      "line": "4942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407049@macro@RTC_ALRMBR_WDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL_Pos",
    "location": {
      "column": "9",
      "line": "4943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407130@macro@RTC_ALRMBR_WDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL_Msk",
    "location": {
      "column": "9",
      "line": "4944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407229@macro@RTC_ALRMBR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL",
    "location": {
      "column": "9",
      "line": "4945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407310@macro@RTC_ALRMBR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_Pos",
    "location": {
      "column": "9",
      "line": "4946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407391@macro@RTC_ALRMBR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_Msk",
    "location": {
      "column": "9",
      "line": "4947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407490@macro@RTC_ALRMBR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT",
    "location": {
      "column": "9",
      "line": "4948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407571@macro@RTC_ALRMBR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_0",
    "location": {
      "column": "9",
      "line": "4949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407670@macro@RTC_ALRMBR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_1",
    "location": {
      "column": "9",
      "line": "4950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407769@macro@RTC_ALRMBR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_Pos",
    "location": {
      "column": "9",
      "line": "4951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407850@macro@RTC_ALRMBR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_Msk",
    "location": {
      "column": "9",
      "line": "4952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@407949@macro@RTC_ALRMBR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU",
    "location": {
      "column": "9",
      "line": "4953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408030@macro@RTC_ALRMBR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_0",
    "location": {
      "column": "9",
      "line": "4954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408129@macro@RTC_ALRMBR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_1",
    "location": {
      "column": "9",
      "line": "4955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408228@macro@RTC_ALRMBR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_2",
    "location": {
      "column": "9",
      "line": "4956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408327@macro@RTC_ALRMBR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_3",
    "location": {
      "column": "9",
      "line": "4957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408426@macro@RTC_ALRMBR_MSK3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3_Pos",
    "location": {
      "column": "9",
      "line": "4958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408507@macro@RTC_ALRMBR_MSK3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3_Msk",
    "location": {
      "column": "9",
      "line": "4959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408606@macro@RTC_ALRMBR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3",
    "location": {
      "column": "9",
      "line": "4960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408687@macro@RTC_ALRMBR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM_Pos",
    "location": {
      "column": "9",
      "line": "4961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408768@macro@RTC_ALRMBR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM_Msk",
    "location": {
      "column": "9",
      "line": "4962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408867@macro@RTC_ALRMBR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM",
    "location": {
      "column": "9",
      "line": "4963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@408948@macro@RTC_ALRMBR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_Pos",
    "location": {
      "column": "9",
      "line": "4964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409029@macro@RTC_ALRMBR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_Msk",
    "location": {
      "column": "9",
      "line": "4965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409128@macro@RTC_ALRMBR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT",
    "location": {
      "column": "9",
      "line": "4966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409209@macro@RTC_ALRMBR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_0",
    "location": {
      "column": "9",
      "line": "4967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409308@macro@RTC_ALRMBR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_1",
    "location": {
      "column": "9",
      "line": "4968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409407@macro@RTC_ALRMBR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_Pos",
    "location": {
      "column": "9",
      "line": "4969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409488@macro@RTC_ALRMBR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_Msk",
    "location": {
      "column": "9",
      "line": "4970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409587@macro@RTC_ALRMBR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU",
    "location": {
      "column": "9",
      "line": "4971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409668@macro@RTC_ALRMBR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_0",
    "location": {
      "column": "9",
      "line": "4972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409767@macro@RTC_ALRMBR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_1",
    "location": {
      "column": "9",
      "line": "4973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409866@macro@RTC_ALRMBR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_2",
    "location": {
      "column": "9",
      "line": "4974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@409965@macro@RTC_ALRMBR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_3",
    "location": {
      "column": "9",
      "line": "4975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410064@macro@RTC_ALRMBR_MSK2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2_Pos",
    "location": {
      "column": "9",
      "line": "4976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410145@macro@RTC_ALRMBR_MSK2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2_Msk",
    "location": {
      "column": "9",
      "line": "4977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410244@macro@RTC_ALRMBR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2",
    "location": {
      "column": "9",
      "line": "4978",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410325@macro@RTC_ALRMBR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "4979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410406@macro@RTC_ALRMBR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "4980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410505@macro@RTC_ALRMBR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT",
    "location": {
      "column": "9",
      "line": "4981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410586@macro@RTC_ALRMBR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_0",
    "location": {
      "column": "9",
      "line": "4982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410685@macro@RTC_ALRMBR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_1",
    "location": {
      "column": "9",
      "line": "4983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410784@macro@RTC_ALRMBR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_2",
    "location": {
      "column": "9",
      "line": "4984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410883@macro@RTC_ALRMBR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "4985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@410964@macro@RTC_ALRMBR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "4986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411063@macro@RTC_ALRMBR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU",
    "location": {
      "column": "9",
      "line": "4987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411144@macro@RTC_ALRMBR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_0",
    "location": {
      "column": "9",
      "line": "4988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411243@macro@RTC_ALRMBR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_1",
    "location": {
      "column": "9",
      "line": "4989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411342@macro@RTC_ALRMBR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_2",
    "location": {
      "column": "9",
      "line": "4990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411441@macro@RTC_ALRMBR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_3",
    "location": {
      "column": "9",
      "line": "4991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411540@macro@RTC_ALRMBR_MSK1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1_Pos",
    "location": {
      "column": "9",
      "line": "4992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411621@macro@RTC_ALRMBR_MSK1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1_Msk",
    "location": {
      "column": "9",
      "line": "4993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411720@macro@RTC_ALRMBR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1",
    "location": {
      "column": "9",
      "line": "4994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411801@macro@RTC_ALRMBR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_Pos",
    "location": {
      "column": "9",
      "line": "4995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411882@macro@RTC_ALRMBR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_Msk",
    "location": {
      "column": "9",
      "line": "4996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@411981@macro@RTC_ALRMBR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST",
    "location": {
      "column": "9",
      "line": "4997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412062@macro@RTC_ALRMBR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_0",
    "location": {
      "column": "9",
      "line": "4998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412161@macro@RTC_ALRMBR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_1",
    "location": {
      "column": "9",
      "line": "4999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412260@macro@RTC_ALRMBR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_2",
    "location": {
      "column": "9",
      "line": "5000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412359@macro@RTC_ALRMBR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_Pos",
    "location": {
      "column": "9",
      "line": "5001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412440@macro@RTC_ALRMBR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_Msk",
    "location": {
      "column": "9",
      "line": "5002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412539@macro@RTC_ALRMBR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU",
    "location": {
      "column": "9",
      "line": "5003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412620@macro@RTC_ALRMBR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_0",
    "location": {
      "column": "9",
      "line": "5004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412719@macro@RTC_ALRMBR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_1",
    "location": {
      "column": "9",
      "line": "5005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412818@macro@RTC_ALRMBR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_2",
    "location": {
      "column": "9",
      "line": "5006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@412917@macro@RTC_ALRMBR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_3",
    "location": {
      "column": "9",
      "line": "5007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413100@macro@RTC_WPR_KEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY_Pos",
    "location": {
      "column": "9",
      "line": "5010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WPR_KEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413181@macro@RTC_WPR_KEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY_Msk",
    "location": {
      "column": "9",
      "line": "5011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WPR_KEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413280@macro@RTC_WPR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY",
    "location": {
      "column": "9",
      "line": "5012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_WPR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413445@macro@RTC_SSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413526@macro@RTC_SSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413625@macro@RTC_SSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS",
    "location": {
      "column": "9",
      "line": "5017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413790@macro@RTC_SHIFTR_SUBFS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS_Pos",
    "location": {
      "column": "9",
      "line": "5020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413871@macro@RTC_SHIFTR_SUBFS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS_Msk",
    "location": {
      "column": "9",
      "line": "5021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@413970@macro@RTC_SHIFTR_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS",
    "location": {
      "column": "9",
      "line": "5022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414051@macro@RTC_SHIFTR_ADD1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S_Pos",
    "location": {
      "column": "9",
      "line": "5023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414132@macro@RTC_SHIFTR_ADD1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S_Msk",
    "location": {
      "column": "9",
      "line": "5024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414231@macro@RTC_SHIFTR_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S",
    "location": {
      "column": "9",
      "line": "5025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_SHIFTR_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414396@macro@RTC_TSTR_PM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM_Pos",
    "location": {
      "column": "9",
      "line": "5028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_PM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414477@macro@RTC_TSTR_PM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM_Msk",
    "location": {
      "column": "9",
      "line": "5029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_PM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414576@macro@RTC_TSTR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM",
    "location": {
      "column": "9",
      "line": "5030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414657@macro@RTC_TSTR_HT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_Pos",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414738@macro@RTC_TSTR_HT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_Msk",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414837@macro@RTC_TSTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@414918@macro@RTC_TSTR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_0",
    "location": {
      "column": "9",
      "line": "5034",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415017@macro@RTC_TSTR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_1",
    "location": {
      "column": "9",
      "line": "5035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415116@macro@RTC_TSTR_HU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_Pos",
    "location": {
      "column": "9",
      "line": "5036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415197@macro@RTC_TSTR_HU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_Msk",
    "location": {
      "column": "9",
      "line": "5037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415296@macro@RTC_TSTR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU",
    "location": {
      "column": "9",
      "line": "5038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415377@macro@RTC_TSTR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_0",
    "location": {
      "column": "9",
      "line": "5039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415476@macro@RTC_TSTR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_1",
    "location": {
      "column": "9",
      "line": "5040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415575@macro@RTC_TSTR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_2",
    "location": {
      "column": "9",
      "line": "5041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415674@macro@RTC_TSTR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_3",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415773@macro@RTC_TSTR_MNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_Pos",
    "location": {
      "column": "9",
      "line": "5043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415854@macro@RTC_TSTR_MNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_Msk",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@415953@macro@RTC_TSTR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416034@macro@RTC_TSTR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_0",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416133@macro@RTC_TSTR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_1",
    "location": {
      "column": "9",
      "line": "5047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416232@macro@RTC_TSTR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_2",
    "location": {
      "column": "9",
      "line": "5048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416331@macro@RTC_TSTR_MNU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_Pos",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416412@macro@RTC_TSTR_MNU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_Msk",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416511@macro@RTC_TSTR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU",
    "location": {
      "column": "9",
      "line": "5051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416592@macro@RTC_TSTR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_0",
    "location": {
      "column": "9",
      "line": "5052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416691@macro@RTC_TSTR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_1",
    "location": {
      "column": "9",
      "line": "5053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416790@macro@RTC_TSTR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_2",
    "location": {
      "column": "9",
      "line": "5054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416889@macro@RTC_TSTR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_3",
    "location": {
      "column": "9",
      "line": "5055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@416988@macro@RTC_TSTR_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_Pos",
    "location": {
      "column": "9",
      "line": "5056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417069@macro@RTC_TSTR_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_Msk",
    "location": {
      "column": "9",
      "line": "5057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417168@macro@RTC_TSTR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST",
    "location": {
      "column": "9",
      "line": "5058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417249@macro@RTC_TSTR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_0",
    "location": {
      "column": "9",
      "line": "5059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417348@macro@RTC_TSTR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_1",
    "location": {
      "column": "9",
      "line": "5060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417447@macro@RTC_TSTR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_2",
    "location": {
      "column": "9",
      "line": "5061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417546@macro@RTC_TSTR_SU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_Pos",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417627@macro@RTC_TSTR_SU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_Msk",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417726@macro@RTC_TSTR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417807@macro@RTC_TSTR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_0",
    "location": {
      "column": "9",
      "line": "5065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@417906@macro@RTC_TSTR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_1",
    "location": {
      "column": "9",
      "line": "5066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418005@macro@RTC_TSTR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_2",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418104@macro@RTC_TSTR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_3",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSTR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418287@macro@RTC_TSDR_WDU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_Pos",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418368@macro@RTC_TSDR_WDU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_Msk",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418467@macro@RTC_TSDR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418548@macro@RTC_TSDR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_0",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418647@macro@RTC_TSDR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_1",
    "location": {
      "column": "9",
      "line": "5075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418746@macro@RTC_TSDR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_2",
    "location": {
      "column": "9",
      "line": "5076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418845@macro@RTC_TSDR_MT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT_Pos",
    "location": {
      "column": "9",
      "line": "5077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@418926@macro@RTC_TSDR_MT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT_Msk",
    "location": {
      "column": "9",
      "line": "5078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419025@macro@RTC_TSDR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT",
    "location": {
      "column": "9",
      "line": "5079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419106@macro@RTC_TSDR_MU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_Pos",
    "location": {
      "column": "9",
      "line": "5080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419187@macro@RTC_TSDR_MU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_Msk",
    "location": {
      "column": "9",
      "line": "5081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419286@macro@RTC_TSDR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU",
    "location": {
      "column": "9",
      "line": "5082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419367@macro@RTC_TSDR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_0",
    "location": {
      "column": "9",
      "line": "5083",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419466@macro@RTC_TSDR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_1",
    "location": {
      "column": "9",
      "line": "5084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419565@macro@RTC_TSDR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_2",
    "location": {
      "column": "9",
      "line": "5085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419664@macro@RTC_TSDR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_3",
    "location": {
      "column": "9",
      "line": "5086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419763@macro@RTC_TSDR_DT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_Pos",
    "location": {
      "column": "9",
      "line": "5087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419844@macro@RTC_TSDR_DT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_Msk",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@419943@macro@RTC_TSDR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420024@macro@RTC_TSDR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_0",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420123@macro@RTC_TSDR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_1",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420222@macro@RTC_TSDR_DU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_Pos",
    "location": {
      "column": "9",
      "line": "5092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420303@macro@RTC_TSDR_DU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_Msk",
    "location": {
      "column": "9",
      "line": "5093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420402@macro@RTC_TSDR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU",
    "location": {
      "column": "9",
      "line": "5094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420483@macro@RTC_TSDR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_0",
    "location": {
      "column": "9",
      "line": "5095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420582@macro@RTC_TSDR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_1",
    "location": {
      "column": "9",
      "line": "5096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420681@macro@RTC_TSDR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_2",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420780@macro@RTC_TSDR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_3",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSDR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@420963@macro@RTC_TSSSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSSSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421044@macro@RTC_TSSSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSSSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421143@macro@RTC_TSSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TSSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421307@macro@RTC_CALR_CALP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP_Pos",
    "location": {
      "column": "9",
      "line": "5106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421388@macro@RTC_CALR_CALP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP_Msk",
    "location": {
      "column": "9",
      "line": "5107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421487@macro@RTC_CALR_CALP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP",
    "location": {
      "column": "9",
      "line": "5108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421568@macro@RTC_CALR_CALW8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8_Pos",
    "location": {
      "column": "9",
      "line": "5109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421649@macro@RTC_CALR_CALW8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8_Msk",
    "location": {
      "column": "9",
      "line": "5110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421748@macro@RTC_CALR_CALW8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8",
    "location": {
      "column": "9",
      "line": "5111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421829@macro@RTC_CALR_CALW16_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16_Pos",
    "location": {
      "column": "9",
      "line": "5112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW16_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@421910@macro@RTC_CALR_CALW16_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16_Msk",
    "location": {
      "column": "9",
      "line": "5113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW16_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422009@macro@RTC_CALR_CALW16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALW16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422090@macro@RTC_CALR_CALM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_Pos",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422171@macro@RTC_CALR_CALM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_Msk",
    "location": {
      "column": "9",
      "line": "5116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422270@macro@RTC_CALR_CALM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM",
    "location": {
      "column": "9",
      "line": "5117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422351@macro@RTC_CALR_CALM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_0",
    "location": {
      "column": "9",
      "line": "5118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422450@macro@RTC_CALR_CALM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_1",
    "location": {
      "column": "9",
      "line": "5119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422549@macro@RTC_CALR_CALM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_2",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422648@macro@RTC_CALR_CALM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_3",
    "location": {
      "column": "9",
      "line": "5121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422747@macro@RTC_CALR_CALM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_4",
    "location": {
      "column": "9",
      "line": "5122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422846@macro@RTC_CALR_CALM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_5",
    "location": {
      "column": "9",
      "line": "5123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@422945@macro@RTC_CALR_CALM_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_6",
    "location": {
      "column": "9",
      "line": "5124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423044@macro@RTC_CALR_CALM_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_7",
    "location": {
      "column": "9",
      "line": "5125",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423143@macro@RTC_CALR_CALM_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_8",
    "location": {
      "column": "9",
      "line": "5126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_CALR_CALM_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423326@macro@RTC_TAFCR_ALARMOUTTYPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE_Pos",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423407@macro@RTC_TAFCR_ALARMOUTTYPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE_Msk",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423506@macro@RTC_TAFCR_ALARMOUTTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE",
    "location": {
      "column": "9",
      "line": "5131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423587@macro@RTC_TAFCR_TSINSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL_Pos",
    "location": {
      "column": "9",
      "line": "5132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423668@macro@RTC_TAFCR_TSINSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL_Msk",
    "location": {
      "column": "9",
      "line": "5133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423767@macro@RTC_TAFCR_TSINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL",
    "location": {
      "column": "9",
      "line": "5134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TSINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423848@macro@RTC_TAFCR_TAMP1INSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL_Pos",
    "location": {
      "column": "9",
      "line": "5135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@423929@macro@RTC_TAFCR_TAMP1INSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL_Msk",
    "location": {
      "column": "9",
      "line": "5136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424029@macro@RTC_TAFCR_TAMP1INSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1INSEL",
    "location": {
      "column": "9",
      "line": "5137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1INSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424111@macro@RTC_TAFCR_TAMPPUDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS_Pos",
    "location": {
      "column": "9",
      "line": "5138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424192@macro@RTC_TAFCR_TAMPPUDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS_Msk",
    "location": {
      "column": "9",
      "line": "5139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424291@macro@RTC_TAFCR_TAMPPUDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS",
    "location": {
      "column": "9",
      "line": "5140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424372@macro@RTC_TAFCR_TAMPPRCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_Pos",
    "location": {
      "column": "9",
      "line": "5141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424453@macro@RTC_TAFCR_TAMPPRCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_Msk",
    "location": {
      "column": "9",
      "line": "5142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424552@macro@RTC_TAFCR_TAMPPRCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH",
    "location": {
      "column": "9",
      "line": "5143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424633@macro@RTC_TAFCR_TAMPPRCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_0",
    "location": {
      "column": "9",
      "line": "5144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424732@macro@RTC_TAFCR_TAMPPRCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_1",
    "location": {
      "column": "9",
      "line": "5145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424831@macro@RTC_TAFCR_TAMPFLT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_Pos",
    "location": {
      "column": "9",
      "line": "5146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@424912@macro@RTC_TAFCR_TAMPFLT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_Msk",
    "location": {
      "column": "9",
      "line": "5147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425011@macro@RTC_TAFCR_TAMPFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT",
    "location": {
      "column": "9",
      "line": "5148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425092@macro@RTC_TAFCR_TAMPFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_0",
    "location": {
      "column": "9",
      "line": "5149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425191@macro@RTC_TAFCR_TAMPFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_1",
    "location": {
      "column": "9",
      "line": "5150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425290@macro@RTC_TAFCR_TAMPFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_Pos",
    "location": {
      "column": "9",
      "line": "5151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425371@macro@RTC_TAFCR_TAMPFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_Msk",
    "location": {
      "column": "9",
      "line": "5152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425470@macro@RTC_TAFCR_TAMPFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ",
    "location": {
      "column": "9",
      "line": "5153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425551@macro@RTC_TAFCR_TAMPFREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_0",
    "location": {
      "column": "9",
      "line": "5154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425650@macro@RTC_TAFCR_TAMPFREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_1",
    "location": {
      "column": "9",
      "line": "5155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425749@macro@RTC_TAFCR_TAMPFREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_2",
    "location": {
      "column": "9",
      "line": "5156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425848@macro@RTC_TAFCR_TAMPTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS_Pos",
    "location": {
      "column": "9",
      "line": "5157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@425929@macro@RTC_TAFCR_TAMPTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS_Msk",
    "location": {
      "column": "9",
      "line": "5158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426028@macro@RTC_TAFCR_TAMPTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS",
    "location": {
      "column": "9",
      "line": "5159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426109@macro@RTC_TAFCR_TAMP2TRG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG_Pos",
    "location": {
      "column": "9",
      "line": "5160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426190@macro@RTC_TAFCR_TAMP2TRG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG_Msk",
    "location": {
      "column": "9",
      "line": "5161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426289@macro@RTC_TAFCR_TAMP2TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG",
    "location": {
      "column": "9",
      "line": "5162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426370@macro@RTC_TAFCR_TAMP2E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E_Pos",
    "location": {
      "column": "9",
      "line": "5163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426451@macro@RTC_TAFCR_TAMP2E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E_Msk",
    "location": {
      "column": "9",
      "line": "5164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426550@macro@RTC_TAFCR_TAMP2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E",
    "location": {
      "column": "9",
      "line": "5165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426631@macro@RTC_TAFCR_TAMPIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE_Pos",
    "location": {
      "column": "9",
      "line": "5166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426712@macro@RTC_TAFCR_TAMPIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE_Msk",
    "location": {
      "column": "9",
      "line": "5167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426811@macro@RTC_TAFCR_TAMPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE",
    "location": {
      "column": "9",
      "line": "5168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426892@macro@RTC_TAFCR_TAMP1TRG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG_Pos",
    "location": {
      "column": "9",
      "line": "5169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@426973@macro@RTC_TAFCR_TAMP1TRG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG_Msk",
    "location": {
      "column": "9",
      "line": "5170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427072@macro@RTC_TAFCR_TAMP1TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG",
    "location": {
      "column": "9",
      "line": "5171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427153@macro@RTC_TAFCR_TAMP1E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E_Pos",
    "location": {
      "column": "9",
      "line": "5172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427234@macro@RTC_TAFCR_TAMP1E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E_Msk",
    "location": {
      "column": "9",
      "line": "5173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427333@macro@RTC_TAFCR_TAMP1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E",
    "location": {
      "column": "9",
      "line": "5174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMP1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427438@macro@RTC_TAFCR_TAMPINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPINSEL",
    "location": {
      "column": "9",
      "line": "5177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_TAFCR_TAMPINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427582@macro@RTC_ALRMASSR_MASKSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_Pos",
    "location": {
      "column": "9",
      "line": "5180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427663@macro@RTC_ALRMASSR_MASKSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_Msk",
    "location": {
      "column": "9",
      "line": "5181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427762@macro@RTC_ALRMASSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS",
    "location": {
      "column": "9",
      "line": "5182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427843@macro@RTC_ALRMASSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "5183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@427942@macro@RTC_ALRMASSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "5184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428041@macro@RTC_ALRMASSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "5185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428140@macro@RTC_ALRMASSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "5186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428239@macro@RTC_ALRMASSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428320@macro@RTC_ALRMASSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428419@macro@RTC_ALRMASSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS",
    "location": {
      "column": "9",
      "line": "5189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMASSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428584@macro@RTC_ALRMBSSR_MASKSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_Pos",
    "location": {
      "column": "9",
      "line": "5192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428665@macro@RTC_ALRMBSSR_MASKSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_Msk",
    "location": {
      "column": "9",
      "line": "5193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428764@macro@RTC_ALRMBSSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS",
    "location": {
      "column": "9",
      "line": "5194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428845@macro@RTC_ALRMBSSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "5195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@428944@macro@RTC_ALRMBSSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "5196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429043@macro@RTC_ALRMBSSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "5197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429142@macro@RTC_ALRMBSSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "5198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429241@macro@RTC_ALRMBSSR_SS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS_Pos",
    "location": {
      "column": "9",
      "line": "5199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_SS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429322@macro@RTC_ALRMBSSR_SS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS_Msk",
    "location": {
      "column": "9",
      "line": "5200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_SS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429421@macro@RTC_ALRMBSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS",
    "location": {
      "column": "9",
      "line": "5201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_ALRMBSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429586@macro@RTC_BKP0R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R_Pos",
    "location": {
      "column": "9",
      "line": "5204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP0R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429667@macro@RTC_BKP0R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R_Msk",
    "location": {
      "column": "9",
      "line": "5205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP0R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429766@macro@RTC_BKP0R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R",
    "location": {
      "column": "9",
      "line": "5206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP0R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@429931@macro@RTC_BKP1R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R_Pos",
    "location": {
      "column": "9",
      "line": "5209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP1R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430012@macro@RTC_BKP1R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R_Msk",
    "location": {
      "column": "9",
      "line": "5210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP1R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430111@macro@RTC_BKP1R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R",
    "location": {
      "column": "9",
      "line": "5211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP1R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430276@macro@RTC_BKP2R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R_Pos",
    "location": {
      "column": "9",
      "line": "5214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP2R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430357@macro@RTC_BKP2R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R_Msk",
    "location": {
      "column": "9",
      "line": "5215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP2R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430456@macro@RTC_BKP2R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R",
    "location": {
      "column": "9",
      "line": "5216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP2R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430621@macro@RTC_BKP3R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R_Pos",
    "location": {
      "column": "9",
      "line": "5219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP3R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430702@macro@RTC_BKP3R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R_Msk",
    "location": {
      "column": "9",
      "line": "5220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP3R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430801@macro@RTC_BKP3R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R",
    "location": {
      "column": "9",
      "line": "5221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP3R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@430966@macro@RTC_BKP4R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R_Pos",
    "location": {
      "column": "9",
      "line": "5224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP4R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431047@macro@RTC_BKP4R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R_Msk",
    "location": {
      "column": "9",
      "line": "5225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP4R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431146@macro@RTC_BKP4R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R",
    "location": {
      "column": "9",
      "line": "5226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP4R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431311@macro@RTC_BKP5R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R_Pos",
    "location": {
      "column": "9",
      "line": "5229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP5R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431392@macro@RTC_BKP5R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R_Msk",
    "location": {
      "column": "9",
      "line": "5230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP5R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431491@macro@RTC_BKP5R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R",
    "location": {
      "column": "9",
      "line": "5231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP5R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431656@macro@RTC_BKP6R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R_Pos",
    "location": {
      "column": "9",
      "line": "5234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP6R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431737@macro@RTC_BKP6R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R_Msk",
    "location": {
      "column": "9",
      "line": "5235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP6R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@431836@macro@RTC_BKP6R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R",
    "location": {
      "column": "9",
      "line": "5236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP6R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432001@macro@RTC_BKP7R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R_Pos",
    "location": {
      "column": "9",
      "line": "5239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP7R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432082@macro@RTC_BKP7R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R_Msk",
    "location": {
      "column": "9",
      "line": "5240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP7R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432181@macro@RTC_BKP7R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R",
    "location": {
      "column": "9",
      "line": "5241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP7R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432346@macro@RTC_BKP8R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R_Pos",
    "location": {
      "column": "9",
      "line": "5244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP8R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432427@macro@RTC_BKP8R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R_Msk",
    "location": {
      "column": "9",
      "line": "5245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP8R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432526@macro@RTC_BKP8R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R",
    "location": {
      "column": "9",
      "line": "5246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP8R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432691@macro@RTC_BKP9R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R_Pos",
    "location": {
      "column": "9",
      "line": "5249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP9R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432772@macro@RTC_BKP9R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R_Msk",
    "location": {
      "column": "9",
      "line": "5250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP9R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@432871@macro@RTC_BKP9R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R",
    "location": {
      "column": "9",
      "line": "5251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP9R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433036@macro@RTC_BKP10R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R_Pos",
    "location": {
      "column": "9",
      "line": "5254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP10R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433117@macro@RTC_BKP10R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R_Msk",
    "location": {
      "column": "9",
      "line": "5255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP10R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433216@macro@RTC_BKP10R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R",
    "location": {
      "column": "9",
      "line": "5256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP10R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433381@macro@RTC_BKP11R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R_Pos",
    "location": {
      "column": "9",
      "line": "5259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP11R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433462@macro@RTC_BKP11R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R_Msk",
    "location": {
      "column": "9",
      "line": "5260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP11R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433561@macro@RTC_BKP11R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R",
    "location": {
      "column": "9",
      "line": "5261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP11R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433726@macro@RTC_BKP12R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R_Pos",
    "location": {
      "column": "9",
      "line": "5264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP12R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433807@macro@RTC_BKP12R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R_Msk",
    "location": {
      "column": "9",
      "line": "5265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP12R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@433906@macro@RTC_BKP12R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R",
    "location": {
      "column": "9",
      "line": "5266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP12R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434071@macro@RTC_BKP13R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R_Pos",
    "location": {
      "column": "9",
      "line": "5269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP13R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434152@macro@RTC_BKP13R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R_Msk",
    "location": {
      "column": "9",
      "line": "5270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP13R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434251@macro@RTC_BKP13R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R",
    "location": {
      "column": "9",
      "line": "5271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP13R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434416@macro@RTC_BKP14R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R_Pos",
    "location": {
      "column": "9",
      "line": "5274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP14R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434497@macro@RTC_BKP14R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R_Msk",
    "location": {
      "column": "9",
      "line": "5275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP14R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434596@macro@RTC_BKP14R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R",
    "location": {
      "column": "9",
      "line": "5276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP14R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434761@macro@RTC_BKP15R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R_Pos",
    "location": {
      "column": "9",
      "line": "5279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP15R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434842@macro@RTC_BKP15R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R_Msk",
    "location": {
      "column": "9",
      "line": "5280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP15R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@434941@macro@RTC_BKP15R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R",
    "location": {
      "column": "9",
      "line": "5281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP15R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435106@macro@RTC_BKP16R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R_Pos",
    "location": {
      "column": "9",
      "line": "5284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP16R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435187@macro@RTC_BKP16R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R_Msk",
    "location": {
      "column": "9",
      "line": "5285",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP16R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435286@macro@RTC_BKP16R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R",
    "location": {
      "column": "9",
      "line": "5286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP16R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435451@macro@RTC_BKP17R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R_Pos",
    "location": {
      "column": "9",
      "line": "5289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP17R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435532@macro@RTC_BKP17R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R_Msk",
    "location": {
      "column": "9",
      "line": "5290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP17R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435631@macro@RTC_BKP17R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R",
    "location": {
      "column": "9",
      "line": "5291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP17R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435796@macro@RTC_BKP18R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R_Pos",
    "location": {
      "column": "9",
      "line": "5294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP18R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435877@macro@RTC_BKP18R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R_Msk",
    "location": {
      "column": "9",
      "line": "5295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP18R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@435976@macro@RTC_BKP18R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R",
    "location": {
      "column": "9",
      "line": "5296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP18R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@436141@macro@RTC_BKP19R_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R_Pos",
    "location": {
      "column": "9",
      "line": "5299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP19R_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@436222@macro@RTC_BKP19R_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R_Msk",
    "location": {
      "column": "9",
      "line": "5300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP19R_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@436321@macro@RTC_BKP19R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R",
    "location": {
      "column": "9",
      "line": "5301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP19R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@436486@macro@RTC_BKP_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_NUMBER",
    "location": {
      "column": "9",
      "line": "5304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RTC_BKP_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437041@macro@SDIO_POWER_PWRCTRL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_Pos",
    "location": {
      "column": "9",
      "line": "5313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437122@macro@SDIO_POWER_PWRCTRL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_Msk",
    "location": {
      "column": "9",
      "line": "5314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437221@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "9",
      "line": "5315",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437354@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "9",
      "line": "5316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437447@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "9",
      "line": "5317",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437624@macro@SDIO_CLKCR_CLKDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV_Pos",
    "location": {
      "column": "9",
      "line": "5320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437705@macro@SDIO_CLKCR_CLKDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV_Msk",
    "location": {
      "column": "9",
      "line": "5321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437804@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "9",
      "line": "5322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@437923@macro@SDIO_CLKCR_CLKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN_Pos",
    "location": {
      "column": "9",
      "line": "5323",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438004@macro@SDIO_CLKCR_CLKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN_Msk",
    "location": {
      "column": "9",
      "line": "5324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438103@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "9",
      "line": "5325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438222@macro@SDIO_CLKCR_PWRSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV_Pos",
    "location": {
      "column": "9",
      "line": "5326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438303@macro@SDIO_CLKCR_PWRSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV_Msk",
    "location": {
      "column": "9",
      "line": "5327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438402@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "9",
      "line": "5328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438521@macro@SDIO_CLKCR_BYPASS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS_Pos",
    "location": {
      "column": "9",
      "line": "5329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438602@macro@SDIO_CLKCR_BYPASS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS_Msk",
    "location": {
      "column": "9",
      "line": "5330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438701@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "9",
      "line": "5331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438822@macro@SDIO_CLKCR_WIDBUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_Pos",
    "location": {
      "column": "9",
      "line": "5333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@438903@macro@SDIO_CLKCR_WIDBUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_Msk",
    "location": {
      "column": "9",
      "line": "5334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439002@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "9",
      "line": "5335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439133@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "9",
      "line": "5336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439228@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "9",
      "line": "5337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439325@macro@SDIO_CLKCR_NEGEDGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE_Pos",
    "location": {
      "column": "9",
      "line": "5339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439406@macro@SDIO_CLKCR_NEGEDGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE_Msk",
    "location": {
      "column": "9",
      "line": "5340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439505@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "9",
      "line": "5341",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439624@macro@SDIO_CLKCR_HWFC_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN_Pos",
    "location": {
      "column": "9",
      "line": "5342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439705@macro@SDIO_CLKCR_HWFC_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN_Msk",
    "location": {
      "column": "9",
      "line": "5343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@439804@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "9",
      "line": "5344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440007@macro@SDIO_ARG_CMDARG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG_Pos",
    "location": {
      "column": "9",
      "line": "5347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ARG_CMDARG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440088@macro@SDIO_ARG_CMDARG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG_Msk",
    "location": {
      "column": "9",
      "line": "5348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ARG_CMDARG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440187@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "9",
      "line": "5349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440375@macro@SDIO_CMD_CMDINDEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX_Pos",
    "location": {
      "column": "9",
      "line": "5352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440456@macro@SDIO_CMD_CMDINDEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX_Msk",
    "location": {
      "column": "9",
      "line": "5353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440555@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "9",
      "line": "5354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440688@macro@SDIO_CMD_WAITRESP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_Pos",
    "location": {
      "column": "9",
      "line": "5356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440769@macro@SDIO_CMD_WAITRESP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_Msk",
    "location": {
      "column": "9",
      "line": "5357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440868@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "9",
      "line": "5358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@440999@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "9",
      "line": "5359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441094@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "9",
      "line": "5360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441191@macro@SDIO_CMD_WAITINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT_Pos",
    "location": {
      "column": "9",
      "line": "5362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441272@macro@SDIO_CMD_WAITINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT_Msk",
    "location": {
      "column": "9",
      "line": "5363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441371@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "9",
      "line": "5364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441521@macro@SDIO_CMD_WAITPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND_Pos",
    "location": {
      "column": "9",
      "line": "5365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441602@macro@SDIO_CMD_WAITPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND_Msk",
    "location": {
      "column": "9",
      "line": "5366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441701@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "9",
      "line": "5367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441851@macro@SDIO_CMD_CPSMEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN_Pos",
    "location": {
      "column": "9",
      "line": "5368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CPSMEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@441932@macro@SDIO_CMD_CPSMEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN_Msk",
    "location": {
      "column": "9",
      "line": "5369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CPSMEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442031@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "9",
      "line": "5370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442181@macro@SDIO_CMD_SDIOSUSPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND_Pos",
    "location": {
      "column": "9",
      "line": "5371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442262@macro@SDIO_CMD_SDIOSUSPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND_Msk",
    "location": {
      "column": "9",
      "line": "5372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442361@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "9",
      "line": "5373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442511@macro@SDIO_CMD_ENCMDCOMPL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL_Pos",
    "location": {
      "column": "9",
      "line": "5374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442592@macro@SDIO_CMD_ENCMDCOMPL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL_Msk",
    "location": {
      "column": "9",
      "line": "5375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442691@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "9",
      "line": "5376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442841@macro@SDIO_CMD_NIEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN_Pos",
    "location": {
      "column": "9",
      "line": "5377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_NIEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@442922@macro@SDIO_CMD_NIEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN_Msk",
    "location": {
      "column": "9",
      "line": "5378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_NIEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443021@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "9",
      "line": "5379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443171@macro@SDIO_CMD_CEATACMD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD_Pos",
    "location": {
      "column": "9",
      "line": "5380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CEATACMD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443252@macro@SDIO_CMD_CEATACMD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD_Msk",
    "location": {
      "column": "9",
      "line": "5381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CEATACMD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443351@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "9",
      "line": "5382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443585@macro@SDIO_RESPCMD_RESPCMD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD_Pos",
    "location": {
      "column": "9",
      "line": "5385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443666@macro@SDIO_RESPCMD_RESPCMD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD_Msk",
    "location": {
      "column": "9",
      "line": "5386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443765@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "9",
      "line": "5387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@443959@macro@SDIO_RESP0_CARDSTATUS0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0_Pos",
    "location": {
      "column": "9",
      "line": "5390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444040@macro@SDIO_RESP0_CARDSTATUS0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0_Msk",
    "location": {
      "column": "9",
      "line": "5391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444143@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "9",
      "line": "5392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444326@macro@SDIO_RESP1_CARDSTATUS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1_Pos",
    "location": {
      "column": "9",
      "line": "5395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444407@macro@SDIO_RESP1_CARDSTATUS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1_Msk",
    "location": {
      "column": "9",
      "line": "5396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444510@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "9",
      "line": "5397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444693@macro@SDIO_RESP2_CARDSTATUS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2_Pos",
    "location": {
      "column": "9",
      "line": "5400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444774@macro@SDIO_RESP2_CARDSTATUS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2_Msk",
    "location": {
      "column": "9",
      "line": "5401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@444877@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "9",
      "line": "5402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445060@macro@SDIO_RESP3_CARDSTATUS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3_Pos",
    "location": {
      "column": "9",
      "line": "5405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445141@macro@SDIO_RESP3_CARDSTATUS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3_Msk",
    "location": {
      "column": "9",
      "line": "5406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445244@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "9",
      "line": "5407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445427@macro@SDIO_RESP4_CARDSTATUS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4_Pos",
    "location": {
      "column": "9",
      "line": "5410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445508@macro@SDIO_RESP4_CARDSTATUS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4_Msk",
    "location": {
      "column": "9",
      "line": "5411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445611@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "9",
      "line": "5412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445794@macro@SDIO_DTIMER_DATATIME_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME_Pos",
    "location": {
      "column": "9",
      "line": "5415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445875@macro@SDIO_DTIMER_DATATIME_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME_Msk",
    "location": {
      "column": "9",
      "line": "5416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@445976@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "9",
      "line": "5417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446168@macro@SDIO_DLEN_DATALENGTH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH_Pos",
    "location": {
      "column": "9",
      "line": "5420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446249@macro@SDIO_DLEN_DATALENGTH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH_Msk",
    "location": {
      "column": "9",
      "line": "5421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446349@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "9",
      "line": "5422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446541@macro@SDIO_DCTRL_DTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN_Pos",
    "location": {
      "column": "9",
      "line": "5425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446622@macro@SDIO_DCTRL_DTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN_Msk",
    "location": {
      "column": "9",
      "line": "5426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446721@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "9",
      "line": "5427",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446842@macro@SDIO_DCTRL_DTDIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR_Pos",
    "location": {
      "column": "9",
      "line": "5428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@446923@macro@SDIO_DCTRL_DTDIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR_Msk",
    "location": {
      "column": "9",
      "line": "5429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447022@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "9",
      "line": "5430",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447143@macro@SDIO_DCTRL_DTMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE_Pos",
    "location": {
      "column": "9",
      "line": "5431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447224@macro@SDIO_DCTRL_DTMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE_Msk",
    "location": {
      "column": "9",
      "line": "5432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447323@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "9",
      "line": "5433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447444@macro@SDIO_DCTRL_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447525@macro@SDIO_DCTRL_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447624@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "9",
      "line": "5436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447747@macro@SDIO_DCTRL_DBLOCKSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_Pos",
    "location": {
      "column": "9",
      "line": "5438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447828@macro@SDIO_DCTRL_DBLOCKSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_Msk",
    "location": {
      "column": "9",
      "line": "5439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@447927@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "9",
      "line": "5440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448053@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "9",
      "line": "5441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448148@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "9",
      "line": "5442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448243@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "9",
      "line": "5443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448338@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "9",
      "line": "5444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448435@macro@SDIO_DCTRL_RWSTART_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART_Pos",
    "location": {
      "column": "9",
      "line": "5446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448516@macro@SDIO_DCTRL_RWSTART_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART_Msk",
    "location": {
      "column": "9",
      "line": "5447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448615@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "9",
      "line": "5448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448726@macro@SDIO_DCTRL_RWSTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP_Pos",
    "location": {
      "column": "9",
      "line": "5449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448807@macro@SDIO_DCTRL_RWSTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP_Msk",
    "location": {
      "column": "9",
      "line": "5450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@448906@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "9",
      "line": "5451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449017@macro@SDIO_DCTRL_RWMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD_Pos",
    "location": {
      "column": "9",
      "line": "5452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449098@macro@SDIO_DCTRL_RWMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD_Msk",
    "location": {
      "column": "9",
      "line": "5453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449197@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "9",
      "line": "5454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449308@macro@SDIO_DCTRL_SDIOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN_Pos",
    "location": {
      "column": "9",
      "line": "5455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449389@macro@SDIO_DCTRL_SDIOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN_Msk",
    "location": {
      "column": "9",
      "line": "5456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449488@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "9",
      "line": "5457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449683@macro@SDIO_DCOUNT_DATACOUNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT_Pos",
    "location": {
      "column": "9",
      "line": "5460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449764@macro@SDIO_DCOUNT_DATACOUNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT_Msk",
    "location": {
      "column": "9",
      "line": "5461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@449865@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "9",
      "line": "5462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450053@macro@SDIO_STA_CCRCFAIL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL_Pos",
    "location": {
      "column": "9",
      "line": "5465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450134@macro@SDIO_STA_CCRCFAIL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL_Msk",
    "location": {
      "column": "9",
      "line": "5466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450233@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "9",
      "line": "5467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450366@macro@SDIO_STA_DCRCFAIL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL_Pos",
    "location": {
      "column": "9",
      "line": "5468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450447@macro@SDIO_STA_DCRCFAIL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL_Msk",
    "location": {
      "column": "9",
      "line": "5469",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450546@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "9",
      "line": "5470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450679@macro@SDIO_STA_CTIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450760@macro@SDIO_STA_CTIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450859@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "9",
      "line": "5473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@450992@macro@SDIO_STA_DTIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "5474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451073@macro@SDIO_STA_DTIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "5475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451172@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "9",
      "line": "5476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451305@macro@SDIO_STA_TXUNDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR_Pos",
    "location": {
      "column": "9",
      "line": "5477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXUNDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451386@macro@SDIO_STA_TXUNDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR_Msk",
    "location": {
      "column": "9",
      "line": "5478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXUNDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451485@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "9",
      "line": "5479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451618@macro@SDIO_STA_RXOVERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR_Pos",
    "location": {
      "column": "9",
      "line": "5480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXOVERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451699@macro@SDIO_STA_RXOVERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR_Msk",
    "location": {
      "column": "9",
      "line": "5481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXOVERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451798@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "9",
      "line": "5482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@451931@macro@SDIO_STA_CMDREND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND_Pos",
    "location": {
      "column": "9",
      "line": "5483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDREND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452012@macro@SDIO_STA_CMDREND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND_Msk",
    "location": {
      "column": "9",
      "line": "5484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDREND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452111@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "9",
      "line": "5485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452244@macro@SDIO_STA_CMDSENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT_Pos",
    "location": {
      "column": "9",
      "line": "5486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDSENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452325@macro@SDIO_STA_CMDSENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT_Msk",
    "location": {
      "column": "9",
      "line": "5487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDSENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452424@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "9",
      "line": "5488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452557@macro@SDIO_STA_DATAEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND_Pos",
    "location": {
      "column": "9",
      "line": "5489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DATAEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452638@macro@SDIO_STA_DATAEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND_Msk",
    "location": {
      "column": "9",
      "line": "5490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DATAEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452737@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "9",
      "line": "5491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452870@macro@SDIO_STA_STBITERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR_Pos",
    "location": {
      "column": "9",
      "line": "5492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_STBITERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@452951@macro@SDIO_STA_STBITERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR_Msk",
    "location": {
      "column": "9",
      "line": "5493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_STBITERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453050@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "9",
      "line": "5494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453197@macro@SDIO_STA_DBCKEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND_Pos",
    "location": {
      "column": "9",
      "line": "5495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DBCKEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453278@macro@SDIO_STA_DBCKEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND_Msk",
    "location": {
      "column": "9",
      "line": "5496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DBCKEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453377@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "9",
      "line": "5497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453510@macro@SDIO_STA_CMDACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT_Pos",
    "location": {
      "column": "9",
      "line": "5498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453591@macro@SDIO_STA_CMDACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT_Msk",
    "location": {
      "column": "9",
      "line": "5499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453690@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "9",
      "line": "5500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453823@macro@SDIO_STA_TXACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT_Pos",
    "location": {
      "column": "9",
      "line": "5501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@453904@macro@SDIO_STA_TXACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT_Msk",
    "location": {
      "column": "9",
      "line": "5502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454003@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "9",
      "line": "5503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454136@macro@SDIO_STA_RXACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT_Pos",
    "location": {
      "column": "9",
      "line": "5504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454217@macro@SDIO_STA_RXACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT_Msk",
    "location": {
      "column": "9",
      "line": "5505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454316@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "9",
      "line": "5506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454449@macro@SDIO_STA_TXFIFOHE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE_Pos",
    "location": {
      "column": "9",
      "line": "5507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454530@macro@SDIO_STA_TXFIFOHE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE_Msk",
    "location": {
      "column": "9",
      "line": "5508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454629@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "9",
      "line": "5509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454788@macro@SDIO_STA_RXFIFOHF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF_Pos",
    "location": {
      "column": "9",
      "line": "5510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454869@macro@SDIO_STA_RXFIFOHF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF_Msk",
    "location": {
      "column": "9",
      "line": "5511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@454968@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "9",
      "line": "5512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455118@macro@SDIO_STA_TXFIFOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF_Pos",
    "location": {
      "column": "9",
      "line": "5513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455199@macro@SDIO_STA_TXFIFOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF_Msk",
    "location": {
      "column": "9",
      "line": "5514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455298@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "9",
      "line": "5515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455431@macro@SDIO_STA_RXFIFOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF_Pos",
    "location": {
      "column": "9",
      "line": "5516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455512@macro@SDIO_STA_RXFIFOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF_Msk",
    "location": {
      "column": "9",
      "line": "5517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455611@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "9",
      "line": "5518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455744@macro@SDIO_STA_TXFIFOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE_Pos",
    "location": {
      "column": "9",
      "line": "5519",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455825@macro@SDIO_STA_TXFIFOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE_Msk",
    "location": {
      "column": "9",
      "line": "5520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@455924@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "9",
      "line": "5521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456057@macro@SDIO_STA_RXFIFOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE_Pos",
    "location": {
      "column": "9",
      "line": "5522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456138@macro@SDIO_STA_RXFIFOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE_Msk",
    "location": {
      "column": "9",
      "line": "5523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456237@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "9",
      "line": "5524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456370@macro@SDIO_STA_TXDAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL_Pos",
    "location": {
      "column": "9",
      "line": "5525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXDAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456451@macro@SDIO_STA_TXDAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL_Msk",
    "location": {
      "column": "9",
      "line": "5526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXDAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456550@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "9",
      "line": "5527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456683@macro@SDIO_STA_RXDAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL_Pos",
    "location": {
      "column": "9",
      "line": "5528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXDAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456764@macro@SDIO_STA_RXDAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL_Msk",
    "location": {
      "column": "9",
      "line": "5529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXDAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456863@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "9",
      "line": "5530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@456996@macro@SDIO_STA_SDIOIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT_Pos",
    "location": {
      "column": "9",
      "line": "5531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_SDIOIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457077@macro@SDIO_STA_SDIOIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT_Msk",
    "location": {
      "column": "9",
      "line": "5532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_SDIOIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457176@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "9",
      "line": "5533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457309@macro@SDIO_STA_CEATAEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND_Pos",
    "location": {
      "column": "9",
      "line": "5534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CEATAEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457390@macro@SDIO_STA_CEATAEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND_Msk",
    "location": {
      "column": "9",
      "line": "5535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CEATAEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457489@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "9",
      "line": "5536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457712@macro@SDIO_ICR_CCRCFAILC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC_Pos",
    "location": {
      "column": "9",
      "line": "5539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457793@macro@SDIO_ICR_CCRCFAILC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC_Msk",
    "location": {
      "column": "9",
      "line": "5540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@457892@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "9",
      "line": "5541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458003@macro@SDIO_ICR_DCRCFAILC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC_Pos",
    "location": {
      "column": "9",
      "line": "5542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458084@macro@SDIO_ICR_DCRCFAILC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC_Msk",
    "location": {
      "column": "9",
      "line": "5543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458183@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "9",
      "line": "5544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458294@macro@SDIO_ICR_CTIMEOUTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC_Pos",
    "location": {
      "column": "9",
      "line": "5545",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458375@macro@SDIO_ICR_CTIMEOUTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC_Msk",
    "location": {
      "column": "9",
      "line": "5546",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458474@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "9",
      "line": "5547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458585@macro@SDIO_ICR_DTIMEOUTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC_Pos",
    "location": {
      "column": "9",
      "line": "5548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458666@macro@SDIO_ICR_DTIMEOUTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC_Msk",
    "location": {
      "column": "9",
      "line": "5549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458765@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "9",
      "line": "5550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458876@macro@SDIO_ICR_TXUNDERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC_Pos",
    "location": {
      "column": "9",
      "line": "5551",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@458957@macro@SDIO_ICR_TXUNDERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC_Msk",
    "location": {
      "column": "9",
      "line": "5552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459056@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "9",
      "line": "5553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459167@macro@SDIO_ICR_RXOVERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC_Pos",
    "location": {
      "column": "9",
      "line": "5554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459248@macro@SDIO_ICR_RXOVERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC_Msk",
    "location": {
      "column": "9",
      "line": "5555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459347@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "9",
      "line": "5556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459458@macro@SDIO_ICR_CMDRENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC_Pos",
    "location": {
      "column": "9",
      "line": "5557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459539@macro@SDIO_ICR_CMDRENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC_Msk",
    "location": {
      "column": "9",
      "line": "5558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459638@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "9",
      "line": "5559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459749@macro@SDIO_ICR_CMDSENTC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC_Pos",
    "location": {
      "column": "9",
      "line": "5560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459830@macro@SDIO_ICR_CMDSENTC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC_Msk",
    "location": {
      "column": "9",
      "line": "5561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@459929@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "9",
      "line": "5562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460040@macro@SDIO_ICR_DATAENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC_Pos",
    "location": {
      "column": "9",
      "line": "5563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DATAENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460121@macro@SDIO_ICR_DATAENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC_Msk",
    "location": {
      "column": "9",
      "line": "5564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DATAENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460220@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "9",
      "line": "5565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460331@macro@SDIO_ICR_STBITERRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC_Pos",
    "location": {
      "column": "9",
      "line": "5566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_STBITERRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460412@macro@SDIO_ICR_STBITERRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC_Msk",
    "location": {
      "column": "9",
      "line": "5567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_STBITERRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460511@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "9",
      "line": "5568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460622@macro@SDIO_ICR_DBCKENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC_Pos",
    "location": {
      "column": "9",
      "line": "5569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460703@macro@SDIO_ICR_DBCKENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC_Msk",
    "location": {
      "column": "9",
      "line": "5570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460802@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "9",
      "line": "5571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460913@macro@SDIO_ICR_SDIOITC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC_Pos",
    "location": {
      "column": "9",
      "line": "5572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_SDIOITC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@460994@macro@SDIO_ICR_SDIOITC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC_Msk",
    "location": {
      "column": "9",
      "line": "5573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_SDIOITC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461093@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "9",
      "line": "5574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461204@macro@SDIO_ICR_CEATAENDC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC_Pos",
    "location": {
      "column": "9",
      "line": "5575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461285@macro@SDIO_ICR_CEATAENDC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC_Msk",
    "location": {
      "column": "9",
      "line": "5576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461384@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "9",
      "line": "5577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461579@macro@SDIO_MASK_CCRCFAILIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE_Pos",
    "location": {
      "column": "9",
      "line": "5580",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461660@macro@SDIO_MASK_CCRCFAILIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE_Msk",
    "location": {
      "column": "9",
      "line": "5581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461759@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "9",
      "line": "5582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461889@macro@SDIO_MASK_DCRCFAILIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE_Pos",
    "location": {
      "column": "9",
      "line": "5583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@461970@macro@SDIO_MASK_DCRCFAILIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE_Msk",
    "location": {
      "column": "9",
      "line": "5584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462069@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "9",
      "line": "5585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462199@macro@SDIO_MASK_CTIMEOUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE_Pos",
    "location": {
      "column": "9",
      "line": "5586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462280@macro@SDIO_MASK_CTIMEOUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE_Msk",
    "location": {
      "column": "9",
      "line": "5587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462379@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "9",
      "line": "5588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462509@macro@SDIO_MASK_DTIMEOUTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE_Pos",
    "location": {
      "column": "9",
      "line": "5589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462590@macro@SDIO_MASK_DTIMEOUTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE_Msk",
    "location": {
      "column": "9",
      "line": "5590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462689@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "9",
      "line": "5591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462819@macro@SDIO_MASK_TXUNDERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462900@macro@SDIO_MASK_TXUNDERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@462999@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "9",
      "line": "5594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463129@macro@SDIO_MASK_RXOVERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463210@macro@SDIO_MASK_RXOVERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463309@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "9",
      "line": "5597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463439@macro@SDIO_MASK_CMDRENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463520@macro@SDIO_MASK_CMDRENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463619@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "9",
      "line": "5600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463749@macro@SDIO_MASK_CMDSENTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE_Pos",
    "location": {
      "column": "9",
      "line": "5601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463830@macro@SDIO_MASK_CMDSENTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE_Msk",
    "location": {
      "column": "9",
      "line": "5602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@463929@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "9",
      "line": "5603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464059@macro@SDIO_MASK_DATAENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464140@macro@SDIO_MASK_DATAENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464239@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "9",
      "line": "5606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464369@macro@SDIO_MASK_STBITERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464450@macro@SDIO_MASK_STBITERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464549@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "9",
      "line": "5609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464679@macro@SDIO_MASK_DBCKENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464760@macro@SDIO_MASK_DBCKENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464859@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "9",
      "line": "5612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@464989@macro@SDIO_MASK_CMDACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5613",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465070@macro@SDIO_MASK_CMDACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5614",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465169@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "9",
      "line": "5615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465299@macro@SDIO_MASK_TXACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465380@macro@SDIO_MASK_TXACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465479@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "9",
      "line": "5618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465609@macro@SDIO_MASK_RXACTIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE_Pos",
    "location": {
      "column": "9",
      "line": "5619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXACTIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465690@macro@SDIO_MASK_RXACTIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE_Msk",
    "location": {
      "column": "9",
      "line": "5620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXACTIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465789@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "9",
      "line": "5621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@465919@macro@SDIO_MASK_TXFIFOHEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE_Pos",
    "location": {
      "column": "9",
      "line": "5622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466000@macro@SDIO_MASK_TXFIFOHEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE_Msk",
    "location": {
      "column": "9",
      "line": "5623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466099@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "9",
      "line": "5624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466229@macro@SDIO_MASK_RXFIFOHFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE_Pos",
    "location": {
      "column": "9",
      "line": "5625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466310@macro@SDIO_MASK_RXFIFOHFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE_Msk",
    "location": {
      "column": "9",
      "line": "5626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466409@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "9",
      "line": "5627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466539@macro@SDIO_MASK_TXFIFOFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE_Pos",
    "location": {
      "column": "9",
      "line": "5628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466620@macro@SDIO_MASK_TXFIFOFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE_Msk",
    "location": {
      "column": "9",
      "line": "5629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466719@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "9",
      "line": "5630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466849@macro@SDIO_MASK_RXFIFOFIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE_Pos",
    "location": {
      "column": "9",
      "line": "5631",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@466930@macro@SDIO_MASK_RXFIFOFIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE_Msk",
    "location": {
      "column": "9",
      "line": "5632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467029@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "9",
      "line": "5633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467159@macro@SDIO_MASK_TXFIFOEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE_Pos",
    "location": {
      "column": "9",
      "line": "5634",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467240@macro@SDIO_MASK_TXFIFOEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE_Msk",
    "location": {
      "column": "9",
      "line": "5635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467339@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "9",
      "line": "5636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467469@macro@SDIO_MASK_RXFIFOEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE_Pos",
    "location": {
      "column": "9",
      "line": "5637",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467550@macro@SDIO_MASK_RXFIFOEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE_Msk",
    "location": {
      "column": "9",
      "line": "5638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467649@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "9",
      "line": "5639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467779@macro@SDIO_MASK_TXDAVLIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE_Pos",
    "location": {
      "column": "9",
      "line": "5640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467860@macro@SDIO_MASK_TXDAVLIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE_Msk",
    "location": {
      "column": "9",
      "line": "5641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@467959@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "9",
      "line": "5642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468089@macro@SDIO_MASK_RXDAVLIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE_Pos",
    "location": {
      "column": "9",
      "line": "5643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468170@macro@SDIO_MASK_RXDAVLIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE_Msk",
    "location": {
      "column": "9",
      "line": "5644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468269@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "9",
      "line": "5645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468399@macro@SDIO_MASK_SDIOITIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE_Pos",
    "location": {
      "column": "9",
      "line": "5646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468480@macro@SDIO_MASK_SDIOITIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE_Msk",
    "location": {
      "column": "9",
      "line": "5647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468579@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "9",
      "line": "5648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468712@macro@SDIO_MASK_CEATAENDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE_Pos",
    "location": {
      "column": "9",
      "line": "5649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468793@macro@SDIO_MASK_CEATAENDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE_Msk",
    "location": {
      "column": "9",
      "line": "5650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@468892@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "9",
      "line": "5651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469122@macro@SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "location": {
      "column": "9",
      "line": "5654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469203@macro@SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "location": {
      "column": "9",
      "line": "5655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469304@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "9",
      "line": "5656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469540@macro@SDIO_FIFO_FIFODATA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA_Pos",
    "location": {
      "column": "9",
      "line": "5659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469621@macro@SDIO_FIFO_FIFODATA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA_Msk",
    "location": {
      "column": "9",
      "line": "5660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@469720@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "9",
      "line": "5661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470250@macro@SPI_I2S_FULLDUPLEX_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FULLDUPLEX_SUPPORT",
    "location": {
      "column": "9",
      "line": "5668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2S_FULLDUPLEX_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470446@macro@SPI_CR1_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "5671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470527@macro@SPI_CR1_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "5672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470626@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "9",
      "line": "5673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470730@macro@SPI_CR1_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "5674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470811@macro@SPI_CR1_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "5675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@470910@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "9",
      "line": "5676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471014@macro@SPI_CR1_MSTR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Pos",
    "location": {
      "column": "9",
      "line": "5677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_MSTR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471095@macro@SPI_CR1_MSTR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR_Msk",
    "location": {
      "column": "9",
      "line": "5678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_MSTR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471194@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "9",
      "line": "5679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471300@macro@SPI_CR1_BR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Pos",
    "location": {
      "column": "9",
      "line": "5681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471381@macro@SPI_CR1_BR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_Msk",
    "location": {
      "column": "9",
      "line": "5682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471480@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "9",
      "line": "5683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471600@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "9",
      "line": "5684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471699@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "9",
      "line": "5685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471798@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "9",
      "line": "5686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471899@macro@SPI_CR1_SPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Pos",
    "location": {
      "column": "9",
      "line": "5688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@471980@macro@SPI_CR1_SPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE_Msk",
    "location": {
      "column": "9",
      "line": "5689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472079@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "9",
      "line": "5690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472202@macro@SPI_CR1_LSBFIRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Pos",
    "location": {
      "column": "9",
      "line": "5691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472283@macro@SPI_CR1_LSBFIRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST_Msk",
    "location": {
      "column": "9",
      "line": "5692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_LSBFIRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472382@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "9",
      "line": "5693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472505@macro@SPI_CR1_SSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Pos",
    "location": {
      "column": "9",
      "line": "5694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472586@macro@SPI_CR1_SSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI_Msk",
    "location": {
      "column": "9",
      "line": "5695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472685@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "9",
      "line": "5696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472808@macro@SPI_CR1_SSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Pos",
    "location": {
      "column": "9",
      "line": "5697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472889@macro@SPI_CR1_SSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM_Msk",
    "location": {
      "column": "9",
      "line": "5698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@472988@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "9",
      "line": "5699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473111@macro@SPI_CR1_RXONLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Pos",
    "location": {
      "column": "9",
      "line": "5700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_RXONLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473192@macro@SPI_CR1_RXONLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY_Msk",
    "location": {
      "column": "9",
      "line": "5701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_RXONLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473291@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "9",
      "line": "5702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473414@macro@SPI_CR1_DFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Pos",
    "location": {
      "column": "9",
      "line": "5703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_DFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473495@macro@SPI_CR1_DFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF_Msk",
    "location": {
      "column": "9",
      "line": "5704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_DFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473594@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "9",
      "line": "5705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473717@macro@SPI_CR1_CRCNEXT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Pos",
    "location": {
      "column": "9",
      "line": "5706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473798@macro@SPI_CR1_CRCNEXT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT_Msk",
    "location": {
      "column": "9",
      "line": "5707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCNEXT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@473897@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "9",
      "line": "5708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474020@macro@SPI_CR1_CRCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Pos",
    "location": {
      "column": "9",
      "line": "5709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474101@macro@SPI_CR1_CRCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN_Msk",
    "location": {
      "column": "9",
      "line": "5710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474200@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "9",
      "line": "5711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474323@macro@SPI_CR1_BIDIOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Pos",
    "location": {
      "column": "9",
      "line": "5712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474404@macro@SPI_CR1_BIDIOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE_Msk",
    "location": {
      "column": "9",
      "line": "5713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474503@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "9",
      "line": "5714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474626@macro@SPI_CR1_BIDIMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Pos",
    "location": {
      "column": "9",
      "line": "5715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474707@macro@SPI_CR1_BIDIMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE_Msk",
    "location": {
      "column": "9",
      "line": "5716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@474806@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "9",
      "line": "5717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475013@macro@SPI_CR2_RXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475094@macro@SPI_CR2_RXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475193@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "9",
      "line": "5722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475317@macro@SPI_CR2_TXDMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Pos",
    "location": {
      "column": "9",
      "line": "5723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475398@macro@SPI_CR2_TXDMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN_Msk",
    "location": {
      "column": "9",
      "line": "5724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXDMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475497@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "9",
      "line": "5725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475621@macro@SPI_CR2_SSOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Pos",
    "location": {
      "column": "9",
      "line": "5726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_SSOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475702@macro@SPI_CR2_SSOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE_Msk",
    "location": {
      "column": "9",
      "line": "5727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_SSOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475801@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "9",
      "line": "5728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@475925@macro@SPI_CR2_FRF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF_Pos",
    "location": {
      "column": "9",
      "line": "5729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_FRF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476006@macro@SPI_CR2_FRF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF_Msk",
    "location": {
      "column": "9",
      "line": "5730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_FRF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476105@macro@SPI_CR2_FRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_FRF",
    "location": {
      "column": "9",
      "line": "5731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_FRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476229@macro@SPI_CR2_ERRIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Pos",
    "location": {
      "column": "9",
      "line": "5732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_ERRIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476310@macro@SPI_CR2_ERRIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE_Msk",
    "location": {
      "column": "9",
      "line": "5733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_ERRIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476409@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "9",
      "line": "5734",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476533@macro@SPI_CR2_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "5735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476614@macro@SPI_CR2_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "5736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476713@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "9",
      "line": "5737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476837@macro@SPI_CR2_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "5738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@476918@macro@SPI_CR2_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "5739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477017@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "9",
      "line": "5740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477225@macro@SPI_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "5743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477306@macro@SPI_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "5744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477405@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "9",
      "line": "5745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477517@macro@SPI_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "5746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477598@macro@SPI_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "5747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477697@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "9",
      "line": "5748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477809@macro@SPI_SR_CHSIDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Pos",
    "location": {
      "column": "9",
      "line": "5749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CHSIDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477890@macro@SPI_SR_CHSIDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE_Msk",
    "location": {
      "column": "9",
      "line": "5750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CHSIDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@477989@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "9",
      "line": "5751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478101@macro@SPI_SR_UDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Pos",
    "location": {
      "column": "9",
      "line": "5752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_UDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478182@macro@SPI_SR_UDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR_Msk",
    "location": {
      "column": "9",
      "line": "5753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_UDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478281@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "9",
      "line": "5754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478393@macro@SPI_SR_CRCERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Pos",
    "location": {
      "column": "9",
      "line": "5755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CRCERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478474@macro@SPI_SR_CRCERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR_Msk",
    "location": {
      "column": "9",
      "line": "5756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CRCERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478573@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "9",
      "line": "5757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478685@macro@SPI_SR_MODF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Pos",
    "location": {
      "column": "9",
      "line": "5758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_MODF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478766@macro@SPI_SR_MODF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF_Msk",
    "location": {
      "column": "9",
      "line": "5759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_MODF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478865@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "9",
      "line": "5760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@478977@macro@SPI_SR_OVR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Pos",
    "location": {
      "column": "9",
      "line": "5761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_OVR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479058@macro@SPI_SR_OVR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR_Msk",
    "location": {
      "column": "9",
      "line": "5762",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_OVR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479157@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "9",
      "line": "5763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479269@macro@SPI_SR_BSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Pos",
    "location": {
      "column": "9",
      "line": "5764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_BSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479350@macro@SPI_SR_BSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY_Msk",
    "location": {
      "column": "9",
      "line": "5765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_BSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479449@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "9",
      "line": "5766",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479561@macro@SPI_SR_FRE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE_Pos",
    "location": {
      "column": "9",
      "line": "5767",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_FRE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479642@macro@SPI_SR_FRE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE_Msk",
    "location": {
      "column": "9",
      "line": "5768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_FRE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479741@macro@SPI_SR_FRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_FRE",
    "location": {
      "column": "9",
      "line": "5769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_SR_FRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@479937@macro@SPI_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "5772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480018@macro@SPI_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "5773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480117@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "9",
      "line": "5774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480312@macro@SPI_CRCPR_CRCPOLY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Pos",
    "location": {
      "column": "9",
      "line": "5777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480393@macro@SPI_CRCPR_CRCPOLY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY_Msk",
    "location": {
      "column": "9",
      "line": "5778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480492@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "9",
      "line": "5779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480687@macro@SPI_RXCRCR_RXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480768@macro@SPI_RXCRCR_RXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@480867@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "9",
      "line": "5784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481062@macro@SPI_TXCRCR_TXCRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Pos",
    "location": {
      "column": "9",
      "line": "5787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481143@macro@SPI_TXCRCR_TXCRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC_Msk",
    "location": {
      "column": "9",
      "line": "5788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481242@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "9",
      "line": "5789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481437@macro@SPI_I2SCFGR_CHLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN_Pos",
    "location": {
      "column": "9",
      "line": "5792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481518@macro@SPI_I2SCFGR_CHLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN_Msk",
    "location": {
      "column": "9",
      "line": "5793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481617@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "9",
      "line": "5794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481756@macro@SPI_I2SCFGR_DATLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_Pos",
    "location": {
      "column": "9",
      "line": "5796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481837@macro@SPI_I2SCFGR_DATLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_Msk",
    "location": {
      "column": "9",
      "line": "5797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@481936@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "9",
      "line": "5798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482073@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "9",
      "line": "5799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482172@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "9",
      "line": "5800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482273@macro@SPI_I2SCFGR_CKPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL_Pos",
    "location": {
      "column": "9",
      "line": "5802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482354@macro@SPI_I2SCFGR_CKPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL_Msk",
    "location": {
      "column": "9",
      "line": "5803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482453@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "9",
      "line": "5804",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482584@macro@SPI_I2SCFGR_I2SSTD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_Pos",
    "location": {
      "column": "9",
      "line": "5806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482665@macro@SPI_I2SCFGR_I2SSTD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_Msk",
    "location": {
      "column": "9",
      "line": "5807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482764@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "9",
      "line": "5808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482893@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "9",
      "line": "5809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@482992@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "9",
      "line": "5810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483093@macro@SPI_I2SCFGR_PCMSYNC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC_Pos",
    "location": {
      "column": "9",
      "line": "5812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483174@macro@SPI_I2SCFGR_PCMSYNC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC_Msk",
    "location": {
      "column": "9",
      "line": "5813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483273@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "9",
      "line": "5814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483404@macro@SPI_I2SCFGR_I2SCFG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_Pos",
    "location": {
      "column": "9",
      "line": "5816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483485@macro@SPI_I2SCFGR_I2SCFG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_Msk",
    "location": {
      "column": "9",
      "line": "5817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483584@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "9",
      "line": "5818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483713@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "9",
      "line": "5819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483812@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "9",
      "line": "5820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483913@macro@SPI_I2SCFGR_I2SE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE_Pos",
    "location": {
      "column": "9",
      "line": "5822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@483994@macro@SPI_I2SCFGR_I2SE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE_Msk",
    "location": {
      "column": "9",
      "line": "5823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484093@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "9",
      "line": "5824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484199@macro@SPI_I2SCFGR_I2SMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD_Pos",
    "location": {
      "column": "9",
      "line": "5825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484280@macro@SPI_I2SCFGR_I2SMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD_Msk",
    "location": {
      "column": "9",
      "line": "5826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484379@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "9",
      "line": "5827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484569@macro@SPI_I2SPR_I2SDIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV_Pos",
    "location": {
      "column": "9",
      "line": "5830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484650@macro@SPI_I2SPR_I2SDIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV_Msk",
    "location": {
      "column": "9",
      "line": "5831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484749@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "9",
      "line": "5832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484865@macro@SPI_I2SPR_ODD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD_Pos",
    "location": {
      "column": "9",
      "line": "5833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_ODD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@484946@macro@SPI_I2SPR_ODD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD_Msk",
    "location": {
      "column": "9",
      "line": "5834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_ODD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@485045@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "9",
      "line": "5835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@485161@macro@SPI_I2SPR_MCKOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE_Pos",
    "location": {
      "column": "9",
      "line": "5836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_MCKOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@485242@macro@SPI_I2SPR_MCKOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE_Msk",
    "location": {
      "column": "9",
      "line": "5837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_MCKOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@485341@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "9",
      "line": "5838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@485951@macro@SYSCFG_MEMRMP_MEM_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_Pos",
    "location": {
      "column": "9",
      "line": "5846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486032@macro@SYSCFG_MEMRMP_MEM_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_Msk",
    "location": {
      "column": "9",
      "line": "5847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486134@macro@SYSCFG_MEMRMP_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE",
    "location": {
      "column": "9",
      "line": "5848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486249@macro@SYSCFG_MEMRMP_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "5849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486351@macro@SYSCFG_MEMRMP_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "5850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486535@macro@SYSCFG_PMC_ADC1DC2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2_Pos",
    "location": {
      "column": "9",
      "line": "5852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486616@macro@SYSCFG_PMC_ADC1DC2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2_Msk",
    "location": {
      "column": "9",
      "line": "5853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486715@macro@SYSCFG_PMC_ADC1DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2",
    "location": {
      "column": "9",
      "line": "5854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@486927@macro@SYSCFG_EXTICR1_EXTI0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_Pos",
    "location": {
      "column": "9",
      "line": "5857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487008@macro@SYSCFG_EXTICR1_EXTI0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_Msk",
    "location": {
      "column": "9",
      "line": "5858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487108@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "5859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487216@macro@SYSCFG_EXTICR1_EXTI1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_Pos",
    "location": {
      "column": "9",
      "line": "5860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487297@macro@SYSCFG_EXTICR1_EXTI1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_Msk",
    "location": {
      "column": "9",
      "line": "5861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487397@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "5862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487505@macro@SYSCFG_EXTICR1_EXTI2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_Pos",
    "location": {
      "column": "9",
      "line": "5863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487586@macro@SYSCFG_EXTICR1_EXTI2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_Msk",
    "location": {
      "column": "9",
      "line": "5864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487686@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "5865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487794@macro@SYSCFG_EXTICR1_EXTI3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_Pos",
    "location": {
      "column": "9",
      "line": "5866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487875@macro@SYSCFG_EXTICR1_EXTI3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_Msk",
    "location": {
      "column": "9",
      "line": "5867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@487975@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "5868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488130@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "5872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488227@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "5873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488324@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "5874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488421@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "5875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488518@macro@SYSCFG_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "5876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488615@macro@SYSCFG_EXTICR1_EXTI0_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PH",
    "location": {
      "column": "9",
      "line": "5877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488761@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "5882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488858@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "5883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@488955@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "5884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489052@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "5885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489149@macro@SYSCFG_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "5886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489246@macro@SYSCFG_EXTICR1_EXTI1_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PH",
    "location": {
      "column": "9",
      "line": "5887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489392@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "5892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489489@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "5893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489586@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "5894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489683@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "5895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489780@macro@SYSCFG_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "5896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@489877@macro@SYSCFG_EXTICR1_EXTI2_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PH",
    "location": {
      "column": "9",
      "line": "5897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490023@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "5902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490120@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "5903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490217@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "5904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490314@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "5905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490411@macro@SYSCFG_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "5906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490508@macro@SYSCFG_EXTICR1_EXTI3_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PH",
    "location": {
      "column": "9",
      "line": "5907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490689@macro@SYSCFG_EXTICR2_EXTI4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_Pos",
    "location": {
      "column": "9",
      "line": "5910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490770@macro@SYSCFG_EXTICR2_EXTI4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_Msk",
    "location": {
      "column": "9",
      "line": "5911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490870@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "5912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@490978@macro@SYSCFG_EXTICR2_EXTI5_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_Pos",
    "location": {
      "column": "9",
      "line": "5913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491059@macro@SYSCFG_EXTICR2_EXTI5_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_Msk",
    "location": {
      "column": "9",
      "line": "5914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491159@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "5915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491267@macro@SYSCFG_EXTICR2_EXTI6_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_Pos",
    "location": {
      "column": "9",
      "line": "5916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491348@macro@SYSCFG_EXTICR2_EXTI6_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_Msk",
    "location": {
      "column": "9",
      "line": "5917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491448@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "5918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491556@macro@SYSCFG_EXTICR2_EXTI7_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_Pos",
    "location": {
      "column": "9",
      "line": "5919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491637@macro@SYSCFG_EXTICR2_EXTI7_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_Msk",
    "location": {
      "column": "9",
      "line": "5920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491737@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "5921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491894@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "5926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@491991@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "5927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492088@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "5928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492185@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "5929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492282@macro@SYSCFG_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "5930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492379@macro@SYSCFG_EXTICR2_EXTI4_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PH",
    "location": {
      "column": "9",
      "line": "5931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492525@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "5936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492622@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "5937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492719@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "5938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492816@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "5939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@492913@macro@SYSCFG_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "5940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493010@macro@SYSCFG_EXTICR2_EXTI5_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PH",
    "location": {
      "column": "9",
      "line": "5941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493156@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "5946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493253@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "5947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493350@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "5948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493447@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "5949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493544@macro@SYSCFG_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "5950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493641@macro@SYSCFG_EXTICR2_EXTI6_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PH",
    "location": {
      "column": "9",
      "line": "5951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493787@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "5956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493884@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "5957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@493981@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "5958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494078@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "5959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494175@macro@SYSCFG_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "5960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494272@macro@SYSCFG_EXTICR2_EXTI7_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PH",
    "location": {
      "column": "9",
      "line": "5961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494453@macro@SYSCFG_EXTICR3_EXTI8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_Pos",
    "location": {
      "column": "9",
      "line": "5964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494534@macro@SYSCFG_EXTICR3_EXTI8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_Msk",
    "location": {
      "column": "9",
      "line": "5965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494634@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "5966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494742@macro@SYSCFG_EXTICR3_EXTI9_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_Pos",
    "location": {
      "column": "9",
      "line": "5967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494823@macro@SYSCFG_EXTICR3_EXTI9_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_Msk",
    "location": {
      "column": "9",
      "line": "5968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@494923@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "5969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495031@macro@SYSCFG_EXTICR3_EXTI10_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_Pos",
    "location": {
      "column": "9",
      "line": "5970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495112@macro@SYSCFG_EXTICR3_EXTI10_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_Msk",
    "location": {
      "column": "9",
      "line": "5971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495213@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "5972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495322@macro@SYSCFG_EXTICR3_EXTI11_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_Pos",
    "location": {
      "column": "9",
      "line": "5973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495403@macro@SYSCFG_EXTICR3_EXTI11_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_Msk",
    "location": {
      "column": "9",
      "line": "5974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495504@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "5975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495662@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "5980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495759@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "5981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495856@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "5982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@495953@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "5983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496050@macro@SYSCFG_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "5984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496147@macro@SYSCFG_EXTICR3_EXTI8_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PH",
    "location": {
      "column": "9",
      "line": "5985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496293@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "5990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496390@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "5991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496487@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "5992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496584@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "5993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496681@macro@SYSCFG_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "5994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496778@macro@SYSCFG_EXTICR3_EXTI9_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PH",
    "location": {
      "column": "9",
      "line": "5995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@496925@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "6000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497023@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "6001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497121@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "6002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497219@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "6003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497317@macro@SYSCFG_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "6004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497415@macro@SYSCFG_EXTICR3_EXTI10_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PH",
    "location": {
      "column": "9",
      "line": "6005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497563@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "6010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497661@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "6011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497759@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "6012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497857@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "6013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@497955@macro@SYSCFG_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "6014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498053@macro@SYSCFG_EXTICR3_EXTI11_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PH",
    "location": {
      "column": "9",
      "line": "6015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498235@macro@SYSCFG_EXTICR4_EXTI12_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_Pos",
    "location": {
      "column": "9",
      "line": "6018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498316@macro@SYSCFG_EXTICR4_EXTI12_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_Msk",
    "location": {
      "column": "9",
      "line": "6019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498417@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "6020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498526@macro@SYSCFG_EXTICR4_EXTI13_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_Pos",
    "location": {
      "column": "9",
      "line": "6021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498607@macro@SYSCFG_EXTICR4_EXTI13_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_Msk",
    "location": {
      "column": "9",
      "line": "6022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498708@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "6023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498817@macro@SYSCFG_EXTICR4_EXTI14_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_Pos",
    "location": {
      "column": "9",
      "line": "6024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498898@macro@SYSCFG_EXTICR4_EXTI14_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_Msk",
    "location": {
      "column": "9",
      "line": "6025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@498999@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "6026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499108@macro@SYSCFG_EXTICR4_EXTI15_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_Pos",
    "location": {
      "column": "9",
      "line": "6027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499189@macro@SYSCFG_EXTICR4_EXTI15_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_Msk",
    "location": {
      "column": "9",
      "line": "6028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499290@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "6029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499449@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "6034",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499547@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "6035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499645@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "6036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499743@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "6037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499841@macro@SYSCFG_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "6038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@499939@macro@SYSCFG_EXTICR4_EXTI12_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PH",
    "location": {
      "column": "9",
      "line": "6039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500087@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "6044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500185@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "6045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500283@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "6046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500381@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "6047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500479@macro@SYSCFG_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "6048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500577@macro@SYSCFG_EXTICR4_EXTI13_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PH",
    "location": {
      "column": "9",
      "line": "6049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500725@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "6054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500823@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "6055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@500921@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "6056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501019@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "6057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501117@macro@SYSCFG_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "6058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501215@macro@SYSCFG_EXTICR4_EXTI14_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PH",
    "location": {
      "column": "9",
      "line": "6059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501363@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "6064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501461@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "6065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501559@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "6066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501657@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "6067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501755@macro@SYSCFG_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "6068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@501853@macro@SYSCFG_EXTICR4_EXTI15_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PH",
    "location": {
      "column": "9",
      "line": "6069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502035@macro@SYSCFG_CMPCR_CMP_PD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD_Pos",
    "location": {
      "column": "9",
      "line": "6072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502116@macro@SYSCFG_CMPCR_CMP_PD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD_Msk",
    "location": {
      "column": "9",
      "line": "6073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502215@macro@SYSCFG_CMPCR_CMP_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD",
    "location": {
      "column": "9",
      "line": "6074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502331@macro@SYSCFG_CMPCR_READY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY_Pos",
    "location": {
      "column": "9",
      "line": "6075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_READY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502412@macro@SYSCFG_CMPCR_READY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY_Msk",
    "location": {
      "column": "9",
      "line": "6076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_READY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@502511@macro@SYSCFG_CMPCR_READY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY",
    "location": {
      "column": "9",
      "line": "6077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "SYSCFG_CMPCR_READY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503121@macro@TIM_CR1_CEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Pos",
    "location": {
      "column": "9",
      "line": "6085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503202@macro@TIM_CR1_CEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN_Msk",
    "location": {
      "column": "9",
      "line": "6086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503301@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "9",
      "line": "6087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503410@macro@TIM_CR1_UDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Pos",
    "location": {
      "column": "9",
      "line": "6088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_UDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503491@macro@TIM_CR1_UDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS_Msk",
    "location": {
      "column": "9",
      "line": "6089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_UDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503590@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "9",
      "line": "6090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503699@macro@TIM_CR1_URS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Pos",
    "location": {
      "column": "9",
      "line": "6091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_URS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503780@macro@TIM_CR1_URS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS_Msk",
    "location": {
      "column": "9",
      "line": "6092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_URS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503879@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "9",
      "line": "6093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@503988@macro@TIM_CR1_OPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Pos",
    "location": {
      "column": "9",
      "line": "6094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_OPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504069@macro@TIM_CR1_OPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM_Msk",
    "location": {
      "column": "9",
      "line": "6095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_OPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504168@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "9",
      "line": "6096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504277@macro@TIM_CR1_DIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Pos",
    "location": {
      "column": "9",
      "line": "6097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_DIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504358@macro@TIM_CR1_DIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR_Msk",
    "location": {
      "column": "9",
      "line": "6098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_DIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504457@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "9",
      "line": "6099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504568@macro@TIM_CR1_CMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Pos",
    "location": {
      "column": "9",
      "line": "6101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504649@macro@TIM_CR1_CMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_Msk",
    "location": {
      "column": "9",
      "line": "6102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504748@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "9",
      "line": "6103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504881@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "9",
      "line": "6104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@504976@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "9",
      "line": "6105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505073@macro@TIM_CR1_ARPE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Pos",
    "location": {
      "column": "9",
      "line": "6107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_ARPE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505154@macro@TIM_CR1_ARPE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE_Msk",
    "location": {
      "column": "9",
      "line": "6108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_ARPE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505253@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "9",
      "line": "6109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505373@macro@TIM_CR1_CKD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Pos",
    "location": {
      "column": "9",
      "line": "6111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CKD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505454@macro@TIM_CR1_CKD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_Msk",
    "location": {
      "column": "9",
      "line": "6112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CKD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505553@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "9",
      "line": "6113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505671@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "9",
      "line": "6114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505766@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "9",
      "line": "6115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@505945@macro@TIM_CR2_CCPC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Pos",
    "location": {
      "column": "9",
      "line": "6118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCPC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506026@macro@TIM_CR2_CCPC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC_Msk",
    "location": {
      "column": "9",
      "line": "6119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCPC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506125@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "9",
      "line": "6120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506253@macro@TIM_CR2_CCUS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Pos",
    "location": {
      "column": "9",
      "line": "6121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCUS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506334@macro@TIM_CR2_CCUS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS_Msk",
    "location": {
      "column": "9",
      "line": "6122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCUS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506433@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "9",
      "line": "6123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506561@macro@TIM_CR2_CCDS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Pos",
    "location": {
      "column": "9",
      "line": "6124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCDS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506642@macro@TIM_CR2_CCDS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS_Msk",
    "location": {
      "column": "9",
      "line": "6125",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCDS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506741@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "9",
      "line": "6126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506871@macro@TIM_CR2_MMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Pos",
    "location": {
      "column": "9",
      "line": "6128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@506952@macro@TIM_CR2_MMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_Msk",
    "location": {
      "column": "9",
      "line": "6129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507051@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "9",
      "line": "6130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507176@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "9",
      "line": "6131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507271@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "9",
      "line": "6132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507366@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "9",
      "line": "6133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507463@macro@TIM_CR2_TI1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Pos",
    "location": {
      "column": "9",
      "line": "6135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_TI1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507544@macro@TIM_CR2_TI1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S_Msk",
    "location": {
      "column": "9",
      "line": "6136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_TI1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507643@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "9",
      "line": "6137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507744@macro@TIM_CR2_OIS1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Pos",
    "location": {
      "column": "9",
      "line": "6138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507825@macro@TIM_CR2_OIS1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1_Msk",
    "location": {
      "column": "9",
      "line": "6139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@507924@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "9",
      "line": "6140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508045@macro@TIM_CR2_OIS1N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Pos",
    "location": {
      "column": "9",
      "line": "6141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508126@macro@TIM_CR2_OIS1N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N_Msk",
    "location": {
      "column": "9",
      "line": "6142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508225@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "9",
      "line": "6143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508346@macro@TIM_CR2_OIS2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Pos",
    "location": {
      "column": "9",
      "line": "6144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508427@macro@TIM_CR2_OIS2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2_Msk",
    "location": {
      "column": "9",
      "line": "6145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508526@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "9",
      "line": "6146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508647@macro@TIM_CR2_OIS2N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Pos",
    "location": {
      "column": "9",
      "line": "6147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508728@macro@TIM_CR2_OIS2N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N_Msk",
    "location": {
      "column": "9",
      "line": "6148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508827@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "9",
      "line": "6149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@508948@macro@TIM_CR2_OIS3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Pos",
    "location": {
      "column": "9",
      "line": "6150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509029@macro@TIM_CR2_OIS3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3_Msk",
    "location": {
      "column": "9",
      "line": "6151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509128@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "9",
      "line": "6152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509249@macro@TIM_CR2_OIS3N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Pos",
    "location": {
      "column": "9",
      "line": "6153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509330@macro@TIM_CR2_OIS3N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N_Msk",
    "location": {
      "column": "9",
      "line": "6154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509429@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "9",
      "line": "6155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509550@macro@TIM_CR2_OIS4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Pos",
    "location": {
      "column": "9",
      "line": "6156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509631@macro@TIM_CR2_OIS4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4_Msk",
    "location": {
      "column": "9",
      "line": "6157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509730@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "9",
      "line": "6158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@509935@macro@TIM_SMCR_SMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Pos",
    "location": {
      "column": "9",
      "line": "6161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510016@macro@TIM_SMCR_SMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_Msk",
    "location": {
      "column": "9",
      "line": "6162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510115@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "9",
      "line": "6163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510242@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "9",
      "line": "6164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510337@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "9",
      "line": "6165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510432@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "9",
      "line": "6166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510529@macro@TIM_SMCR_TS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Pos",
    "location": {
      "column": "9",
      "line": "6168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510610@macro@TIM_SMCR_TS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_Msk",
    "location": {
      "column": "9",
      "line": "6169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510709@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "9",
      "line": "6170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510836@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "9",
      "line": "6171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@510931@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "9",
      "line": "6172",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511026@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "9",
      "line": "6173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511123@macro@TIM_SMCR_MSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Pos",
    "location": {
      "column": "9",
      "line": "6175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_MSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511204@macro@TIM_SMCR_MSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM_Msk",
    "location": {
      "column": "9",
      "line": "6176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_MSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511303@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "9",
      "line": "6177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511432@macro@TIM_SMCR_ETF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Pos",
    "location": {
      "column": "9",
      "line": "6179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511513@macro@TIM_SMCR_ETF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_Msk",
    "location": {
      "column": "9",
      "line": "6180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511612@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "9",
      "line": "6181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511739@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "9",
      "line": "6182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511834@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "9",
      "line": "6183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@511929@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "9",
      "line": "6184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512024@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "9",
      "line": "6185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512121@macro@TIM_SMCR_ETPS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Pos",
    "location": {
      "column": "9",
      "line": "6187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETPS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512202@macro@TIM_SMCR_ETPS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_Msk",
    "location": {
      "column": "9",
      "line": "6188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETPS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512301@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "9",
      "line": "6189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512432@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "9",
      "line": "6190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512527@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "9",
      "line": "6191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512624@macro@TIM_SMCR_ECE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Pos",
    "location": {
      "column": "9",
      "line": "6193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ECE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512705@macro@TIM_SMCR_ECE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE_Msk",
    "location": {
      "column": "9",
      "line": "6194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ECE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512804@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "9",
      "line": "6195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512917@macro@TIM_SMCR_ETP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Pos",
    "location": {
      "column": "9",
      "line": "6196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@512998@macro@TIM_SMCR_ETP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP_Msk",
    "location": {
      "column": "9",
      "line": "6197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513097@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "9",
      "line": "6198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513294@macro@TIM_DIER_UIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Pos",
    "location": {
      "column": "9",
      "line": "6201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513375@macro@TIM_DIER_UIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE_Msk",
    "location": {
      "column": "9",
      "line": "6202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513474@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "9",
      "line": "6203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513585@macro@TIM_DIER_CC1IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Pos",
    "location": {
      "column": "9",
      "line": "6204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513666@macro@TIM_DIER_CC1IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE_Msk",
    "location": {
      "column": "9",
      "line": "6205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513765@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "9",
      "line": "6206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513889@macro@TIM_DIER_CC2IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Pos",
    "location": {
      "column": "9",
      "line": "6207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@513970@macro@TIM_DIER_CC2IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE_Msk",
    "location": {
      "column": "9",
      "line": "6208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514069@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "9",
      "line": "6209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514193@macro@TIM_DIER_CC3IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Pos",
    "location": {
      "column": "9",
      "line": "6210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514274@macro@TIM_DIER_CC3IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE_Msk",
    "location": {
      "column": "9",
      "line": "6211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514373@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "9",
      "line": "6212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514497@macro@TIM_DIER_CC4IE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Pos",
    "location": {
      "column": "9",
      "line": "6213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4IE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514578@macro@TIM_DIER_CC4IE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE_Msk",
    "location": {
      "column": "9",
      "line": "6214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4IE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514677@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "9",
      "line": "6215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514801@macro@TIM_DIER_COMIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Pos",
    "location": {
      "column": "9",
      "line": "6216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514882@macro@TIM_DIER_COMIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE_Msk",
    "location": {
      "column": "9",
      "line": "6217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@514981@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "9",
      "line": "6218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515105@macro@TIM_DIER_TIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Pos",
    "location": {
      "column": "9",
      "line": "6219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515186@macro@TIM_DIER_TIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE_Msk",
    "location": {
      "column": "9",
      "line": "6220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515285@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "9",
      "line": "6221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515409@macro@TIM_DIER_BIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Pos",
    "location": {
      "column": "9",
      "line": "6222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_BIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515490@macro@TIM_DIER_BIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE_Msk",
    "location": {
      "column": "9",
      "line": "6223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_BIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515589@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "9",
      "line": "6224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515713@macro@TIM_DIER_UDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Pos",
    "location": {
      "column": "9",
      "line": "6225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515794@macro@TIM_DIER_UDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE_Msk",
    "location": {
      "column": "9",
      "line": "6226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@515893@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "9",
      "line": "6227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516017@macro@TIM_DIER_CC1DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Pos",
    "location": {
      "column": "9",
      "line": "6228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516098@macro@TIM_DIER_CC1DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE_Msk",
    "location": {
      "column": "9",
      "line": "6229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516197@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "9",
      "line": "6230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516321@macro@TIM_DIER_CC2DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Pos",
    "location": {
      "column": "9",
      "line": "6231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516402@macro@TIM_DIER_CC2DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE_Msk",
    "location": {
      "column": "9",
      "line": "6232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516501@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "9",
      "line": "6233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516625@macro@TIM_DIER_CC3DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Pos",
    "location": {
      "column": "9",
      "line": "6234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516706@macro@TIM_DIER_CC3DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE_Msk",
    "location": {
      "column": "9",
      "line": "6235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516805@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "9",
      "line": "6236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@516929@macro@TIM_DIER_CC4DE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Pos",
    "location": {
      "column": "9",
      "line": "6237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4DE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517010@macro@TIM_DIER_CC4DE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE_Msk",
    "location": {
      "column": "9",
      "line": "6238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4DE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517109@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "9",
      "line": "6239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517233@macro@TIM_DIER_COMDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Pos",
    "location": {
      "column": "9",
      "line": "6240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517314@macro@TIM_DIER_COMDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE_Msk",
    "location": {
      "column": "9",
      "line": "6241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517413@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "9",
      "line": "6242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517537@macro@TIM_DIER_TDE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Pos",
    "location": {
      "column": "9",
      "line": "6243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TDE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517618@macro@TIM_DIER_TDE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE_Msk",
    "location": {
      "column": "9",
      "line": "6244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TDE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517717@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "9",
      "line": "6245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@517925@macro@TIM_SR_UIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Pos",
    "location": {
      "column": "9",
      "line": "6248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_UIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518006@macro@TIM_SR_UIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF_Msk",
    "location": {
      "column": "9",
      "line": "6249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_UIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518105@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "9",
      "line": "6250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518227@macro@TIM_SR_CC1IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Pos",
    "location": {
      "column": "9",
      "line": "6251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518308@macro@TIM_SR_CC1IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF_Msk",
    "location": {
      "column": "9",
      "line": "6252",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518407@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "9",
      "line": "6253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518529@macro@TIM_SR_CC2IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Pos",
    "location": {
      "column": "9",
      "line": "6254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518610@macro@TIM_SR_CC2IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF_Msk",
    "location": {
      "column": "9",
      "line": "6255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518709@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "9",
      "line": "6256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518831@macro@TIM_SR_CC3IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Pos",
    "location": {
      "column": "9",
      "line": "6257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@518912@macro@TIM_SR_CC3IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF_Msk",
    "location": {
      "column": "9",
      "line": "6258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519011@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "9",
      "line": "6259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519133@macro@TIM_SR_CC4IF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Pos",
    "location": {
      "column": "9",
      "line": "6260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4IF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519214@macro@TIM_SR_CC4IF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF_Msk",
    "location": {
      "column": "9",
      "line": "6261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4IF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519313@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "9",
      "line": "6262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519435@macro@TIM_SR_COMIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Pos",
    "location": {
      "column": "9",
      "line": "6263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_COMIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519516@macro@TIM_SR_COMIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF_Msk",
    "location": {
      "column": "9",
      "line": "6264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_COMIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519615@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "9",
      "line": "6265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519737@macro@TIM_SR_TIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Pos",
    "location": {
      "column": "9",
      "line": "6266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_TIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519818@macro@TIM_SR_TIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF_Msk",
    "location": {
      "column": "9",
      "line": "6267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_TIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@519917@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "9",
      "line": "6268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520039@macro@TIM_SR_BIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Pos",
    "location": {
      "column": "9",
      "line": "6269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_BIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520120@macro@TIM_SR_BIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF_Msk",
    "location": {
      "column": "9",
      "line": "6270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_BIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520219@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "9",
      "line": "6271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520341@macro@TIM_SR_CC1OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Pos",
    "location": {
      "column": "9",
      "line": "6272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520422@macro@TIM_SR_CC1OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF_Msk",
    "location": {
      "column": "9",
      "line": "6273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520521@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "9",
      "line": "6274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520643@macro@TIM_SR_CC2OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Pos",
    "location": {
      "column": "9",
      "line": "6275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520724@macro@TIM_SR_CC2OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF_Msk",
    "location": {
      "column": "9",
      "line": "6276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520823@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "9",
      "line": "6277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@520945@macro@TIM_SR_CC3OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Pos",
    "location": {
      "column": "9",
      "line": "6278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521026@macro@TIM_SR_CC3OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF_Msk",
    "location": {
      "column": "9",
      "line": "6279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521125@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "9",
      "line": "6280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521247@macro@TIM_SR_CC4OF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Pos",
    "location": {
      "column": "9",
      "line": "6281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4OF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521328@macro@TIM_SR_CC4OF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF_Msk",
    "location": {
      "column": "9",
      "line": "6282",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4OF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521427@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "9",
      "line": "6283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521633@macro@TIM_EGR_UG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Pos",
    "location": {
      "column": "9",
      "line": "6286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_UG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521714@macro@TIM_EGR_UG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG_Msk",
    "location": {
      "column": "9",
      "line": "6287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_UG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521813@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "9",
      "line": "6288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@521942@macro@TIM_EGR_CC1G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Pos",
    "location": {
      "column": "9",
      "line": "6289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC1G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522023@macro@TIM_EGR_CC1G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G_Msk",
    "location": {
      "column": "9",
      "line": "6290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC1G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522122@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "9",
      "line": "6291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522251@macro@TIM_EGR_CC2G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Pos",
    "location": {
      "column": "9",
      "line": "6292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC2G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522332@macro@TIM_EGR_CC2G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G_Msk",
    "location": {
      "column": "9",
      "line": "6293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC2G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522431@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "9",
      "line": "6294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522560@macro@TIM_EGR_CC3G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Pos",
    "location": {
      "column": "9",
      "line": "6295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC3G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522641@macro@TIM_EGR_CC3G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G_Msk",
    "location": {
      "column": "9",
      "line": "6296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC3G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522740@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "9",
      "line": "6297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522869@macro@TIM_EGR_CC4G_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Pos",
    "location": {
      "column": "9",
      "line": "6298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC4G_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@522950@macro@TIM_EGR_CC4G_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G_Msk",
    "location": {
      "column": "9",
      "line": "6299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC4G_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523049@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "9",
      "line": "6300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523178@macro@TIM_EGR_COMG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Pos",
    "location": {
      "column": "9",
      "line": "6301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_COMG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523259@macro@TIM_EGR_COMG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG_Msk",
    "location": {
      "column": "9",
      "line": "6302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_COMG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523358@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "9",
      "line": "6303",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523487@macro@TIM_EGR_TG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Pos",
    "location": {
      "column": "9",
      "line": "6304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_TG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523568@macro@TIM_EGR_TG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG_Msk",
    "location": {
      "column": "9",
      "line": "6305",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_TG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523667@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "9",
      "line": "6306",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523796@macro@TIM_EGR_BG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Pos",
    "location": {
      "column": "9",
      "line": "6307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_BG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523877@macro@TIM_EGR_BG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG_Msk",
    "location": {
      "column": "9",
      "line": "6308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_BG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@523976@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "9",
      "line": "6309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524189@macro@TIM_CCMR1_CC1S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Pos",
    "location": {
      "column": "9",
      "line": "6312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524270@macro@TIM_CCMR1_CC1S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_Msk",
    "location": {
      "column": "9",
      "line": "6313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC1S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524369@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "9",
      "line": "6314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524501@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "9",
      "line": "6315",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524596@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "9",
      "line": "6316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524693@macro@TIM_CCMR1_OC1FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Pos",
    "location": {
      "column": "9",
      "line": "6318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524774@macro@TIM_CCMR1_OC1FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE_Msk",
    "location": {
      "column": "9",
      "line": "6319",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@524873@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "9",
      "line": "6320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525005@macro@TIM_CCMR1_OC1PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Pos",
    "location": {
      "column": "9",
      "line": "6321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525086@macro@TIM_CCMR1_OC1PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE_Msk",
    "location": {
      "column": "9",
      "line": "6322",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525185@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "9",
      "line": "6323",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525319@macro@TIM_CCMR1_OC1M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Pos",
    "location": {
      "column": "9",
      "line": "6325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525400@macro@TIM_CCMR1_OC1M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_Msk",
    "location": {
      "column": "9",
      "line": "6326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525499@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "9",
      "line": "6327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525631@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "9",
      "line": "6328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525726@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "9",
      "line": "6329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525821@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "9",
      "line": "6330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525918@macro@TIM_CCMR1_OC1CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Pos",
    "location": {
      "column": "9",
      "line": "6332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@525999@macro@TIM_CCMR1_OC1CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE_Msk",
    "location": {
      "column": "9",
      "line": "6333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526098@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "9",
      "line": "6334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526232@macro@TIM_CCMR1_CC2S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Pos",
    "location": {
      "column": "9",
      "line": "6336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526313@macro@TIM_CCMR1_CC2S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_Msk",
    "location": {
      "column": "9",
      "line": "6337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC2S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526412@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "9",
      "line": "6338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526544@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "9",
      "line": "6339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526639@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "9",
      "line": "6340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526736@macro@TIM_CCMR1_OC2FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Pos",
    "location": {
      "column": "9",
      "line": "6342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526817@macro@TIM_CCMR1_OC2FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE_Msk",
    "location": {
      "column": "9",
      "line": "6343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@526916@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "9",
      "line": "6344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527048@macro@TIM_CCMR1_OC2PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Pos",
    "location": {
      "column": "9",
      "line": "6345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527129@macro@TIM_CCMR1_OC2PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE_Msk",
    "location": {
      "column": "9",
      "line": "6346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527228@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "9",
      "line": "6347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527362@macro@TIM_CCMR1_OC2M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Pos",
    "location": {
      "column": "9",
      "line": "6349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527443@macro@TIM_CCMR1_OC2M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_Msk",
    "location": {
      "column": "9",
      "line": "6350",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527542@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "9",
      "line": "6351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527674@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "9",
      "line": "6352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527769@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "9",
      "line": "6353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527864@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "9",
      "line": "6354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@527961@macro@TIM_CCMR1_OC2CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Pos",
    "location": {
      "column": "9",
      "line": "6356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528042@macro@TIM_CCMR1_OC2CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE_Msk",
    "location": {
      "column": "9",
      "line": "6357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528141@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "9",
      "line": "6358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528344@macro@TIM_CCMR1_IC1PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Pos",
    "location": {
      "column": "9",
      "line": "6362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528425@macro@TIM_CCMR1_IC1PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_Msk",
    "location": {
      "column": "9",
      "line": "6363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528524@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "9",
      "line": "6364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528656@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "9",
      "line": "6365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528751@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "9",
      "line": "6366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528848@macro@TIM_CCMR1_IC1F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Pos",
    "location": {
      "column": "9",
      "line": "6368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@528929@macro@TIM_CCMR1_IC1F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_Msk",
    "location": {
      "column": "9",
      "line": "6369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529028@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "9",
      "line": "6370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529160@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "9",
      "line": "6371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529255@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "9",
      "line": "6372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529350@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "9",
      "line": "6373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529445@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "9",
      "line": "6374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529542@macro@TIM_CCMR1_IC2PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Pos",
    "location": {
      "column": "9",
      "line": "6376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529623@macro@TIM_CCMR1_IC2PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_Msk",
    "location": {
      "column": "9",
      "line": "6377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529722@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "9",
      "line": "6378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529855@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "9",
      "line": "6379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@529950@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "9",
      "line": "6380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530047@macro@TIM_CCMR1_IC2F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Pos",
    "location": {
      "column": "9",
      "line": "6382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530128@macro@TIM_CCMR1_IC2F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_Msk",
    "location": {
      "column": "9",
      "line": "6383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530227@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "9",
      "line": "6384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530360@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "9",
      "line": "6385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530455@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "9",
      "line": "6386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530550@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "9",
      "line": "6387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530645@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "9",
      "line": "6388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530824@macro@TIM_CCMR2_CC3S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Pos",
    "location": {
      "column": "9",
      "line": "6391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@530905@macro@TIM_CCMR2_CC3S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_Msk",
    "location": {
      "column": "9",
      "line": "6392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC3S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531004@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "9",
      "line": "6393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531137@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "9",
      "line": "6394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531232@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "9",
      "line": "6395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531329@macro@TIM_CCMR2_OC3FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Pos",
    "location": {
      "column": "9",
      "line": "6397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531410@macro@TIM_CCMR2_OC3FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE_Msk",
    "location": {
      "column": "9",
      "line": "6398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531509@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "9",
      "line": "6399",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531635@macro@TIM_CCMR2_OC3PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Pos",
    "location": {
      "column": "9",
      "line": "6400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531716@macro@TIM_CCMR2_OC3PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE_Msk",
    "location": {
      "column": "9",
      "line": "6401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531815@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "9",
      "line": "6402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@531943@macro@TIM_CCMR2_OC3M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Pos",
    "location": {
      "column": "9",
      "line": "6404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532024@macro@TIM_CCMR2_OC3M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_Msk",
    "location": {
      "column": "9",
      "line": "6405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532123@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "9",
      "line": "6406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532249@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "9",
      "line": "6407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532344@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "9",
      "line": "6408",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532439@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "9",
      "line": "6409",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532536@macro@TIM_CCMR2_OC3CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Pos",
    "location": {
      "column": "9",
      "line": "6411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532617@macro@TIM_CCMR2_OC3CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE_Msk",
    "location": {
      "column": "9",
      "line": "6412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532716@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "9",
      "line": "6413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532835@macro@TIM_CCMR2_CC4S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Pos",
    "location": {
      "column": "9",
      "line": "6415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@532916@macro@TIM_CCMR2_CC4S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_Msk",
    "location": {
      "column": "9",
      "line": "6416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC4S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533015@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "9",
      "line": "6417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533147@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "9",
      "line": "6418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533242@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "9",
      "line": "6419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533339@macro@TIM_CCMR2_OC4FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Pos",
    "location": {
      "column": "9",
      "line": "6421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533420@macro@TIM_CCMR2_OC4FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE_Msk",
    "location": {
      "column": "9",
      "line": "6422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533519@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "9",
      "line": "6423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533638@macro@TIM_CCMR2_OC4PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Pos",
    "location": {
      "column": "9",
      "line": "6424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533719@macro@TIM_CCMR2_OC4PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE_Msk",
    "location": {
      "column": "9",
      "line": "6425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533818@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "9",
      "line": "6426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@533939@macro@TIM_CCMR2_OC4M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Pos",
    "location": {
      "column": "9",
      "line": "6428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534020@macro@TIM_CCMR2_OC4M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_Msk",
    "location": {
      "column": "9",
      "line": "6429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534119@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "9",
      "line": "6430",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534245@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "9",
      "line": "6431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534340@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "9",
      "line": "6432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534435@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "9",
      "line": "6433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534532@macro@TIM_CCMR2_OC4CE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Pos",
    "location": {
      "column": "9",
      "line": "6435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534613@macro@TIM_CCMR2_OC4CE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE_Msk",
    "location": {
      "column": "9",
      "line": "6436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4CE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534712@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "9",
      "line": "6437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534915@macro@TIM_CCMR2_IC3PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Pos",
    "location": {
      "column": "9",
      "line": "6441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@534996@macro@TIM_CCMR2_IC3PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_Msk",
    "location": {
      "column": "9",
      "line": "6442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535095@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "9",
      "line": "6443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535227@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "9",
      "line": "6444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535322@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "9",
      "line": "6445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535419@macro@TIM_CCMR2_IC3F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Pos",
    "location": {
      "column": "9",
      "line": "6447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535500@macro@TIM_CCMR2_IC3F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_Msk",
    "location": {
      "column": "9",
      "line": "6448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535599@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "9",
      "line": "6449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535726@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "9",
      "line": "6450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535821@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "9",
      "line": "6451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@535916@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "9",
      "line": "6452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536011@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "9",
      "line": "6453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536108@macro@TIM_CCMR2_IC4PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Pos",
    "location": {
      "column": "9",
      "line": "6455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536189@macro@TIM_CCMR2_IC4PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_Msk",
    "location": {
      "column": "9",
      "line": "6456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536288@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "9",
      "line": "6457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536420@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "9",
      "line": "6458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536515@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "9",
      "line": "6459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536612@macro@TIM_CCMR2_IC4F_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Pos",
    "location": {
      "column": "9",
      "line": "6461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536693@macro@TIM_CCMR2_IC4F_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_Msk",
    "location": {
      "column": "9",
      "line": "6462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536792@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "9",
      "line": "6463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@536919@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "9",
      "line": "6464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537014@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "9",
      "line": "6465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537109@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "9",
      "line": "6466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537204@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "9",
      "line": "6467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537383@macro@TIM_CCER_CC1E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Pos",
    "location": {
      "column": "9",
      "line": "6470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537464@macro@TIM_CCER_CC1E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E_Msk",
    "location": {
      "column": "9",
      "line": "6471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537563@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "9",
      "line": "6472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537698@macro@TIM_CCER_CC1P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Pos",
    "location": {
      "column": "9",
      "line": "6473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537779@macro@TIM_CCER_CC1P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P_Msk",
    "location": {
      "column": "9",
      "line": "6474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@537878@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "9",
      "line": "6475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538013@macro@TIM_CCER_CC1NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Pos",
    "location": {
      "column": "9",
      "line": "6476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538094@macro@TIM_CCER_CC1NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE_Msk",
    "location": {
      "column": "9",
      "line": "6477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538193@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "9",
      "line": "6478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538328@macro@TIM_CCER_CC1NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Pos",
    "location": {
      "column": "9",
      "line": "6479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538409@macro@TIM_CCER_CC1NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP_Msk",
    "location": {
      "column": "9",
      "line": "6480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538508@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "9",
      "line": "6481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538643@macro@TIM_CCER_CC2E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Pos",
    "location": {
      "column": "9",
      "line": "6482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538724@macro@TIM_CCER_CC2E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E_Msk",
    "location": {
      "column": "9",
      "line": "6483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538823@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "9",
      "line": "6484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@538958@macro@TIM_CCER_CC2P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Pos",
    "location": {
      "column": "9",
      "line": "6485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539039@macro@TIM_CCER_CC2P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P_Msk",
    "location": {
      "column": "9",
      "line": "6486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539138@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "9",
      "line": "6487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539273@macro@TIM_CCER_CC2NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Pos",
    "location": {
      "column": "9",
      "line": "6488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539354@macro@TIM_CCER_CC2NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE_Msk",
    "location": {
      "column": "9",
      "line": "6489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539453@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "9",
      "line": "6490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539588@macro@TIM_CCER_CC2NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Pos",
    "location": {
      "column": "9",
      "line": "6491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539669@macro@TIM_CCER_CC2NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP_Msk",
    "location": {
      "column": "9",
      "line": "6492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539768@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "9",
      "line": "6493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539903@macro@TIM_CCER_CC3E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Pos",
    "location": {
      "column": "9",
      "line": "6494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@539984@macro@TIM_CCER_CC3E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E_Msk",
    "location": {
      "column": "9",
      "line": "6495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540083@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "9",
      "line": "6496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540218@macro@TIM_CCER_CC3P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Pos",
    "location": {
      "column": "9",
      "line": "6497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540299@macro@TIM_CCER_CC3P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P_Msk",
    "location": {
      "column": "9",
      "line": "6498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540398@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "9",
      "line": "6499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540533@macro@TIM_CCER_CC3NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Pos",
    "location": {
      "column": "9",
      "line": "6500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540614@macro@TIM_CCER_CC3NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE_Msk",
    "location": {
      "column": "9",
      "line": "6501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540713@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "9",
      "line": "6502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540848@macro@TIM_CCER_CC3NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Pos",
    "location": {
      "column": "9",
      "line": "6503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@540929@macro@TIM_CCER_CC3NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP_Msk",
    "location": {
      "column": "9",
      "line": "6504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541028@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "9",
      "line": "6505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541163@macro@TIM_CCER_CC4E_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Pos",
    "location": {
      "column": "9",
      "line": "6506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4E_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541244@macro@TIM_CCER_CC4E_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E_Msk",
    "location": {
      "column": "9",
      "line": "6507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4E_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541343@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "9",
      "line": "6508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541478@macro@TIM_CCER_CC4P_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Pos",
    "location": {
      "column": "9",
      "line": "6509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4P_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541559@macro@TIM_CCER_CC4P_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P_Msk",
    "location": {
      "column": "9",
      "line": "6510",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4P_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541658@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "9",
      "line": "6511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541793@macro@TIM_CCER_CC4NP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP_Pos",
    "location": {
      "column": "9",
      "line": "6512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4NP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541874@macro@TIM_CCER_CC4NP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP_Msk",
    "location": {
      "column": "9",
      "line": "6513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4NP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@541973@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "9",
      "line": "6514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542192@macro@TIM_CNT_CNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Pos",
    "location": {
      "column": "9",
      "line": "6517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CNT_CNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542277@macro@TIM_CNT_CNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT_Msk",
    "location": {
      "column": "9",
      "line": "6518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CNT_CNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542380@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "9",
      "line": "6519",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542580@macro@TIM_PSC_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Pos",
    "location": {
      "column": "9",
      "line": "6522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_PSC_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542661@macro@TIM_PSC_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC_Msk",
    "location": {
      "column": "9",
      "line": "6523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_PSC_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542760@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "9",
      "line": "6524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@542956@macro@TIM_ARR_ARR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Pos",
    "location": {
      "column": "9",
      "line": "6527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_ARR_ARR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543037@macro@TIM_ARR_ARR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR_Msk",
    "location": {
      "column": "9",
      "line": "6528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_ARR_ARR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543136@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "9",
      "line": "6529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543332@macro@TIM_RCR_REP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Pos",
    "location": {
      "column": "9",
      "line": "6532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_RCR_REP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543413@macro@TIM_RCR_REP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP_Msk",
    "location": {
      "column": "9",
      "line": "6533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_RCR_REP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543512@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "9",
      "line": "6534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543708@macro@TIM_CCR1_CCR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Pos",
    "location": {
      "column": "9",
      "line": "6537",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR1_CCR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543789@macro@TIM_CCR1_CCR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1_Msk",
    "location": {
      "column": "9",
      "line": "6538",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR1_CCR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@543888@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "9",
      "line": "6539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544084@macro@TIM_CCR2_CCR2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Pos",
    "location": {
      "column": "9",
      "line": "6542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR2_CCR2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544165@macro@TIM_CCR2_CCR2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2_Msk",
    "location": {
      "column": "9",
      "line": "6543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR2_CCR2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544264@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "9",
      "line": "6544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544460@macro@TIM_CCR3_CCR3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Pos",
    "location": {
      "column": "9",
      "line": "6547",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR3_CCR3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544541@macro@TIM_CCR3_CCR3_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3_Msk",
    "location": {
      "column": "9",
      "line": "6548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR3_CCR3_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544640@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "9",
      "line": "6549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544836@macro@TIM_CCR4_CCR4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Pos",
    "location": {
      "column": "9",
      "line": "6552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR4_CCR4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@544917@macro@TIM_CCR4_CCR4_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4_Msk",
    "location": {
      "column": "9",
      "line": "6553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR4_CCR4_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545016@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "9",
      "line": "6554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545212@macro@TIM_BDTR_DTG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Pos",
    "location": {
      "column": "9",
      "line": "6557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545293@macro@TIM_BDTR_DTG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_Msk",
    "location": {
      "column": "9",
      "line": "6558",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545392@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "9",
      "line": "6559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545522@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "9",
      "line": "6560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545617@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "9",
      "line": "6561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545712@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "9",
      "line": "6562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545807@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "9",
      "line": "6563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545902@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "9",
      "line": "6564",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@545997@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "9",
      "line": "6565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546092@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "9",
      "line": "6566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546187@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "9",
      "line": "6567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546284@macro@TIM_BDTR_LOCK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Pos",
    "location": {
      "column": "9",
      "line": "6569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_LOCK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546365@macro@TIM_BDTR_LOCK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_Msk",
    "location": {
      "column": "9",
      "line": "6570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_LOCK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546464@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "9",
      "line": "6571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546587@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "9",
      "line": "6572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546682@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "9",
      "line": "6573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546779@macro@TIM_BDTR_OSSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Pos",
    "location": {
      "column": "9",
      "line": "6575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546860@macro@TIM_BDTR_OSSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI_Msk",
    "location": {
      "column": "9",
      "line": "6576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@546959@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "9",
      "line": "6577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547080@macro@TIM_BDTR_OSSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Pos",
    "location": {
      "column": "9",
      "line": "6578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547161@macro@TIM_BDTR_OSSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR_Msk",
    "location": {
      "column": "9",
      "line": "6579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547260@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "9",
      "line": "6580",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547381@macro@TIM_BDTR_BKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Pos",
    "location": {
      "column": "9",
      "line": "6581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547462@macro@TIM_BDTR_BKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE_Msk",
    "location": {
      "column": "9",
      "line": "6582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547561@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "9",
      "line": "6583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547682@macro@TIM_BDTR_BKP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Pos",
    "location": {
      "column": "9",
      "line": "6584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547763@macro@TIM_BDTR_BKP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP_Msk",
    "location": {
      "column": "9",
      "line": "6585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547862@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "9",
      "line": "6586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@547983@macro@TIM_BDTR_AOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Pos",
    "location": {
      "column": "9",
      "line": "6587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_AOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548064@macro@TIM_BDTR_AOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE_Msk",
    "location": {
      "column": "9",
      "line": "6588",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_AOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548163@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "9",
      "line": "6589",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548284@macro@TIM_BDTR_MOE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Pos",
    "location": {
      "column": "9",
      "line": "6590",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_MOE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548365@macro@TIM_BDTR_MOE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE_Msk",
    "location": {
      "column": "9",
      "line": "6591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_MOE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548464@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "9",
      "line": "6592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548669@macro@TIM_DCR_DBA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Pos",
    "location": {
      "column": "9",
      "line": "6595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548750@macro@TIM_DCR_DBA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_Msk",
    "location": {
      "column": "9",
      "line": "6596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548849@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "9",
      "line": "6597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@548969@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "9",
      "line": "6598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549064@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "9",
      "line": "6599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549159@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "9",
      "line": "6600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549254@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "9",
      "line": "6601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549349@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "9",
      "line": "6602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549446@macro@TIM_DCR_DBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Pos",
    "location": {
      "column": "9",
      "line": "6604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549527@macro@TIM_DCR_DBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_Msk",
    "location": {
      "column": "9",
      "line": "6605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549626@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "9",
      "line": "6606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549746@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "9",
      "line": "6607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549841@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "9",
      "line": "6608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@549936@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "9",
      "line": "6609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550031@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "9",
      "line": "6610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550126@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "9",
      "line": "6611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550305@macro@TIM_DMAR_DMAB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Pos",
    "location": {
      "column": "9",
      "line": "6614",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DMAR_DMAB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550386@macro@TIM_DMAR_DMAB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB_Msk",
    "location": {
      "column": "9",
      "line": "6615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DMAR_DMAB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550485@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "9",
      "line": "6616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550707@macro@TIM_OR_TI1_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI1_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550789@macro@TIM_OR_TI1_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI1_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@550888@macro@TIM_OR_TI1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP",
    "location": {
      "column": "9",
      "line": "6621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551024@macro@TIM_OR_TI1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_0",
    "location": {
      "column": "9",
      "line": "6622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551123@macro@TIM_OR_TI1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI1_RMP_1",
    "location": {
      "column": "9",
      "line": "6623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551224@macro@TIM_OR_TI4_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI4_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551305@macro@TIM_OR_TI4_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI4_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551404@macro@TIM_OR_TI4_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP",
    "location": {
      "column": "9",
      "line": "6627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI4_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551542@macro@TIM_OR_TI4_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_0",
    "location": {
      "column": "9",
      "line": "6628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI4_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551637@macro@TIM_OR_TI4_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_1",
    "location": {
      "column": "9",
      "line": "6629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_TI4_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551732@macro@TIM_OR_ITR1_RMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_Pos",
    "location": {
      "column": "9",
      "line": "6630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551813@macro@TIM_OR_ITR1_RMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_Msk",
    "location": {
      "column": "9",
      "line": "6631",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@551912@macro@TIM_OR_ITR1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP",
    "location": {
      "column": "9",
      "line": "6632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_ITR1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@552050@macro@TIM_OR_ITR1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_0",
    "location": {
      "column": "9",
      "line": "6633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@552145@macro@TIM_OR_ITR1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_1",
    "location": {
      "column": "9",
      "line": "6634",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "TIM_OR_ITR1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@552736@macro@USART_SR_PE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Pos",
    "location": {
      "column": "9",
      "line": "6643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_PE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@552817@macro@USART_SR_PE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE_Msk",
    "location": {
      "column": "9",
      "line": "6644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_PE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@552916@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "9",
      "line": "6645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553032@macro@USART_SR_FE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Pos",
    "location": {
      "column": "9",
      "line": "6646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_FE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553113@macro@USART_SR_FE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE_Msk",
    "location": {
      "column": "9",
      "line": "6647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_FE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553212@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "9",
      "line": "6648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553328@macro@USART_SR_NE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Pos",
    "location": {
      "column": "9",
      "line": "6649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_NE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553409@macro@USART_SR_NE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE_Msk",
    "location": {
      "column": "9",
      "line": "6650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_NE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553508@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "9",
      "line": "6651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553624@macro@USART_SR_ORE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Pos",
    "location": {
      "column": "9",
      "line": "6652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_ORE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553705@macro@USART_SR_ORE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE_Msk",
    "location": {
      "column": "9",
      "line": "6653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_ORE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553804@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "9",
      "line": "6654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@553920@macro@USART_SR_IDLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Pos",
    "location": {
      "column": "9",
      "line": "6655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_IDLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554001@macro@USART_SR_IDLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE_Msk",
    "location": {
      "column": "9",
      "line": "6656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_IDLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554100@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "9",
      "line": "6657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554216@macro@USART_SR_RXNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Pos",
    "location": {
      "column": "9",
      "line": "6658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_RXNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554297@macro@USART_SR_RXNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE_Msk",
    "location": {
      "column": "9",
      "line": "6659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_RXNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554396@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "9",
      "line": "6660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554512@macro@USART_SR_TC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Pos",
    "location": {
      "column": "9",
      "line": "6661",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554593@macro@USART_SR_TC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC_Msk",
    "location": {
      "column": "9",
      "line": "6662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554692@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "9",
      "line": "6663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554808@macro@USART_SR_TXE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Pos",
    "location": {
      "column": "9",
      "line": "6664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TXE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554889@macro@USART_SR_TXE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE_Msk",
    "location": {
      "column": "9",
      "line": "6665",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TXE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@554988@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "9",
      "line": "6666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555104@macro@USART_SR_LBD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Pos",
    "location": {
      "column": "9",
      "line": "6667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_LBD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555185@macro@USART_SR_LBD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD_Msk",
    "location": {
      "column": "9",
      "line": "6668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_LBD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555284@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "9",
      "line": "6669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555400@macro@USART_SR_CTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Pos",
    "location": {
      "column": "9",
      "line": "6670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_CTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555481@macro@USART_SR_CTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS_Msk",
    "location": {
      "column": "9",
      "line": "6671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_CTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555580@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "9",
      "line": "6672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555780@macro@USART_DR_DR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Pos",
    "location": {
      "column": "9",
      "line": "6675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_DR_DR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555861@macro@USART_DR_DR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR_Msk",
    "location": {
      "column": "9",
      "line": "6676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_DR_DR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@555960@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "9",
      "line": "6677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556142@macro@USART_BRR_DIV_Fraction_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Pos",
    "location": {
      "column": "9",
      "line": "6680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556223@macro@USART_BRR_DIV_Fraction_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction_Msk",
    "location": {
      "column": "9",
      "line": "6681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Fraction_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556322@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "9",
      "line": "6682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556430@macro@USART_BRR_DIV_Mantissa_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Pos",
    "location": {
      "column": "9",
      "line": "6683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556511@macro@USART_BRR_DIV_Mantissa_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa_Msk",
    "location": {
      "column": "9",
      "line": "6684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556610@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "9",
      "line": "6685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556802@macro@USART_CR1_SBK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Pos",
    "location": {
      "column": "9",
      "line": "6688",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_SBK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556883@macro@USART_CR1_SBK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK_Msk",
    "location": {
      "column": "9",
      "line": "6689",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_SBK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@556982@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "9",
      "line": "6690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557108@macro@USART_CR1_RWU_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Pos",
    "location": {
      "column": "9",
      "line": "6691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RWU_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557189@macro@USART_CR1_RWU_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU_Msk",
    "location": {
      "column": "9",
      "line": "6692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RWU_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557288@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "9",
      "line": "6693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557414@macro@USART_CR1_RE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Pos",
    "location": {
      "column": "9",
      "line": "6694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557495@macro@USART_CR1_RE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE_Msk",
    "location": {
      "column": "9",
      "line": "6695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557594@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "9",
      "line": "6696",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557720@macro@USART_CR1_TE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Pos",
    "location": {
      "column": "9",
      "line": "6697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557801@macro@USART_CR1_TE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE_Msk",
    "location": {
      "column": "9",
      "line": "6698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@557900@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "9",
      "line": "6699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558026@macro@USART_CR1_IDLEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Pos",
    "location": {
      "column": "9",
      "line": "6700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_IDLEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558107@macro@USART_CR1_IDLEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE_Msk",
    "location": {
      "column": "9",
      "line": "6701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_IDLEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558206@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "9",
      "line": "6702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558332@macro@USART_CR1_RXNEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Pos",
    "location": {
      "column": "9",
      "line": "6703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RXNEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558413@macro@USART_CR1_RXNEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE_Msk",
    "location": {
      "column": "9",
      "line": "6704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RXNEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558512@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "9",
      "line": "6705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558638@macro@USART_CR1_TCIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Pos",
    "location": {
      "column": "9",
      "line": "6706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TCIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558719@macro@USART_CR1_TCIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE_Msk",
    "location": {
      "column": "9",
      "line": "6707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TCIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558818@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "9",
      "line": "6708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@558944@macro@USART_CR1_TXEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Pos",
    "location": {
      "column": "9",
      "line": "6709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TXEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559025@macro@USART_CR1_TXEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE_Msk",
    "location": {
      "column": "9",
      "line": "6710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TXEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559124@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "9",
      "line": "6711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559250@macro@USART_CR1_PEIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Pos",
    "location": {
      "column": "9",
      "line": "6712",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PEIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559331@macro@USART_CR1_PEIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE_Msk",
    "location": {
      "column": "9",
      "line": "6713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PEIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559430@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "9",
      "line": "6714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559556@macro@USART_CR1_PS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Pos",
    "location": {
      "column": "9",
      "line": "6715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559637@macro@USART_CR1_PS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS_Msk",
    "location": {
      "column": "9",
      "line": "6716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559736@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "9",
      "line": "6717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559862@macro@USART_CR1_PCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Pos",
    "location": {
      "column": "9",
      "line": "6718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@559943@macro@USART_CR1_PCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE_Msk",
    "location": {
      "column": "9",
      "line": "6719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560042@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "9",
      "line": "6720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560168@macro@USART_CR1_WAKE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Pos",
    "location": {
      "column": "9",
      "line": "6721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_WAKE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560249@macro@USART_CR1_WAKE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE_Msk",
    "location": {
      "column": "9",
      "line": "6722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_WAKE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560348@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "9",
      "line": "6723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560474@macro@USART_CR1_M_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Pos",
    "location": {
      "column": "9",
      "line": "6724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_M_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560555@macro@USART_CR1_M_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M_Msk",
    "location": {
      "column": "9",
      "line": "6725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_M_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560654@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "9",
      "line": "6726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560780@macro@USART_CR1_UE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Pos",
    "location": {
      "column": "9",
      "line": "6727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_UE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560861@macro@USART_CR1_UE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE_Msk",
    "location": {
      "column": "9",
      "line": "6728",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_UE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@560960@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "9",
      "line": "6729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561086@macro@USART_CR1_OVER8_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Pos",
    "location": {
      "column": "9",
      "line": "6730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_OVER8_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561167@macro@USART_CR1_OVER8_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8_Msk",
    "location": {
      "column": "9",
      "line": "6731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_OVER8_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561266@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "9",
      "line": "6732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561476@macro@USART_CR2_ADD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Pos",
    "location": {
      "column": "9",
      "line": "6735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_ADD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561557@macro@USART_CR2_ADD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD_Msk",
    "location": {
      "column": "9",
      "line": "6736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_ADD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561656@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "9",
      "line": "6737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561780@macro@USART_CR2_LBDL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Pos",
    "location": {
      "column": "9",
      "line": "6738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561861@macro@USART_CR2_LBDL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL_Msk",
    "location": {
      "column": "9",
      "line": "6739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@561960@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "9",
      "line": "6740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562084@macro@USART_CR2_LBDIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Pos",
    "location": {
      "column": "9",
      "line": "6741",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562165@macro@USART_CR2_LBDIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE_Msk",
    "location": {
      "column": "9",
      "line": "6742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562264@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "9",
      "line": "6743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562388@macro@USART_CR2_LBCL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Pos",
    "location": {
      "column": "9",
      "line": "6744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBCL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562469@macro@USART_CR2_LBCL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL_Msk",
    "location": {
      "column": "9",
      "line": "6745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBCL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562568@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "9",
      "line": "6746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562692@macro@USART_CR2_CPHA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Pos",
    "location": {
      "column": "9",
      "line": "6747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPHA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562773@macro@USART_CR2_CPHA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA_Msk",
    "location": {
      "column": "9",
      "line": "6748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPHA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562872@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "9",
      "line": "6749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@562996@macro@USART_CR2_CPOL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Pos",
    "location": {
      "column": "9",
      "line": "6750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPOL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563077@macro@USART_CR2_CPOL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL_Msk",
    "location": {
      "column": "9",
      "line": "6751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPOL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563176@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "9",
      "line": "6752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563300@macro@USART_CR2_CLKEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Pos",
    "location": {
      "column": "9",
      "line": "6753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CLKEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563381@macro@USART_CR2_CLKEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN_Msk",
    "location": {
      "column": "9",
      "line": "6754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CLKEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563480@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "9",
      "line": "6755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563606@macro@USART_CR2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563687@macro@USART_CR2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563786@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "9",
      "line": "6759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563900@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "9",
      "line": "6760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@563995@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "9",
      "line": "6761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564092@macro@USART_CR2_LINEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Pos",
    "location": {
      "column": "9",
      "line": "6763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LINEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564173@macro@USART_CR2_LINEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN_Msk",
    "location": {
      "column": "9",
      "line": "6764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LINEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564272@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "9",
      "line": "6765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564459@macro@USART_CR3_EIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Pos",
    "location": {
      "column": "9",
      "line": "6768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_EIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564540@macro@USART_CR3_EIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE_Msk",
    "location": {
      "column": "9",
      "line": "6769",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_EIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564639@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "9",
      "line": "6770",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564754@macro@USART_CR3_IREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Pos",
    "location": {
      "column": "9",
      "line": "6771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564835@macro@USART_CR3_IREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN_Msk",
    "location": {
      "column": "9",
      "line": "6772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@564934@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "9",
      "line": "6773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565049@macro@USART_CR3_IRLP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Pos",
    "location": {
      "column": "9",
      "line": "6774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IRLP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565130@macro@USART_CR3_IRLP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP_Msk",
    "location": {
      "column": "9",
      "line": "6775",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IRLP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565229@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "9",
      "line": "6776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565344@macro@USART_CR3_HDSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Pos",
    "location": {
      "column": "9",
      "line": "6777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_HDSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565425@macro@USART_CR3_HDSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL_Msk",
    "location": {
      "column": "9",
      "line": "6778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_HDSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565524@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "9",
      "line": "6779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565639@macro@USART_CR3_NACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Pos",
    "location": {
      "column": "9",
      "line": "6780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_NACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565720@macro@USART_CR3_NACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK_Msk",
    "location": {
      "column": "9",
      "line": "6781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_NACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565819@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "9",
      "line": "6782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@565934@macro@USART_CR3_SCEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Pos",
    "location": {
      "column": "9",
      "line": "6783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_SCEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566015@macro@USART_CR3_SCEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN_Msk",
    "location": {
      "column": "9",
      "line": "6784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_SCEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566114@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "9",
      "line": "6785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566229@macro@USART_CR3_DMAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Pos",
    "location": {
      "column": "9",
      "line": "6786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566310@macro@USART_CR3_DMAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR_Msk",
    "location": {
      "column": "9",
      "line": "6787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566409@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "9",
      "line": "6788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566524@macro@USART_CR3_DMAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Pos",
    "location": {
      "column": "9",
      "line": "6789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566605@macro@USART_CR3_DMAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT_Msk",
    "location": {
      "column": "9",
      "line": "6790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566704@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "9",
      "line": "6791",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566819@macro@USART_CR3_RTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Pos",
    "location": {
      "column": "9",
      "line": "6792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_RTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566900@macro@USART_CR3_RTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE_Msk",
    "location": {
      "column": "9",
      "line": "6793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_RTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@566999@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "9",
      "line": "6794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567114@macro@USART_CR3_CTSE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Pos",
    "location": {
      "column": "9",
      "line": "6795",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567195@macro@USART_CR3_CTSE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE_Msk",
    "location": {
      "column": "9",
      "line": "6796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567294@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "9",
      "line": "6797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567409@macro@USART_CR3_CTSIE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Pos",
    "location": {
      "column": "9",
      "line": "6798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSIE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567490@macro@USART_CR3_CTSIE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE_Msk",
    "location": {
      "column": "9",
      "line": "6799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSIE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567589@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "9",
      "line": "6800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567704@macro@USART_CR3_ONEBIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Pos",
    "location": {
      "column": "9",
      "line": "6801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_ONEBIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567785@macro@USART_CR3_ONEBIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT_Msk",
    "location": {
      "column": "9",
      "line": "6802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_ONEBIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@567884@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "9",
      "line": "6803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568083@macro@USART_GTPR_PSC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Pos",
    "location": {
      "column": "9",
      "line": "6806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568164@macro@USART_GTPR_PSC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_Msk",
    "location": {
      "column": "9",
      "line": "6807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568263@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "9",
      "line": "6808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568382@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "9",
      "line": "6809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568477@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "9",
      "line": "6810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568572@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "9",
      "line": "6811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568667@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "9",
      "line": "6812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568762@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "9",
      "line": "6813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568857@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "9",
      "line": "6814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@568952@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "9",
      "line": "6815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@569047@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "9",
      "line": "6816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@569144@macro@USART_GTPR_GT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Pos",
    "location": {
      "column": "9",
      "line": "6818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_GT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@569225@macro@USART_GTPR_GT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT_Msk",
    "location": {
      "column": "9",
      "line": "6819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_GT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@569324@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "9",
      "line": "6820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@569922@macro@WWDG_CR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Pos",
    "location": {
      "column": "9",
      "line": "6828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570003@macro@WWDG_CR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_Msk",
    "location": {
      "column": "9",
      "line": "6829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570102@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "9",
      "line": "6830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570230@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "9",
      "line": "6831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570323@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "9",
      "line": "6832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570416@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "9",
      "line": "6833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570509@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "9",
      "line": "6834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570602@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "9",
      "line": "6835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570695@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "9",
      "line": "6836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570788@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "9",
      "line": "6837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570904@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "6839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@570962@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "6840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571020@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "6841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571078@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "6842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571136@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "6843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571194@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "6844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571252@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "6845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571311@macro@WWDG_CR_WDGA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Pos",
    "location": {
      "column": "9",
      "line": "6847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_WDGA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571392@macro@WWDG_CR_WDGA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA_Msk",
    "location": {
      "column": "9",
      "line": "6848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_WDGA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571491@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "9",
      "line": "6849",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571677@macro@WWDG_CFR_W_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Pos",
    "location": {
      "column": "9",
      "line": "6852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571758@macro@WWDG_CFR_W_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_Msk",
    "location": {
      "column": "9",
      "line": "6853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571857@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "9",
      "line": "6854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@571977@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "9",
      "line": "6855",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572072@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "9",
      "line": "6856",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572167@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "9",
      "line": "6857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572262@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "9",
      "line": "6858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572357@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "9",
      "line": "6859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572452@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "9",
      "line": "6860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572547@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "9",
      "line": "6861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572665@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "6863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572724@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "6864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572783@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "6865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572842@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "6866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572901@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "6867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@572960@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "6868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573019@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "6869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573079@macro@WWDG_CFR_WDGTB_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Pos",
    "location": {
      "column": "9",
      "line": "6871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573160@macro@WWDG_CFR_WDGTB_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_Msk",
    "location": {
      "column": "9",
      "line": "6872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573259@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "9",
      "line": "6873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573375@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "9",
      "line": "6874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573470@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "9",
      "line": "6875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573588@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "6877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573651@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "6878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573715@macro@WWDG_CFR_EWI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Pos",
    "location": {
      "column": "9",
      "line": "6880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_EWI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573796@macro@WWDG_CFR_EWI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI_Msk",
    "location": {
      "column": "9",
      "line": "6881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_EWI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@573895@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "9",
      "line": "6882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@574089@macro@WWDG_SR_EWIF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Pos",
    "location": {
      "column": "9",
      "line": "6885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_SR_EWIF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@574170@macro@WWDG_SR_EWIF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF_Msk",
    "location": {
      "column": "9",
      "line": "6886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_SR_EWIF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@574269@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "9",
      "line": "6887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@574880@macro@DBGMCU_IDCODE_DEV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Pos",
    "location": {
      "column": "9",
      "line": "6896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@574961@macro@DBGMCU_IDCODE_DEV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID_Msk",
    "location": {
      "column": "9",
      "line": "6897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575071@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "9",
      "line": "6898",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575152@macro@DBGMCU_IDCODE_REV_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Pos",
    "location": {
      "column": "9",
      "line": "6899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575233@macro@DBGMCU_IDCODE_REV_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_Msk",
    "location": {
      "column": "9",
      "line": "6900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575344@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "9",
      "line": "6901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575509@macro@DBGMCU_CR_DBG_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "6904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575590@macro@DBGMCU_CR_DBG_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "6905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575697@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "9",
      "line": "6906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575778@macro@DBGMCU_CR_DBG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575859@macro@DBGMCU_CR_DBG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@575965@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "9",
      "line": "6909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576046@macro@DBGMCU_CR_DBG_STANDBY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Pos",
    "location": {
      "column": "9",
      "line": "6910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576127@macro@DBGMCU_CR_DBG_STANDBY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY_Msk",
    "location": {
      "column": "9",
      "line": "6911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576236@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "9",
      "line": "6912",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576317@macro@DBGMCU_CR_TRACE_IOEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Pos",
    "location": {
      "column": "9",
      "line": "6913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576398@macro@DBGMCU_CR_TRACE_IOEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN_Msk",
    "location": {
      "column": "9",
      "line": "6914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576506@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "9",
      "line": "6915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576589@macro@DBGMCU_CR_TRACE_MODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Pos",
    "location": {
      "column": "9",
      "line": "6917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576670@macro@DBGMCU_CR_TRACE_MODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_Msk",
    "location": {
      "column": "9",
      "line": "6918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576778@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "9",
      "line": "6919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576859@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "9",
      "line": "6920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@576967@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "9",
      "line": "6921",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577159@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577240@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577356@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "location": {
      "column": "9",
      "line": "6926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577444@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577525@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577641@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "location": {
      "column": "9",
      "line": "6929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577729@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577810@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@577926@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "location": {
      "column": "9",
      "line": "6932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578014@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578095@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578211@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "location": {
      "column": "9",
      "line": "6935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578299@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578380@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578495@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "location": {
      "column": "9",
      "line": "6938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578582@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578663@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578779@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "location": {
      "column": "9",
      "line": "6941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578867@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@578948@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579064@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "location": {
      "column": "9",
      "line": "6944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579152@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579233@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579358@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6947",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579455@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579536@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579661@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579758@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "location": {
      "column": "9",
      "line": "6951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579839@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "location": {
      "column": "9",
      "line": "6952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@579964@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "6953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580128@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "location": {
      "column": "10",
      "line": "6955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580290@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580371@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580487@macro@DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "9",
      "line": "6960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580575@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580656@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580772@macro@DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "9",
      "line": "6963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580860@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@580941@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@581058@macro@DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "9",
      "line": "6966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@581147@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "location": {
      "column": "9",
      "line": "6967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@581228@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "location": {
      "column": "9",
      "line": "6968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@581345@macro@DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "9",
      "line": "6969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "DBGMCU_APB2_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@581928@macro@USB_OTG_GOTGCTL_SRQSCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS_Pos",
    "location": {
      "column": "9",
      "line": "6977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582009@macro@USB_OTG_GOTGCTL_SRQSCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS_Msk",
    "location": {
      "column": "9",
      "line": "6978",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582115@macro@USB_OTG_GOTGCTL_SRQSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQSCS",
    "location": {
      "column": "9",
      "line": "6979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582227@macro@USB_OTG_GOTGCTL_SRQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ_Pos",
    "location": {
      "column": "9",
      "line": "6980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582308@macro@USB_OTG_GOTGCTL_SRQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ_Msk",
    "location": {
      "column": "9",
      "line": "6981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582411@macro@USB_OTG_GOTGCTL_SRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_SRQ",
    "location": {
      "column": "9",
      "line": "6982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_SRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582515@macro@USB_OTG_GOTGCTL_HNGSCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS_Pos",
    "location": {
      "column": "9",
      "line": "6983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582596@macro@USB_OTG_GOTGCTL_HNGSCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS_Msk",
    "location": {
      "column": "9",
      "line": "6984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582702@macro@USB_OTG_GOTGCTL_HNGSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNGSCS",
    "location": {
      "column": "9",
      "line": "6985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNGSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582810@macro@USB_OTG_GOTGCTL_HNPRQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ_Pos",
    "location": {
      "column": "9",
      "line": "6986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582891@macro@USB_OTG_GOTGCTL_HNPRQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ_Msk",
    "location": {
      "column": "9",
      "line": "6987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@582996@macro@USB_OTG_GOTGCTL_HNPRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HNPRQ",
    "location": {
      "column": "9",
      "line": "6988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HNPRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583096@macro@USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "location": {
      "column": "9",
      "line": "6989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583177@macro@USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "location": {
      "column": "9",
      "line": "6990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583284@macro@USB_OTG_GOTGCTL_HSHNPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_HSHNPEN",
    "location": {
      "column": "9",
      "line": "6991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_HSHNPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583392@macro@USB_OTG_GOTGCTL_DHNPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN_Pos",
    "location": {
      "column": "9",
      "line": "6992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583473@macro@USB_OTG_GOTGCTL_DHNPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN_Msk",
    "location": {
      "column": "9",
      "line": "6993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583579@macro@USB_OTG_GOTGCTL_DHNPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DHNPEN",
    "location": {
      "column": "9",
      "line": "6994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DHNPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583686@macro@USB_OTG_GOTGCTL_CIDSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS_Pos",
    "location": {
      "column": "9",
      "line": "6995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583767@macro@USB_OTG_GOTGCTL_CIDSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS_Msk",
    "location": {
      "column": "9",
      "line": "6996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583873@macro@USB_OTG_GOTGCTL_CIDSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_CIDSTS",
    "location": {
      "column": "9",
      "line": "6997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_CIDSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@583981@macro@USB_OTG_GOTGCTL_DBCT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT_Pos",
    "location": {
      "column": "9",
      "line": "6998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584062@macro@USB_OTG_GOTGCTL_DBCT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT_Msk",
    "location": {
      "column": "9",
      "line": "6999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584166@macro@USB_OTG_GOTGCTL_DBCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_DBCT",
    "location": {
      "column": "9",
      "line": "7000",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_DBCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584279@macro@USB_OTG_GOTGCTL_ASVLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD_Pos",
    "location": {
      "column": "9",
      "line": "7001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584360@macro@USB_OTG_GOTGCTL_ASVLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD_Msk",
    "location": {
      "column": "9",
      "line": "7002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584465@macro@USB_OTG_GOTGCTL_ASVLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_ASVLD",
    "location": {
      "column": "9",
      "line": "7003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_ASVLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584570@macro@USB_OTG_GOTGCTL_BSVLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD_Pos",
    "location": {
      "column": "9",
      "line": "7004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584651@macro@USB_OTG_GOTGCTL_BSVLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD_Msk",
    "location": {
      "column": "9",
      "line": "7005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584756@macro@USB_OTG_GOTGCTL_BSVLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGCTL_BSVLD",
    "location": {
      "column": "9",
      "line": "7006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGCTL_BSVLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@584951@macro@USB_OTG_HCFG_FSLSPCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_Pos",
    "location": {
      "column": "9",
      "line": "7010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585032@macro@USB_OTG_HCFG_FSLSPCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_Msk",
    "location": {
      "column": "9",
      "line": "7011",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585136@macro@USB_OTG_HCFG_FSLSPCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS",
    "location": {
      "column": "9",
      "line": "7012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585248@macro@USB_OTG_HCFG_FSLSPCS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_0",
    "location": {
      "column": "9",
      "line": "7013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585352@macro@USB_OTG_HCFG_FSLSPCS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSPCS_1",
    "location": {
      "column": "9",
      "line": "7014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSPCS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585456@macro@USB_OTG_HCFG_FSLSS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS_Pos",
    "location": {
      "column": "9",
      "line": "7015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585537@macro@USB_OTG_HCFG_FSLSS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS_Msk",
    "location": {
      "column": "9",
      "line": "7016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585639@macro@USB_OTG_HCFG_FSLSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCFG_FSLSS",
    "location": {
      "column": "9",
      "line": "7017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCFG_FSLSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585843@macro@USB_OTG_DCFG_DSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_Pos",
    "location": {
      "column": "9",
      "line": "7021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@585924@macro@USB_OTG_DCFG_DSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_Msk",
    "location": {
      "column": "9",
      "line": "7022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586025@macro@USB_OTG_DCFG_DSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD",
    "location": {
      "column": "9",
      "line": "7023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586126@macro@USB_OTG_DCFG_DSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_0",
    "location": {
      "column": "9",
      "line": "7024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586227@macro@USB_OTG_DCFG_DSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DSPD_1",
    "location": {
      "column": "9",
      "line": "7025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586328@macro@USB_OTG_DCFG_NZLSOHSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK_Pos",
    "location": {
      "column": "9",
      "line": "7026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586409@macro@USB_OTG_DCFG_NZLSOHSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK_Msk",
    "location": {
      "column": "9",
      "line": "7027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586514@macro@USB_OTG_DCFG_NZLSOHSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_NZLSOHSK",
    "location": {
      "column": "9",
      "line": "7028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_NZLSOHSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586640@macro@USB_OTG_DCFG_DAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_Pos",
    "location": {
      "column": "9",
      "line": "7030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586721@macro@USB_OTG_DCFG_DAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_Msk",
    "location": {
      "column": "9",
      "line": "7031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586822@macro@USB_OTG_DCFG_DAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD",
    "location": {
      "column": "9",
      "line": "7032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@586925@macro@USB_OTG_DCFG_DAD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_0",
    "location": {
      "column": "9",
      "line": "7033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587026@macro@USB_OTG_DCFG_DAD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_1",
    "location": {
      "column": "9",
      "line": "7034",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587127@macro@USB_OTG_DCFG_DAD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_2",
    "location": {
      "column": "9",
      "line": "7035",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587228@macro@USB_OTG_DCFG_DAD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_3",
    "location": {
      "column": "9",
      "line": "7036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587329@macro@USB_OTG_DCFG_DAD_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_4",
    "location": {
      "column": "9",
      "line": "7037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587430@macro@USB_OTG_DCFG_DAD_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_5",
    "location": {
      "column": "9",
      "line": "7038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587531@macro@USB_OTG_DCFG_DAD_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_DAD_6",
    "location": {
      "column": "9",
      "line": "7039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_DAD_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587634@macro@USB_OTG_DCFG_PFIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_Pos",
    "location": {
      "column": "9",
      "line": "7041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587715@macro@USB_OTG_DCFG_PFIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_Msk",
    "location": {
      "column": "9",
      "line": "7042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587817@macro@USB_OTG_DCFG_PFIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL",
    "location": {
      "column": "9",
      "line": "7043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@587936@macro@USB_OTG_DCFG_PFIVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_0",
    "location": {
      "column": "9",
      "line": "7044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588038@macro@USB_OTG_DCFG_PFIVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PFIVL_1",
    "location": {
      "column": "9",
      "line": "7045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PFIVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588142@macro@USB_OTG_DCFG_PERSCHIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_Pos",
    "location": {
      "column": "9",
      "line": "7047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588223@macro@USB_OTG_DCFG_PERSCHIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_Msk",
    "location": {
      "column": "9",
      "line": "7048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588329@macro@USB_OTG_DCFG_PERSCHIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL",
    "location": {
      "column": "9",
      "line": "7049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588446@macro@USB_OTG_DCFG_PERSCHIVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_0",
    "location": {
      "column": "9",
      "line": "7050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588552@macro@USB_OTG_DCFG_PERSCHIVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCFG_PERSCHIVL_1",
    "location": {
      "column": "9",
      "line": "7051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCFG_PERSCHIVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588749@macro@USB_OTG_PCGCR_STPPCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK_Pos",
    "location": {
      "column": "9",
      "line": "7054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588830@macro@USB_OTG_PCGCR_STPPCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK_Msk",
    "location": {
      "column": "9",
      "line": "7055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@588935@macro@USB_OTG_PCGCR_STPPCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_STPPCLK",
    "location": {
      "column": "9",
      "line": "7056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_STPPCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589038@macro@USB_OTG_PCGCR_GATEHCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK_Pos",
    "location": {
      "column": "9",
      "line": "7057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589119@macro@USB_OTG_PCGCR_GATEHCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK_Msk",
    "location": {
      "column": "9",
      "line": "7058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589225@macro@USB_OTG_PCGCR_GATEHCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_GATEHCLK",
    "location": {
      "column": "9",
      "line": "7059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_GATEHCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589323@macro@USB_OTG_PCGCR_PHYSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589404@macro@USB_OTG_PCGCR_PHYSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589509@macro@USB_OTG_PCGCR_PHYSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCR_PHYSUSP",
    "location": {
      "column": "9",
      "line": "7062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCR_PHYSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589704@macro@USB_OTG_GOTGINT_SEDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET_Pos",
    "location": {
      "column": "9",
      "line": "7065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589785@macro@USB_OTG_GOTGINT_SEDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET_Msk",
    "location": {
      "column": "9",
      "line": "7066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@589890@macro@USB_OTG_GOTGINT_SEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SEDET",
    "location": {
      "column": "9",
      "line": "7067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590017@macro@USB_OTG_GOTGINT_SRSSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590098@macro@USB_OTG_GOTGINT_SRSSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7069",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590205@macro@USB_OTG_GOTGINT_SRSSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_SRSSCHG",
    "location": {
      "column": "9",
      "line": "7070",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_SRSSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590332@macro@USB_OTG_GOTGINT_HNSSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590413@macro@USB_OTG_GOTGINT_HNSSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590520@macro@USB_OTG_GOTGINT_HNSSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNSSCHG",
    "location": {
      "column": "9",
      "line": "7073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNSSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590647@macro@USB_OTG_GOTGINT_HNGDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET_Pos",
    "location": {
      "column": "9",
      "line": "7074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590728@macro@USB_OTG_GOTGINT_HNGDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET_Msk",
    "location": {
      "column": "9",
      "line": "7075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590834@macro@USB_OTG_GOTGINT_HNGDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_HNGDET",
    "location": {
      "column": "9",
      "line": "7076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_HNGDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@590961@macro@USB_OTG_GOTGINT_ADTOCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG_Pos",
    "location": {
      "column": "9",
      "line": "7077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591042@macro@USB_OTG_GOTGINT_ADTOCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG_Msk",
    "location": {
      "column": "9",
      "line": "7078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591149@macro@USB_OTG_GOTGINT_ADTOCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_ADTOCHG",
    "location": {
      "column": "9",
      "line": "7079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_ADTOCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591276@macro@USB_OTG_GOTGINT_DBCDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE_Pos",
    "location": {
      "column": "9",
      "line": "7080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591357@macro@USB_OTG_GOTGINT_DBCDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE_Msk",
    "location": {
      "column": "9",
      "line": "7081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591463@macro@USB_OTG_GOTGINT_DBCDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GOTGINT_DBCDNE",
    "location": {
      "column": "9",
      "line": "7082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GOTGINT_DBCDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591680@macro@USB_OTG_DCTL_RWUSIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG_Pos",
    "location": {
      "column": "9",
      "line": "7085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591761@macro@USB_OTG_DCTL_RWUSIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG_Msk",
    "location": {
      "column": "9",
      "line": "7086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591864@macro@USB_OTG_DCTL_RWUSIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_RWUSIG",
    "location": {
      "column": "9",
      "line": "7087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_RWUSIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@591976@macro@USB_OTG_DCTL_SDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS_Pos",
    "location": {
      "column": "9",
      "line": "7088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592057@macro@USB_OTG_DCTL_SDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS_Msk",
    "location": {
      "column": "9",
      "line": "7089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592158@macro@USB_OTG_DCTL_SDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SDIS",
    "location": {
      "column": "9",
      "line": "7090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592270@macro@USB_OTG_DCTL_GINSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS_Pos",
    "location": {
      "column": "9",
      "line": "7091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592351@macro@USB_OTG_DCTL_GINSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS_Msk",
    "location": {
      "column": "9",
      "line": "7092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592454@macro@USB_OTG_DCTL_GINSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GINSTS",
    "location": {
      "column": "9",
      "line": "7093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GINSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592566@macro@USB_OTG_DCTL_GONSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS_Pos",
    "location": {
      "column": "9",
      "line": "7094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592647@macro@USB_OTG_DCTL_GONSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS_Msk",
    "location": {
      "column": "9",
      "line": "7095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592750@macro@USB_OTG_DCTL_GONSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_GONSTS",
    "location": {
      "column": "9",
      "line": "7096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_GONSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592864@macro@USB_OTG_DCTL_TCTL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_Pos",
    "location": {
      "column": "9",
      "line": "7098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@592945@macro@USB_OTG_DCTL_TCTL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_Msk",
    "location": {
      "column": "9",
      "line": "7099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593046@macro@USB_OTG_DCTL_TCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL",
    "location": {
      "column": "9",
      "line": "7100",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593147@macro@USB_OTG_DCTL_TCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_0",
    "location": {
      "column": "9",
      "line": "7101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593248@macro@USB_OTG_DCTL_TCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_1",
    "location": {
      "column": "9",
      "line": "7102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593349@macro@USB_OTG_DCTL_TCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_TCTL_2",
    "location": {
      "column": "9",
      "line": "7103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_TCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593450@macro@USB_OTG_DCTL_SGINAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK_Pos",
    "location": {
      "column": "9",
      "line": "7104",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593531@macro@USB_OTG_DCTL_SGINAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK_Msk",
    "location": {
      "column": "9",
      "line": "7105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593634@macro@USB_OTG_DCTL_SGINAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGINAK",
    "location": {
      "column": "9",
      "line": "7106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGINAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593748@macro@USB_OTG_DCTL_CGINAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK_Pos",
    "location": {
      "column": "9",
      "line": "7107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593829@macro@USB_OTG_DCTL_CGINAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK_Msk",
    "location": {
      "column": "9",
      "line": "7108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@593932@macro@USB_OTG_DCTL_CGINAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGINAK",
    "location": {
      "column": "9",
      "line": "7109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGINAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594046@macro@USB_OTG_DCTL_SGONAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK_Pos",
    "location": {
      "column": "9",
      "line": "7110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594127@macro@USB_OTG_DCTL_SGONAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK_Msk",
    "location": {
      "column": "9",
      "line": "7111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594230@macro@USB_OTG_DCTL_SGONAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_SGONAK",
    "location": {
      "column": "9",
      "line": "7112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_SGONAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594344@macro@USB_OTG_DCTL_CGONAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK_Pos",
    "location": {
      "column": "9",
      "line": "7113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594425@macro@USB_OTG_DCTL_CGONAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK_Msk",
    "location": {
      "column": "9",
      "line": "7114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594528@macro@USB_OTG_DCTL_CGONAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_CGONAK",
    "location": {
      "column": "9",
      "line": "7115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_CGONAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594642@macro@USB_OTG_DCTL_POPRGDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE_Pos",
    "location": {
      "column": "9",
      "line": "7116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594723@macro@USB_OTG_DCTL_POPRGDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE_Msk",
    "location": {
      "column": "9",
      "line": "7117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@594828@macro@USB_OTG_DCTL_POPRGDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DCTL_POPRGDNE",
    "location": {
      "column": "9",
      "line": "7118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DCTL_POPRGDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595032@macro@USB_OTG_HFIR_FRIVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL_Pos",
    "location": {
      "column": "9",
      "line": "7121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595113@macro@USB_OTG_HFIR_FRIVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL_Msk",
    "location": {
      "column": "9",
      "line": "7122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595218@macro@USB_OTG_HFIR_FRIVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFIR_FRIVL",
    "location": {
      "column": "9",
      "line": "7123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFIR_FRIVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595412@macro@USB_OTG_HFNUM_FRNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM_Pos",
    "location": {
      "column": "9",
      "line": "7126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595493@macro@USB_OTG_HFNUM_FRNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM_Msk",
    "location": {
      "column": "9",
      "line": "7127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595599@macro@USB_OTG_HFNUM_FRNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FRNUM",
    "location": {
      "column": "9",
      "line": "7128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FRNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595708@macro@USB_OTG_HFNUM_FTREM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM_Pos",
    "location": {
      "column": "9",
      "line": "7129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595789@macro@USB_OTG_HFNUM_FTREM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM_Msk",
    "location": {
      "column": "9",
      "line": "7130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@595895@macro@USB_OTG_HFNUM_FTREM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HFNUM_FTREM",
    "location": {
      "column": "9",
      "line": "7131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HFNUM_FTREM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596094@macro@USB_OTG_DSTS_SUSPSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS_Pos",
    "location": {
      "column": "9",
      "line": "7134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596175@macro@USB_OTG_DSTS_SUSPSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS_Msk",
    "location": {
      "column": "9",
      "line": "7135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596279@macro@USB_OTG_DSTS_SUSPSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_SUSPSTS",
    "location": {
      "column": "9",
      "line": "7136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_SUSPSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596386@macro@USB_OTG_DSTS_ENUMSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_Pos",
    "location": {
      "column": "9",
      "line": "7138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596467@macro@USB_OTG_DSTS_ENUMSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_Msk",
    "location": {
      "column": "9",
      "line": "7139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596571@macro@USB_OTG_DSTS_ENUMSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD",
    "location": {
      "column": "9",
      "line": "7140",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596676@macro@USB_OTG_DSTS_ENUMSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_0",
    "location": {
      "column": "9",
      "line": "7141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596780@macro@USB_OTG_DSTS_ENUMSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_ENUMSPD_1",
    "location": {
      "column": "9",
      "line": "7142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_ENUMSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596884@macro@USB_OTG_DSTS_EERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR_Pos",
    "location": {
      "column": "9",
      "line": "7143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_EERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@596965@macro@USB_OTG_DSTS_EERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR_Msk",
    "location": {
      "column": "9",
      "line": "7144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_EERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597066@macro@USB_OTG_DSTS_EERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_EERR",
    "location": {
      "column": "9",
      "line": "7145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_EERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597172@macro@USB_OTG_DSTS_FNSOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF_Pos",
    "location": {
      "column": "9",
      "line": "7146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597253@macro@USB_OTG_DSTS_FNSOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF_Msk",
    "location": {
      "column": "9",
      "line": "7147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597358@macro@USB_OTG_DSTS_FNSOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DSTS_FNSOF",
    "location": {
      "column": "9",
      "line": "7148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DSTS_FNSOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597572@macro@USB_OTG_GAHBCFG_GINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT_Pos",
    "location": {
      "column": "9",
      "line": "7151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597653@macro@USB_OTG_GAHBCFG_GINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT_Msk",
    "location": {
      "column": "9",
      "line": "7152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597757@macro@USB_OTG_GAHBCFG_GINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_GINT",
    "location": {
      "column": "9",
      "line": "7153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_GINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597867@macro@USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "location": {
      "column": "9",
      "line": "7154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@597948@macro@USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "location": {
      "column": "9",
      "line": "7155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598055@macro@USB_OTG_GAHBCFG_HBSTLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN",
    "location": {
      "column": "9",
      "line": "7156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598161@macro@USB_OTG_GAHBCFG_HBSTLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_0",
    "location": {
      "column": "9",
      "line": "7157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598264@macro@USB_OTG_GAHBCFG_HBSTLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_1",
    "location": {
      "column": "9",
      "line": "7158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598365@macro@USB_OTG_GAHBCFG_HBSTLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_2",
    "location": {
      "column": "9",
      "line": "7159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598467@macro@USB_OTG_GAHBCFG_HBSTLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_3",
    "location": {
      "column": "9",
      "line": "7160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598569@macro@USB_OTG_GAHBCFG_HBSTLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_HBSTLEN_4",
    "location": {
      "column": "9",
      "line": "7161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_HBSTLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598672@macro@USB_OTG_GAHBCFG_DMAEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN_Pos",
    "location": {
      "column": "9",
      "line": "7162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598753@macro@USB_OTG_GAHBCFG_DMAEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN_Msk",
    "location": {
      "column": "9",
      "line": "7163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598858@macro@USB_OTG_GAHBCFG_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_DMAEN",
    "location": {
      "column": "9",
      "line": "7164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@598957@macro@USB_OTG_GAHBCFG_TXFELVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL_Pos",
    "location": {
      "column": "9",
      "line": "7165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599038@macro@USB_OTG_GAHBCFG_TXFELVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL_Msk",
    "location": {
      "column": "9",
      "line": "7166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599145@macro@USB_OTG_GAHBCFG_TXFELVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_TXFELVL",
    "location": {
      "column": "9",
      "line": "7167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_TXFELVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599252@macro@USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "location": {
      "column": "9",
      "line": "7168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599333@macro@USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "location": {
      "column": "9",
      "line": "7169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599441@macro@USB_OTG_GAHBCFG_PTXFELVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GAHBCFG_PTXFELVL",
    "location": {
      "column": "9",
      "line": "7170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GAHBCFG_PTXFELVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599652@macro@USB_OTG_GUSBCFG_TOCAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_Pos",
    "location": {
      "column": "9",
      "line": "7174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599733@macro@USB_OTG_GUSBCFG_TOCAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_Msk",
    "location": {
      "column": "9",
      "line": "7175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599838@macro@USB_OTG_GUSBCFG_TOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL",
    "location": {
      "column": "9",
      "line": "7176",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@599949@macro@USB_OTG_GUSBCFG_TOCAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_0",
    "location": {
      "column": "9",
      "line": "7177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600054@macro@USB_OTG_GUSBCFG_TOCAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_1",
    "location": {
      "column": "9",
      "line": "7178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600159@macro@USB_OTG_GUSBCFG_TOCAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TOCAL_2",
    "location": {
      "column": "9",
      "line": "7179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TOCAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600264@macro@USB_OTG_GUSBCFG_PHYSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL_Pos",
    "location": {
      "column": "9",
      "line": "7180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600345@macro@USB_OTG_GUSBCFG_PHYSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL_Msk",
    "location": {
      "column": "9",
      "line": "7181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600451@macro@USB_OTG_GUSBCFG_PHYSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYSEL",
    "location": {
      "column": "9",
      "line": "7182",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600615@macro@USB_OTG_GUSBCFG_SRPCAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP_Pos",
    "location": {
      "column": "9",
      "line": "7183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600696@macro@USB_OTG_GUSBCFG_SRPCAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP_Msk",
    "location": {
      "column": "9",
      "line": "7184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600802@macro@USB_OTG_GUSBCFG_SRPCAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_SRPCAP",
    "location": {
      "column": "9",
      "line": "7185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_SRPCAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600902@macro@USB_OTG_GUSBCFG_HNPCAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP_Pos",
    "location": {
      "column": "9",
      "line": "7186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@600983@macro@USB_OTG_GUSBCFG_HNPCAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP_Msk",
    "location": {
      "column": "9",
      "line": "7187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601089@macro@USB_OTG_GUSBCFG_HNPCAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_HNPCAP",
    "location": {
      "column": "9",
      "line": "7188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_HNPCAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601189@macro@USB_OTG_GUSBCFG_TRDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_Pos",
    "location": {
      "column": "9",
      "line": "7189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601270@macro@USB_OTG_GUSBCFG_TRDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_Msk",
    "location": {
      "column": "9",
      "line": "7190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601374@macro@USB_OTG_GUSBCFG_TRDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT",
    "location": {
      "column": "9",
      "line": "7191",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601482@macro@USB_OTG_GUSBCFG_TRDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_0",
    "location": {
      "column": "9",
      "line": "7192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601586@macro@USB_OTG_GUSBCFG_TRDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_1",
    "location": {
      "column": "9",
      "line": "7193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601690@macro@USB_OTG_GUSBCFG_TRDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_2",
    "location": {
      "column": "9",
      "line": "7194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601794@macro@USB_OTG_GUSBCFG_TRDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TRDT_3",
    "location": {
      "column": "9",
      "line": "7195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TRDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601898@macro@USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "location": {
      "column": "9",
      "line": "7196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@601979@macro@USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "location": {
      "column": "9",
      "line": "7197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602086@macro@USB_OTG_GUSBCFG_PHYLPCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PHYLPCS",
    "location": {
      "column": "9",
      "line": "7198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PHYLPCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602201@macro@USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "location": {
      "column": "9",
      "line": "7199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602282@macro@USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "location": {
      "column": "9",
      "line": "7200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602390@macro@USB_OTG_GUSBCFG_ULPIFSLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIFSLS",
    "location": {
      "column": "9",
      "line": "7201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIFSLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602510@macro@USB_OTG_GUSBCFG_ULPIAR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR_Pos",
    "location": {
      "column": "9",
      "line": "7202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602591@macro@USB_OTG_GUSBCFG_ULPIAR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR_Msk",
    "location": {
      "column": "9",
      "line": "7203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602697@macro@USB_OTG_GUSBCFG_ULPIAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIAR",
    "location": {
      "column": "9",
      "line": "7204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602817@macro@USB_OTG_GUSBCFG_ULPICSM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM_Pos",
    "location": {
      "column": "9",
      "line": "7205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@602898@macro@USB_OTG_GUSBCFG_ULPICSM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM_Msk",
    "location": {
      "column": "9",
      "line": "7206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603005@macro@USB_OTG_GUSBCFG_ULPICSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPICSM",
    "location": {
      "column": "9",
      "line": "7207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPICSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603125@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "location": {
      "column": "9",
      "line": "7208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603206@macro@USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "location": {
      "column": "9",
      "line": "7209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603316@macro@USB_OTG_GUSBCFG_ULPIEVBUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSD",
    "location": {
      "column": "9",
      "line": "7210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603437@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "location": {
      "column": "9",
      "line": "7211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603518@macro@USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "location": {
      "column": "9",
      "line": "7212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603628@macro@USB_OTG_GUSBCFG_ULPIEVBUSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIEVBUSI",
    "location": {
      "column": "9",
      "line": "7213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIEVBUSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603749@macro@USB_OTG_GUSBCFG_TSDPS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS_Pos",
    "location": {
      "column": "9",
      "line": "7214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603830@macro@USB_OTG_GUSBCFG_TSDPS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS_Msk",
    "location": {
      "column": "9",
      "line": "7215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@603935@macro@USB_OTG_GUSBCFG_TSDPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_TSDPS",
    "location": {
      "column": "9",
      "line": "7216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_TSDPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604055@macro@USB_OTG_GUSBCFG_PCCI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI_Pos",
    "location": {
      "column": "9",
      "line": "7217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604136@macro@USB_OTG_GUSBCFG_PCCI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI_Msk",
    "location": {
      "column": "9",
      "line": "7218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604240@macro@USB_OTG_GUSBCFG_PCCI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PCCI",
    "location": {
      "column": "9",
      "line": "7219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PCCI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604360@macro@USB_OTG_GUSBCFG_PTCI_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI_Pos",
    "location": {
      "column": "9",
      "line": "7220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604441@macro@USB_OTG_GUSBCFG_PTCI_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI_Msk",
    "location": {
      "column": "9",
      "line": "7221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604545@macro@USB_OTG_GUSBCFG_PTCI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_PTCI",
    "location": {
      "column": "9",
      "line": "7222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_PTCI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604665@macro@USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "location": {
      "column": "9",
      "line": "7223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604746@macro@USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "location": {
      "column": "9",
      "line": "7224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604853@macro@USB_OTG_GUSBCFG_ULPIIPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_ULPIIPD",
    "location": {
      "column": "9",
      "line": "7225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_ULPIIPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@604973@macro@USB_OTG_GUSBCFG_FHMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD_Pos",
    "location": {
      "column": "9",
      "line": "7226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605054@macro@USB_OTG_GUSBCFG_FHMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD_Msk",
    "location": {
      "column": "9",
      "line": "7227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605159@macro@USB_OTG_GUSBCFG_FHMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FHMOD",
    "location": {
      "column": "9",
      "line": "7228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FHMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605279@macro@USB_OTG_GUSBCFG_FDMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD_Pos",
    "location": {
      "column": "9",
      "line": "7229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605360@macro@USB_OTG_GUSBCFG_FDMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD_Msk",
    "location": {
      "column": "9",
      "line": "7230",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605465@macro@USB_OTG_GUSBCFG_FDMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_FDMOD",
    "location": {
      "column": "9",
      "line": "7231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_FDMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605585@macro@USB_OTG_GUSBCFG_CTXPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT_Pos",
    "location": {
      "column": "9",
      "line": "7232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605666@macro@USB_OTG_GUSBCFG_CTXPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT_Msk",
    "location": {
      "column": "9",
      "line": "7233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605772@macro@USB_OTG_GUSBCFG_CTXPKT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GUSBCFG_CTXPKT",
    "location": {
      "column": "9",
      "line": "7234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GUSBCFG_CTXPKT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@605985@macro@USB_OTG_GRSTCTL_CSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST_Pos",
    "location": {
      "column": "9",
      "line": "7237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606066@macro@USB_OTG_GRSTCTL_CSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST_Msk",
    "location": {
      "column": "9",
      "line": "7238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606171@macro@USB_OTG_GRSTCTL_CSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_CSRST",
    "location": {
      "column": "9",
      "line": "7239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_CSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606284@macro@USB_OTG_GRSTCTL_HSRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST_Pos",
    "location": {
      "column": "9",
      "line": "7240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606365@macro@USB_OTG_GRSTCTL_HSRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST_Msk",
    "location": {
      "column": "9",
      "line": "7241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606470@macro@USB_OTG_GRSTCTL_HSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_HSRST",
    "location": {
      "column": "9",
      "line": "7242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_HSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606583@macro@USB_OTG_GRSTCTL_FCRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST_Pos",
    "location": {
      "column": "9",
      "line": "7243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606664@macro@USB_OTG_GRSTCTL_FCRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST_Msk",
    "location": {
      "column": "9",
      "line": "7244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606769@macro@USB_OTG_GRSTCTL_FCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_FCRST",
    "location": {
      "column": "9",
      "line": "7245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_FCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606882@macro@USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "location": {
      "column": "9",
      "line": "7246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@606963@macro@USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "location": {
      "column": "9",
      "line": "7247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607070@macro@USB_OTG_GRSTCTL_RXFFLSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_RXFFLSH",
    "location": {
      "column": "9",
      "line": "7248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_RXFFLSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607183@macro@USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "location": {
      "column": "9",
      "line": "7249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607264@macro@USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "location": {
      "column": "9",
      "line": "7250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607371@macro@USB_OTG_GRSTCTL_TXFFLSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFFLSH",
    "location": {
      "column": "9",
      "line": "7251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFFLSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607488@macro@USB_OTG_GRSTCTL_TXFNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_Pos",
    "location": {
      "column": "9",
      "line": "7254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607569@macro@USB_OTG_GRSTCTL_TXFNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_Msk",
    "location": {
      "column": "9",
      "line": "7255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607676@macro@USB_OTG_GRSTCTL_TXFNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM",
    "location": {
      "column": "9",
      "line": "7256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607778@macro@USB_OTG_GRSTCTL_TXFNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_0",
    "location": {
      "column": "9",
      "line": "7257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607885@macro@USB_OTG_GRSTCTL_TXFNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_1",
    "location": {
      "column": "9",
      "line": "7258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@607992@macro@USB_OTG_GRSTCTL_TXFNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_2",
    "location": {
      "column": "9",
      "line": "7259",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608099@macro@USB_OTG_GRSTCTL_TXFNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_3",
    "location": {
      "column": "9",
      "line": "7260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608206@macro@USB_OTG_GRSTCTL_TXFNUM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_TXFNUM_4",
    "location": {
      "column": "9",
      "line": "7261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_TXFNUM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608313@macro@USB_OTG_GRSTCTL_DMAREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ_Pos",
    "location": {
      "column": "9",
      "line": "7262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608394@macro@USB_OTG_GRSTCTL_DMAREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ_Msk",
    "location": {
      "column": "9",
      "line": "7263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608500@macro@USB_OTG_GRSTCTL_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_DMAREQ",
    "location": {
      "column": "9",
      "line": "7264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608607@macro@USB_OTG_GRSTCTL_AHBIDL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL_Pos",
    "location": {
      "column": "9",
      "line": "7265",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608688@macro@USB_OTG_GRSTCTL_AHBIDL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL_Msk",
    "location": {
      "column": "9",
      "line": "7266",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608794@macro@USB_OTG_GRSTCTL_AHBIDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRSTCTL_AHBIDL",
    "location": {
      "column": "9",
      "line": "7267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRSTCTL_AHBIDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@608991@macro@USB_OTG_DIEPMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609072@macro@USB_OTG_DIEPMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609177@macro@USB_OTG_DIEPMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "7272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609315@macro@USB_OTG_DIEPMSK_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609396@macro@USB_OTG_DIEPMSK_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609500@macro@USB_OTG_DIEPMSK_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_EPDM",
    "location": {
      "column": "9",
      "line": "7275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609638@macro@USB_OTG_DIEPMSK_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7276",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609719@macro@USB_OTG_DIEPMSK_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7277",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609822@macro@USB_OTG_DIEPMSK_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TOM",
    "location": {
      "column": "9",
      "line": "7278",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@609960@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7279",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610041@macro@USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610150@macro@USB_OTG_DIEPMSK_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610288@macro@USB_OTG_DIEPMSK_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7282",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610369@macro@USB_OTG_DIEPMSK_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610476@macro@USB_OTG_DIEPMSK_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNMM",
    "location": {
      "column": "9",
      "line": "7284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610614@macro@USB_OTG_DIEPMSK_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7285",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610695@macro@USB_OTG_DIEPMSK_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610802@macro@USB_OTG_DIEPMSK_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_INEPNEM",
    "location": {
      "column": "9",
      "line": "7287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@610940@macro@USB_OTG_DIEPMSK_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7288",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611021@macro@USB_OTG_DIEPMSK_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611127@macro@USB_OTG_DIEPMSK_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_TXFURM",
    "location": {
      "column": "9",
      "line": "7290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611265@macro@USB_OTG_DIEPMSK_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7291",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611346@macro@USB_OTG_DIEPMSK_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611449@macro@USB_OTG_DIEPMSK_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPMSK_BIM",
    "location": {
      "column": "9",
      "line": "7293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPMSK_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611680@macro@USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "location": {
      "column": "9",
      "line": "7296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611761@macro@USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "location": {
      "column": "9",
      "line": "7297",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@611872@macro@USB_OTG_HPTXSTS_PTXFSAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXFSAVL",
    "location": {
      "column": "9",
      "line": "7298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXFSAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612008@macro@USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "location": {
      "column": "9",
      "line": "7299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612089@macro@USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "location": {
      "column": "9",
      "line": "7300",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612197@macro@USB_OTG_HPTXSTS_PTXQSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV",
    "location": {
      "column": "9",
      "line": "7301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612333@macro@USB_OTG_HPTXSTS_PTXQSAV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_0",
    "location": {
      "column": "9",
      "line": "7302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612441@macro@USB_OTG_HPTXSTS_PTXQSAV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_1",
    "location": {
      "column": "9",
      "line": "7303",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612549@macro@USB_OTG_HPTXSTS_PTXQSAV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_2",
    "location": {
      "column": "9",
      "line": "7304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612657@macro@USB_OTG_HPTXSTS_PTXQSAV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_3",
    "location": {
      "column": "9",
      "line": "7305",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612765@macro@USB_OTG_HPTXSTS_PTXQSAV_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_4",
    "location": {
      "column": "9",
      "line": "7306",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612873@macro@USB_OTG_HPTXSTS_PTXQSAV_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_5",
    "location": {
      "column": "9",
      "line": "7307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@612981@macro@USB_OTG_HPTXSTS_PTXQSAV_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_6",
    "location": {
      "column": "9",
      "line": "7308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613089@macro@USB_OTG_HPTXSTS_PTXQSAV_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQSAV_7",
    "location": {
      "column": "9",
      "line": "7309",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQSAV_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613199@macro@USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "location": {
      "column": "9",
      "line": "7311",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613280@macro@USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "location": {
      "column": "9",
      "line": "7312",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613388@macro@USB_OTG_HPTXSTS_PTXQTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP",
    "location": {
      "column": "9",
      "line": "7313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613519@macro@USB_OTG_HPTXSTS_PTXQTOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_0",
    "location": {
      "column": "9",
      "line": "7314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613627@macro@USB_OTG_HPTXSTS_PTXQTOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_1",
    "location": {
      "column": "9",
      "line": "7315",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613735@macro@USB_OTG_HPTXSTS_PTXQTOP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_2",
    "location": {
      "column": "9",
      "line": "7316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613843@macro@USB_OTG_HPTXSTS_PTXQTOP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_3",
    "location": {
      "column": "9",
      "line": "7317",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@613951@macro@USB_OTG_HPTXSTS_PTXQTOP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_4",
    "location": {
      "column": "9",
      "line": "7318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614059@macro@USB_OTG_HPTXSTS_PTXQTOP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_5",
    "location": {
      "column": "9",
      "line": "7319",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614167@macro@USB_OTG_HPTXSTS_PTXQTOP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_6",
    "location": {
      "column": "9",
      "line": "7320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614275@macro@USB_OTG_HPTXSTS_PTXQTOP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXSTS_PTXQTOP_7",
    "location": {
      "column": "9",
      "line": "7321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXSTS_PTXQTOP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614474@macro@USB_OTG_HAINT_HAINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT_Pos",
    "location": {
      "column": "9",
      "line": "7324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614555@macro@USB_OTG_HAINT_HAINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT_Msk",
    "location": {
      "column": "9",
      "line": "7325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614661@macro@USB_OTG_HAINT_HAINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINT_HAINT",
    "location": {
      "column": "9",
      "line": "7326",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINT_HAINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614861@macro@USB_OTG_DOEPMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@614942@macro@USB_OTG_DOEPMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615047@macro@USB_OTG_DOEPMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "7331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615169@macro@USB_OTG_DOEPMSK_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7332",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615250@macro@USB_OTG_DOEPMSK_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615354@macro@USB_OTG_DOEPMSK_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_EPDM",
    "location": {
      "column": "9",
      "line": "7334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615489@macro@USB_OTG_DOEPMSK_STUPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM_Pos",
    "location": {
      "column": "9",
      "line": "7335",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615570@macro@USB_OTG_DOEPMSK_STUPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM_Msk",
    "location": {
      "column": "9",
      "line": "7336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615675@macro@USB_OTG_DOEPMSK_STUPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_STUPM",
    "location": {
      "column": "9",
      "line": "7337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_STUPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615810@macro@USB_OTG_DOEPMSK_OTEPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM_Pos",
    "location": {
      "column": "9",
      "line": "7338",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615891@macro@USB_OTG_DOEPMSK_OTEPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM_Msk",
    "location": {
      "column": "9",
      "line": "7339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@615997@macro@USB_OTG_DOEPMSK_OTEPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OTEPDM",
    "location": {
      "column": "9",
      "line": "7340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OTEPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616132@macro@USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "location": {
      "column": "9",
      "line": "7341",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616213@macro@USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "location": {
      "column": "9",
      "line": "7342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616320@macro@USB_OTG_DOEPMSK_B2BSTUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_B2BSTUP",
    "location": {
      "column": "9",
      "line": "7343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_B2BSTUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616449@macro@USB_OTG_DOEPMSK_OPEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM_Pos",
    "location": {
      "column": "9",
      "line": "7344",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616530@macro@USB_OTG_DOEPMSK_OPEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM_Msk",
    "location": {
      "column": "9",
      "line": "7345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616634@macro@USB_OTG_DOEPMSK_OPEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_OPEM",
    "location": {
      "column": "9",
      "line": "7346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_OPEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616769@macro@USB_OTG_DOEPMSK_BOIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM_Pos",
    "location": {
      "column": "9",
      "line": "7347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616850@macro@USB_OTG_DOEPMSK_BOIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM_Msk",
    "location": {
      "column": "9",
      "line": "7348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@616954@macro@USB_OTG_DOEPMSK_BOIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPMSK_BOIM",
    "location": {
      "column": "9",
      "line": "7349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPMSK_BOIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617182@macro@USB_OTG_GINTSTS_CMOD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD_Pos",
    "location": {
      "column": "9",
      "line": "7352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617263@macro@USB_OTG_GINTSTS_CMOD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD_Msk",
    "location": {
      "column": "9",
      "line": "7353",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617367@macro@USB_OTG_GINTSTS_CMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CMOD",
    "location": {
      "column": "9",
      "line": "7354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617502@macro@USB_OTG_GINTSTS_MMIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS_Pos",
    "location": {
      "column": "9",
      "line": "7355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617583@macro@USB_OTG_GINTSTS_MMIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS_Msk",
    "location": {
      "column": "9",
      "line": "7356",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617687@macro@USB_OTG_GINTSTS_MMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_MMIS",
    "location": {
      "column": "9",
      "line": "7357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_MMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617822@macro@USB_OTG_GINTSTS_OTGINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT_Pos",
    "location": {
      "column": "9",
      "line": "7358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@617903@macro@USB_OTG_GINTSTS_OTGINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT_Msk",
    "location": {
      "column": "9",
      "line": "7359",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618009@macro@USB_OTG_GINTSTS_OTGINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OTGINT",
    "location": {
      "column": "9",
      "line": "7360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OTGINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618144@macro@USB_OTG_GINTSTS_SOF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF_Pos",
    "location": {
      "column": "9",
      "line": "7361",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618225@macro@USB_OTG_GINTSTS_SOF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF_Msk",
    "location": {
      "column": "9",
      "line": "7362",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618328@macro@USB_OTG_GINTSTS_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SOF",
    "location": {
      "column": "9",
      "line": "7363",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618463@macro@USB_OTG_GINTSTS_RXFLVL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL_Pos",
    "location": {
      "column": "9",
      "line": "7364",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618544@macro@USB_OTG_GINTSTS_RXFLVL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL_Msk",
    "location": {
      "column": "9",
      "line": "7365",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618650@macro@USB_OTG_GINTSTS_RXFLVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_RXFLVL",
    "location": {
      "column": "9",
      "line": "7366",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_RXFLVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618785@macro@USB_OTG_GINTSTS_NPTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE_Pos",
    "location": {
      "column": "9",
      "line": "7367",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618866@macro@USB_OTG_GINTSTS_NPTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE_Msk",
    "location": {
      "column": "9",
      "line": "7368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@618972@macro@USB_OTG_GINTSTS_NPTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_NPTXFE",
    "location": {
      "column": "9",
      "line": "7369",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_NPTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619107@macro@USB_OTG_GINTSTS_GINAKEFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF_Pos",
    "location": {
      "column": "9",
      "line": "7370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619188@macro@USB_OTG_GINTSTS_GINAKEFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF_Msk",
    "location": {
      "column": "9",
      "line": "7371",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619296@macro@USB_OTG_GINTSTS_GINAKEFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_GINAKEFF",
    "location": {
      "column": "9",
      "line": "7372",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_GINAKEFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619431@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "location": {
      "column": "9",
      "line": "7373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619512@macro@USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "location": {
      "column": "9",
      "line": "7374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619622@macro@USB_OTG_GINTSTS_BOUTNAKEFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_BOUTNAKEFF",
    "location": {
      "column": "9",
      "line": "7375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_BOUTNAKEFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619758@macro@USB_OTG_GINTSTS_ESUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP_Pos",
    "location": {
      "column": "9",
      "line": "7376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619839@macro@USB_OTG_GINTSTS_ESUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP_Msk",
    "location": {
      "column": "9",
      "line": "7377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@619944@macro@USB_OTG_GINTSTS_ESUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ESUSP",
    "location": {
      "column": "9",
      "line": "7378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ESUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620079@macro@USB_OTG_GINTSTS_USBSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620160@macro@USB_OTG_GINTSTS_USBSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620267@macro@USB_OTG_GINTSTS_USBSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBSUSP",
    "location": {
      "column": "9",
      "line": "7381",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620402@macro@USB_OTG_GINTSTS_USBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST_Pos",
    "location": {
      "column": "9",
      "line": "7382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620483@macro@USB_OTG_GINTSTS_USBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST_Msk",
    "location": {
      "column": "9",
      "line": "7383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620589@macro@USB_OTG_GINTSTS_USBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_USBRST",
    "location": {
      "column": "9",
      "line": "7384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_USBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620724@macro@USB_OTG_GINTSTS_ENUMDNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE_Pos",
    "location": {
      "column": "9",
      "line": "7385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620805@macro@USB_OTG_GINTSTS_ENUMDNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE_Msk",
    "location": {
      "column": "9",
      "line": "7386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@620912@macro@USB_OTG_GINTSTS_ENUMDNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ENUMDNE",
    "location": {
      "column": "9",
      "line": "7387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ENUMDNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621047@macro@USB_OTG_GINTSTS_ISOODRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP_Pos",
    "location": {
      "column": "9",
      "line": "7388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621128@macro@USB_OTG_GINTSTS_ISOODRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP_Msk",
    "location": {
      "column": "9",
      "line": "7389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621235@macro@USB_OTG_GINTSTS_ISOODRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_ISOODRP",
    "location": {
      "column": "9",
      "line": "7390",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_ISOODRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621370@macro@USB_OTG_GINTSTS_EOPF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF_Pos",
    "location": {
      "column": "9",
      "line": "7391",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621451@macro@USB_OTG_GINTSTS_EOPF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF_Msk",
    "location": {
      "column": "9",
      "line": "7392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621555@macro@USB_OTG_GINTSTS_EOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_EOPF",
    "location": {
      "column": "9",
      "line": "7393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_EOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621690@macro@USB_OTG_GINTSTS_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621771@macro@USB_OTG_GINTSTS_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@621877@macro@USB_OTG_GINTSTS_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IEPINT",
    "location": {
      "column": "9",
      "line": "7396",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622012@macro@USB_OTG_GINTSTS_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622093@macro@USB_OTG_GINTSTS_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622199@macro@USB_OTG_GINTSTS_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_OEPINT",
    "location": {
      "column": "9",
      "line": "7399",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622334@macro@USB_OTG_GINTSTS_IISOIXFR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR_Pos",
    "location": {
      "column": "9",
      "line": "7400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622415@macro@USB_OTG_GINTSTS_IISOIXFR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR_Msk",
    "location": {
      "column": "9",
      "line": "7401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622523@macro@USB_OTG_GINTSTS_IISOIXFR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_IISOIXFR",
    "location": {
      "column": "9",
      "line": "7402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_IISOIXFR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622658@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "location": {
      "column": "9",
      "line": "7403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622739@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "location": {
      "column": "9",
      "line": "7404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622856@macro@USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "location": {
      "column": "9",
      "line": "7405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PXFR_INCOMPISOOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@622999@macro@USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623080@macro@USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623189@macro@USB_OTG_GINTSTS_DATAFSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DATAFSUSP",
    "location": {
      "column": "9",
      "line": "7408",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DATAFSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623324@macro@USB_OTG_GINTSTS_HPRTINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT_Pos",
    "location": {
      "column": "9",
      "line": "7409",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623405@macro@USB_OTG_GINTSTS_HPRTINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT_Msk",
    "location": {
      "column": "9",
      "line": "7410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623512@macro@USB_OTG_GINTSTS_HPRTINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HPRTINT",
    "location": {
      "column": "9",
      "line": "7411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HPRTINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623647@macro@USB_OTG_GINTSTS_HCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT_Pos",
    "location": {
      "column": "9",
      "line": "7412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623728@macro@USB_OTG_GINTSTS_HCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT_Msk",
    "location": {
      "column": "9",
      "line": "7413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623833@macro@USB_OTG_GINTSTS_HCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_HCINT",
    "location": {
      "column": "9",
      "line": "7414",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_HCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@623968@macro@USB_OTG_GINTSTS_PTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE_Pos",
    "location": {
      "column": "9",
      "line": "7415",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624049@macro@USB_OTG_GINTSTS_PTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE_Msk",
    "location": {
      "column": "9",
      "line": "7416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624154@macro@USB_OTG_GINTSTS_PTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_PTXFE",
    "location": {
      "column": "9",
      "line": "7417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_PTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624289@macro@USB_OTG_GINTSTS_CIDSCHG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG_Pos",
    "location": {
      "column": "9",
      "line": "7418",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624370@macro@USB_OTG_GINTSTS_CIDSCHG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG_Msk",
    "location": {
      "column": "9",
      "line": "7419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624477@macro@USB_OTG_GINTSTS_CIDSCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_CIDSCHG",
    "location": {
      "column": "9",
      "line": "7420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_CIDSCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624612@macro@USB_OTG_GINTSTS_DISCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT_Pos",
    "location": {
      "column": "9",
      "line": "7421",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624693@macro@USB_OTG_GINTSTS_DISCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT_Msk",
    "location": {
      "column": "9",
      "line": "7422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624800@macro@USB_OTG_GINTSTS_DISCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_DISCINT",
    "location": {
      "column": "9",
      "line": "7423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_DISCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@624935@macro@USB_OTG_GINTSTS_SRQINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT_Pos",
    "location": {
      "column": "9",
      "line": "7424",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625016@macro@USB_OTG_GINTSTS_SRQINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT_Msk",
    "location": {
      "column": "9",
      "line": "7425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625122@macro@USB_OTG_GINTSTS_SRQINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_SRQINT",
    "location": {
      "column": "9",
      "line": "7426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_SRQINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625257@macro@USB_OTG_GINTSTS_WKUINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT_Pos",
    "location": {
      "column": "9",
      "line": "7427",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625338@macro@USB_OTG_GINTSTS_WKUINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT_Msk",
    "location": {
      "column": "9",
      "line": "7428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625444@macro@USB_OTG_GINTSTS_WKUINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTSTS_WKUINT",
    "location": {
      "column": "9",
      "line": "7429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTSTS_WKUINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625672@macro@USB_OTG_GINTMSK_MMISM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM_Pos",
    "location": {
      "column": "9",
      "line": "7432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625753@macro@USB_OTG_GINTMSK_MMISM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM_Msk",
    "location": {
      "column": "9",
      "line": "7433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625858@macro@USB_OTG_GINTMSK_MMISM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_MMISM",
    "location": {
      "column": "9",
      "line": "7434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_MMISM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@625998@macro@USB_OTG_GINTMSK_OTGINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT_Pos",
    "location": {
      "column": "9",
      "line": "7435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626079@macro@USB_OTG_GINTMSK_OTGINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT_Msk",
    "location": {
      "column": "9",
      "line": "7436",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626185@macro@USB_OTG_GINTMSK_OTGINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OTGINT",
    "location": {
      "column": "9",
      "line": "7437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OTGINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626325@macro@USB_OTG_GINTMSK_SOFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM_Pos",
    "location": {
      "column": "9",
      "line": "7438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626406@macro@USB_OTG_GINTMSK_SOFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM_Msk",
    "location": {
      "column": "9",
      "line": "7439",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626510@macro@USB_OTG_GINTMSK_SOFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SOFM",
    "location": {
      "column": "9",
      "line": "7440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SOFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626650@macro@USB_OTG_GINTMSK_RXFLVLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM_Pos",
    "location": {
      "column": "9",
      "line": "7441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626731@macro@USB_OTG_GINTMSK_RXFLVLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM_Msk",
    "location": {
      "column": "9",
      "line": "7442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626838@macro@USB_OTG_GINTMSK_RXFLVLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_RXFLVLM",
    "location": {
      "column": "9",
      "line": "7443",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_RXFLVLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@626978@macro@USB_OTG_GINTMSK_NPTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7444",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627059@macro@USB_OTG_GINTMSK_NPTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627166@macro@USB_OTG_GINTMSK_NPTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_NPTXFEM",
    "location": {
      "column": "9",
      "line": "7446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_NPTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627306@macro@USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "location": {
      "column": "9",
      "line": "7447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627387@macro@USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "location": {
      "column": "9",
      "line": "7448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627496@macro@USB_OTG_GINTMSK_GINAKEFFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GINAKEFFM",
    "location": {
      "column": "9",
      "line": "7449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GINAKEFFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627636@macro@USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "location": {
      "column": "9",
      "line": "7450",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627717@macro@USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "location": {
      "column": "9",
      "line": "7451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627826@macro@USB_OTG_GINTMSK_GONAKEFFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_GONAKEFFM",
    "location": {
      "column": "9",
      "line": "7452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_GONAKEFFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@627966@macro@USB_OTG_GINTMSK_ESUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7453",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628047@macro@USB_OTG_GINTMSK_ESUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628153@macro@USB_OTG_GINTMSK_ESUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ESUSPM",
    "location": {
      "column": "9",
      "line": "7455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ESUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628293@macro@USB_OTG_GINTMSK_USBSUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7456",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628374@macro@USB_OTG_GINTMSK_USBSUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628482@macro@USB_OTG_GINTMSK_USBSUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBSUSPM",
    "location": {
      "column": "9",
      "line": "7458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBSUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628622@macro@USB_OTG_GINTMSK_USBRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST_Pos",
    "location": {
      "column": "9",
      "line": "7459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628703@macro@USB_OTG_GINTMSK_USBRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST_Msk",
    "location": {
      "column": "9",
      "line": "7460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628809@macro@USB_OTG_GINTMSK_USBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_USBRST",
    "location": {
      "column": "9",
      "line": "7461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_USBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@628949@macro@USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "location": {
      "column": "9",
      "line": "7462",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629030@macro@USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "location": {
      "column": "9",
      "line": "7463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629138@macro@USB_OTG_GINTMSK_ENUMDNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ENUMDNEM",
    "location": {
      "column": "9",
      "line": "7464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ENUMDNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629278@macro@USB_OTG_GINTMSK_ISOODRPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM_Pos",
    "location": {
      "column": "9",
      "line": "7465",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629359@macro@USB_OTG_GINTMSK_ISOODRPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM_Msk",
    "location": {
      "column": "9",
      "line": "7466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629467@macro@USB_OTG_GINTMSK_ISOODRPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_ISOODRPM",
    "location": {
      "column": "9",
      "line": "7467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_ISOODRPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629607@macro@USB_OTG_GINTMSK_EOPFM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM_Pos",
    "location": {
      "column": "9",
      "line": "7468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629688@macro@USB_OTG_GINTMSK_EOPFM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM_Msk",
    "location": {
      "column": "9",
      "line": "7469",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629793@macro@USB_OTG_GINTMSK_EOPFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EOPFM",
    "location": {
      "column": "9",
      "line": "7470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EOPFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@629933@macro@USB_OTG_GINTMSK_EPMISM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM_Pos",
    "location": {
      "column": "9",
      "line": "7471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630014@macro@USB_OTG_GINTMSK_EPMISM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM_Msk",
    "location": {
      "column": "9",
      "line": "7472",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630120@macro@USB_OTG_GINTMSK_EPMISM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_EPMISM",
    "location": {
      "column": "9",
      "line": "7473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_EPMISM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630260@macro@USB_OTG_GINTMSK_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630341@macro@USB_OTG_GINTMSK_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7475",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630447@macro@USB_OTG_GINTMSK_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IEPINT",
    "location": {
      "column": "9",
      "line": "7476",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630587@macro@USB_OTG_GINTMSK_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630668@macro@USB_OTG_GINTMSK_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630774@macro@USB_OTG_GINTMSK_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_OEPINT",
    "location": {
      "column": "9",
      "line": "7479",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630914@macro@USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "location": {
      "column": "9",
      "line": "7480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@630995@macro@USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "location": {
      "column": "9",
      "line": "7481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631104@macro@USB_OTG_GINTMSK_IISOIXFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_IISOIXFRM",
    "location": {
      "column": "9",
      "line": "7482",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_IISOIXFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631244@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "location": {
      "column": "9",
      "line": "7483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631325@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "location": {
      "column": "9",
      "line": "7484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631440@macro@USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "location": {
      "column": "9",
      "line": "7485",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PXFRM_IISOOXFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631586@macro@USB_OTG_GINTMSK_FSUSPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM_Pos",
    "location": {
      "column": "9",
      "line": "7486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631667@macro@USB_OTG_GINTMSK_FSUSPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM_Msk",
    "location": {
      "column": "9",
      "line": "7487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631773@macro@USB_OTG_GINTMSK_FSUSPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_FSUSPM",
    "location": {
      "column": "9",
      "line": "7488",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_FSUSPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631913@macro@USB_OTG_GINTMSK_PRTIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM_Pos",
    "location": {
      "column": "9",
      "line": "7489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@631994@macro@USB_OTG_GINTMSK_PRTIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM_Msk",
    "location": {
      "column": "9",
      "line": "7490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632099@macro@USB_OTG_GINTMSK_PRTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PRTIM",
    "location": {
      "column": "9",
      "line": "7491",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PRTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632239@macro@USB_OTG_GINTMSK_HCIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM_Pos",
    "location": {
      "column": "9",
      "line": "7492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632320@macro@USB_OTG_GINTMSK_HCIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM_Msk",
    "location": {
      "column": "9",
      "line": "7493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632424@macro@USB_OTG_GINTMSK_HCIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_HCIM",
    "location": {
      "column": "9",
      "line": "7494",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_HCIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632564@macro@USB_OTG_GINTMSK_PTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7495",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632645@macro@USB_OTG_GINTMSK_PTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632751@macro@USB_OTG_GINTMSK_PTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_PTXFEM",
    "location": {
      "column": "9",
      "line": "7497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_PTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632891@macro@USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "location": {
      "column": "9",
      "line": "7498",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@632972@macro@USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "location": {
      "column": "9",
      "line": "7499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633080@macro@USB_OTG_GINTMSK_CIDSCHGM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_CIDSCHGM",
    "location": {
      "column": "9",
      "line": "7500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_CIDSCHGM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633220@macro@USB_OTG_GINTMSK_DISCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT_Pos",
    "location": {
      "column": "9",
      "line": "7501",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633301@macro@USB_OTG_GINTMSK_DISCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT_Msk",
    "location": {
      "column": "9",
      "line": "7502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633408@macro@USB_OTG_GINTMSK_DISCINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_DISCINT",
    "location": {
      "column": "9",
      "line": "7503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_DISCINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633548@macro@USB_OTG_GINTMSK_SRQIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM_Pos",
    "location": {
      "column": "9",
      "line": "7504",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633629@macro@USB_OTG_GINTMSK_SRQIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM_Msk",
    "location": {
      "column": "9",
      "line": "7505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633734@macro@USB_OTG_GINTMSK_SRQIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_SRQIM",
    "location": {
      "column": "9",
      "line": "7506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_SRQIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633874@macro@USB_OTG_GINTMSK_WUIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM_Pos",
    "location": {
      "column": "9",
      "line": "7507",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@633955@macro@USB_OTG_GINTMSK_WUIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM_Msk",
    "location": {
      "column": "9",
      "line": "7508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634059@macro@USB_OTG_GINTMSK_WUIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GINTMSK_WUIM",
    "location": {
      "column": "9",
      "line": "7509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GINTMSK_WUIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634290@macro@USB_OTG_DAINT_IEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634371@macro@USB_OTG_DAINT_IEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634478@macro@USB_OTG_DAINT_IEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_IEPINT",
    "location": {
      "column": "9",
      "line": "7514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_IEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634594@macro@USB_OTG_DAINT_OEPINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT_Pos",
    "location": {
      "column": "9",
      "line": "7515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634675@macro@USB_OTG_DAINT_OEPINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT_Msk",
    "location": {
      "column": "9",
      "line": "7516",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634782@macro@USB_OTG_DAINT_OEPINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINT_OEPINT",
    "location": {
      "column": "9",
      "line": "7517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINT_OEPINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@634992@macro@USB_OTG_HAINTMSK_HAINTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM_Pos",
    "location": {
      "column": "9",
      "line": "7520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635073@macro@USB_OTG_HAINTMSK_HAINTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM_Msk",
    "location": {
      "column": "9",
      "line": "7521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635183@macro@USB_OTG_HAINTMSK_HAINTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HAINTMSK_HAINTM",
    "location": {
      "column": "9",
      "line": "7522",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HAINTMSK_HAINTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635387@macro@USB_OTG_GRXSTSP_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7525",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635468@macro@USB_OTG_GRXSTSP_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635573@macro@USB_OTG_GRXSTSP_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_EPNUM",
    "location": {
      "column": "9",
      "line": "7527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635688@macro@USB_OTG_GRXSTSP_BCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT_Pos",
    "location": {
      "column": "9",
      "line": "7528",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635769@macro@USB_OTG_GRXSTSP_BCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT_Msk",
    "location": {
      "column": "9",
      "line": "7529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635875@macro@USB_OTG_GRXSTSP_BCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_BCNT",
    "location": {
      "column": "9",
      "line": "7530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_BCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@635990@macro@USB_OTG_GRXSTSP_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7531",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636071@macro@USB_OTG_GRXSTSP_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636175@macro@USB_OTG_GRXSTSP_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_DPID",
    "location": {
      "column": "9",
      "line": "7533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636290@macro@USB_OTG_GRXSTSP_PKTSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS_Pos",
    "location": {
      "column": "9",
      "line": "7534",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636371@macro@USB_OTG_GRXSTSP_PKTSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS_Msk",
    "location": {
      "column": "9",
      "line": "7535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636477@macro@USB_OTG_GRXSTSP_PKTSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXSTSP_PKTSTS",
    "location": {
      "column": "9",
      "line": "7536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXSTSP_PKTSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636686@macro@USB_OTG_DAINTMSK_IEPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM_Pos",
    "location": {
      "column": "9",
      "line": "7539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636767@macro@USB_OTG_DAINTMSK_IEPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM_Msk",
    "location": {
      "column": "9",
      "line": "7540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636875@macro@USB_OTG_DAINTMSK_IEPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_IEPM",
    "location": {
      "column": "9",
      "line": "7541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_IEPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@636989@macro@USB_OTG_DAINTMSK_OEPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM_Pos",
    "location": {
      "column": "9",
      "line": "7542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637070@macro@USB_OTG_DAINTMSK_OEPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM_Msk",
    "location": {
      "column": "9",
      "line": "7543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637178@macro@USB_OTG_DAINTMSK_OEPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DAINTMSK_OEPM",
    "location": {
      "column": "9",
      "line": "7544",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DAINTMSK_OEPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637376@macro@USB_OTG_CHNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Pos",
    "location": {
      "column": "9",
      "line": "7548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637457@macro@USB_OTG_CHNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Msk",
    "location": {
      "column": "9",
      "line": "7549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637556@macro@USB_OTG_CHNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM",
    "location": {
      "column": "9",
      "line": "7550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637659@macro@USB_OTG_CHNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_0",
    "location": {
      "column": "9",
      "line": "7551",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637758@macro@USB_OTG_CHNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_1",
    "location": {
      "column": "9",
      "line": "7552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637857@macro@USB_OTG_CHNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_2",
    "location": {
      "column": "9",
      "line": "7553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@637956@macro@USB_OTG_CHNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_3",
    "location": {
      "column": "9",
      "line": "7554",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638055@macro@USB_OTG_BCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Pos",
    "location": {
      "column": "9",
      "line": "7555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638136@macro@USB_OTG_BCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Msk",
    "location": {
      "column": "9",
      "line": "7556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638235@macro@USB_OTG_BCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT",
    "location": {
      "column": "9",
      "line": "7557",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638336@macro@USB_OTG_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638417@macro@USB_OTG_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638516@macro@USB_OTG_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID",
    "location": {
      "column": "9",
      "line": "7561",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638613@macro@USB_OTG_DPID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_0",
    "location": {
      "column": "9",
      "line": "7562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638712@macro@USB_OTG_DPID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_1",
    "location": {
      "column": "9",
      "line": "7563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638813@macro@USB_OTG_PKTSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Pos",
    "location": {
      "column": "9",
      "line": "7565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638894@macro@USB_OTG_PKTSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Msk",
    "location": {
      "column": "9",
      "line": "7566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@638993@macro@USB_OTG_PKTSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS",
    "location": {
      "column": "9",
      "line": "7567",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639095@macro@USB_OTG_PKTSTS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_0",
    "location": {
      "column": "9",
      "line": "7568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639194@macro@USB_OTG_PKTSTS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_1",
    "location": {
      "column": "9",
      "line": "7569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639293@macro@USB_OTG_PKTSTS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_2",
    "location": {
      "column": "9",
      "line": "7570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639392@macro@USB_OTG_PKTSTS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_3",
    "location": {
      "column": "9",
      "line": "7571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639493@macro@USB_OTG_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639574@macro@USB_OTG_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7574",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639673@macro@USB_OTG_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM",
    "location": {
      "column": "9",
      "line": "7575",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639777@macro@USB_OTG_EPNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_0",
    "location": {
      "column": "9",
      "line": "7576",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639876@macro@USB_OTG_EPNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_1",
    "location": {
      "column": "9",
      "line": "7577",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@639975@macro@USB_OTG_EPNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_2",
    "location": {
      "column": "9",
      "line": "7578",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640074@macro@USB_OTG_EPNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_3",
    "location": {
      "column": "9",
      "line": "7579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640175@macro@USB_OTG_FRMNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Pos",
    "location": {
      "column": "9",
      "line": "7581",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640256@macro@USB_OTG_FRMNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Msk",
    "location": {
      "column": "9",
      "line": "7582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640355@macro@USB_OTG_FRMNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM",
    "location": {
      "column": "9",
      "line": "7583",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640456@macro@USB_OTG_FRMNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_0",
    "location": {
      "column": "9",
      "line": "7584",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640555@macro@USB_OTG_FRMNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_1",
    "location": {
      "column": "9",
      "line": "7585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640654@macro@USB_OTG_FRMNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_2",
    "location": {
      "column": "9",
      "line": "7586",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640753@macro@USB_OTG_FRMNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_3",
    "location": {
      "column": "9",
      "line": "7587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@640935@macro@USB_OTG_CHNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Pos",
    "location": {
      "column": "9",
      "line": "7591",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641016@macro@USB_OTG_CHNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_Msk",
    "location": {
      "column": "9",
      "line": "7592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641115@macro@USB_OTG_CHNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM",
    "location": {
      "column": "9",
      "line": "7593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641218@macro@USB_OTG_CHNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_0",
    "location": {
      "column": "9",
      "line": "7594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641317@macro@USB_OTG_CHNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_1",
    "location": {
      "column": "9",
      "line": "7595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641416@macro@USB_OTG_CHNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_2",
    "location": {
      "column": "9",
      "line": "7596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641515@macro@USB_OTG_CHNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CHNUM_3",
    "location": {
      "column": "9",
      "line": "7597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CHNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641614@macro@USB_OTG_BCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Pos",
    "location": {
      "column": "9",
      "line": "7598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641695@macro@USB_OTG_BCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT_Msk",
    "location": {
      "column": "9",
      "line": "7599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641794@macro@USB_OTG_BCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_BCNT",
    "location": {
      "column": "9",
      "line": "7600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_BCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641895@macro@USB_OTG_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@641976@macro@USB_OTG_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642075@macro@USB_OTG_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID",
    "location": {
      "column": "9",
      "line": "7604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642172@macro@USB_OTG_DPID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_0",
    "location": {
      "column": "9",
      "line": "7605",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642271@macro@USB_OTG_DPID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DPID_1",
    "location": {
      "column": "9",
      "line": "7606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DPID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642372@macro@USB_OTG_PKTSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Pos",
    "location": {
      "column": "9",
      "line": "7608",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642453@macro@USB_OTG_PKTSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_Msk",
    "location": {
      "column": "9",
      "line": "7609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642552@macro@USB_OTG_PKTSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS",
    "location": {
      "column": "9",
      "line": "7610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642654@macro@USB_OTG_PKTSTS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_0",
    "location": {
      "column": "9",
      "line": "7611",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642753@macro@USB_OTG_PKTSTS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_1",
    "location": {
      "column": "9",
      "line": "7612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642852@macro@USB_OTG_PKTSTS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_2",
    "location": {
      "column": "9",
      "line": "7613",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@642951@macro@USB_OTG_PKTSTS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PKTSTS_3",
    "location": {
      "column": "9",
      "line": "7614",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PKTSTS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643052@macro@USB_OTG_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7616",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643133@macro@USB_OTG_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7617",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643232@macro@USB_OTG_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM",
    "location": {
      "column": "9",
      "line": "7618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643336@macro@USB_OTG_EPNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_0",
    "location": {
      "column": "9",
      "line": "7619",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643435@macro@USB_OTG_EPNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_1",
    "location": {
      "column": "9",
      "line": "7620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643534@macro@USB_OTG_EPNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_2",
    "location": {
      "column": "9",
      "line": "7621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643633@macro@USB_OTG_EPNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_EPNUM_3",
    "location": {
      "column": "9",
      "line": "7622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_EPNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643734@macro@USB_OTG_FRMNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Pos",
    "location": {
      "column": "9",
      "line": "7624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643815@macro@USB_OTG_FRMNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_Msk",
    "location": {
      "column": "9",
      "line": "7625",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@643914@macro@USB_OTG_FRMNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM",
    "location": {
      "column": "9",
      "line": "7626",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644015@macro@USB_OTG_FRMNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_0",
    "location": {
      "column": "9",
      "line": "7627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644114@macro@USB_OTG_FRMNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_1",
    "location": {
      "column": "9",
      "line": "7628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644213@macro@USB_OTG_FRMNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_2",
    "location": {
      "column": "9",
      "line": "7629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644312@macro@USB_OTG_FRMNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FRMNUM_3",
    "location": {
      "column": "9",
      "line": "7630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FRMNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644504@macro@USB_OTG_GRXFSIZ_RXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD_Pos",
    "location": {
      "column": "9",
      "line": "7633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644585@macro@USB_OTG_GRXFSIZ_RXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD_Msk",
    "location": {
      "column": "9",
      "line": "7634",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644692@macro@USB_OTG_GRXFSIZ_RXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GRXFSIZ_RXFD",
    "location": {
      "column": "9",
      "line": "7635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GRXFSIZ_RXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644887@macro@USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "location": {
      "column": "9",
      "line": "7638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@644968@macro@USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "location": {
      "column": "9",
      "line": "7639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645078@macro@USB_OTG_DVBUSDIS_VBUSDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSDIS_VBUSDT",
    "location": {
      "column": "9",
      "line": "7640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSDIS_VBUSDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645274@macro@USB_OTG_NPTXFSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA_Pos",
    "location": {
      "column": "9",
      "line": "7643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645355@macro@USB_OTG_NPTXFSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA_Msk",
    "location": {
      "column": "9",
      "line": "7644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645457@macro@USB_OTG_NPTXFSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFSA",
    "location": {
      "column": "9",
      "line": "7645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645584@macro@USB_OTG_NPTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD_Pos",
    "location": {
      "column": "9",
      "line": "7646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645665@macro@USB_OTG_NPTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD_Msk",
    "location": {
      "column": "9",
      "line": "7647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645766@macro@USB_OTG_NPTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_NPTXFD",
    "location": {
      "column": "9",
      "line": "7648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_NPTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645893@macro@USB_OTG_TX0FSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA_Pos",
    "location": {
      "column": "9",
      "line": "7649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@645974@macro@USB_OTG_TX0FSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA_Msk",
    "location": {
      "column": "9",
      "line": "7650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646075@macro@USB_OTG_TX0FSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FSA",
    "location": {
      "column": "9",
      "line": "7651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646202@macro@USB_OTG_TX0FD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD_Pos",
    "location": {
      "column": "9",
      "line": "7652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646283@macro@USB_OTG_TX0FD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD_Msk",
    "location": {
      "column": "9",
      "line": "7653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646383@macro@USB_OTG_TX0FD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_TX0FD",
    "location": {
      "column": "9",
      "line": "7654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_TX0FD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646605@macro@USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "location": {
      "column": "9",
      "line": "7657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646686@macro@USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "location": {
      "column": "9",
      "line": "7658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@646797@macro@USB_OTG_DVBUSPULSE_DVBUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DVBUSPULSE_DVBUSP",
    "location": {
      "column": "9",
      "line": "7659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DVBUSPULSE_DVBUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647004@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "location": {
      "column": "9",
      "line": "7662",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647085@macro@USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "location": {
      "column": "9",
      "line": "7663",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647197@macro@USB_OTG_GNPTXSTS_NPTXFSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXFSAV",
    "location": {
      "column": "9",
      "line": "7664",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXFSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647322@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "location": {
      "column": "9",
      "line": "7666",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647403@macro@USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "location": {
      "column": "9",
      "line": "7667",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647513@macro@USB_OTG_GNPTXSTS_NPTQXSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV",
    "location": {
      "column": "9",
      "line": "7668",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647652@macro@USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "location": {
      "column": "9",
      "line": "7669",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647762@macro@USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "location": {
      "column": "9",
      "line": "7670",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647872@macro@USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "location": {
      "column": "9",
      "line": "7671",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@647982@macro@USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "location": {
      "column": "9",
      "line": "7672",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648092@macro@USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "location": {
      "column": "9",
      "line": "7673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648202@macro@USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "location": {
      "column": "9",
      "line": "7674",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648312@macro@USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "location": {
      "column": "9",
      "line": "7675",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648422@macro@USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "location": {
      "column": "9",
      "line": "7676",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTQXSAV_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648534@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "location": {
      "column": "9",
      "line": "7678",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648615@macro@USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "location": {
      "column": "9",
      "line": "7679",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648725@macro@USB_OTG_GNPTXSTS_NPTXQTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP",
    "location": {
      "column": "9",
      "line": "7680",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648859@macro@USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "location": {
      "column": "9",
      "line": "7681",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@648969@macro@USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "location": {
      "column": "9",
      "line": "7682",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649079@macro@USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "location": {
      "column": "9",
      "line": "7683",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649189@macro@USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "location": {
      "column": "9",
      "line": "7684",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649299@macro@USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "location": {
      "column": "9",
      "line": "7685",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649409@macro@USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "location": {
      "column": "9",
      "line": "7686",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649519@macro@USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "location": {
      "column": "9",
      "line": "7687",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GNPTXSTS_NPTXQTOP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649722@macro@USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7690",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649803@macro@USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7691",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@649914@macro@USB_OTG_DTHRCTL_NONISOTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_NONISOTHREN",
    "location": {
      "column": "9",
      "line": "7692",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_NONISOTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650049@macro@USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7693",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650130@macro@USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7694",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650238@macro@USB_OTG_DTHRCTL_ISOTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ISOTHREN",
    "location": {
      "column": "9",
      "line": "7695",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ISOTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650361@macro@USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "location": {
      "column": "9",
      "line": "7697",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650442@macro@USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "location": {
      "column": "9",
      "line": "7698",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650552@macro@USB_OTG_DTHRCTL_TXTHRLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN",
    "location": {
      "column": "9",
      "line": "7699",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650666@macro@USB_OTG_DTHRCTL_TXTHRLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_0",
    "location": {
      "column": "9",
      "line": "7700",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650776@macro@USB_OTG_DTHRCTL_TXTHRLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_1",
    "location": {
      "column": "9",
      "line": "7701",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650886@macro@USB_OTG_DTHRCTL_TXTHRLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_2",
    "location": {
      "column": "9",
      "line": "7702",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@650996@macro@USB_OTG_DTHRCTL_TXTHRLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_3",
    "location": {
      "column": "9",
      "line": "7703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651106@macro@USB_OTG_DTHRCTL_TXTHRLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_4",
    "location": {
      "column": "9",
      "line": "7704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651216@macro@USB_OTG_DTHRCTL_TXTHRLEN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_5",
    "location": {
      "column": "9",
      "line": "7705",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651326@macro@USB_OTG_DTHRCTL_TXTHRLEN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_6",
    "location": {
      "column": "9",
      "line": "7706",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651436@macro@USB_OTG_DTHRCTL_TXTHRLEN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_7",
    "location": {
      "column": "9",
      "line": "7707",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651546@macro@USB_OTG_DTHRCTL_TXTHRLEN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_TXTHRLEN_8",
    "location": {
      "column": "9",
      "line": "7708",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_TXTHRLEN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651656@macro@USB_OTG_DTHRCTL_RXTHREN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN_Pos",
    "location": {
      "column": "9",
      "line": "7709",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651737@macro@USB_OTG_DTHRCTL_RXTHREN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN_Msk",
    "location": {
      "column": "9",
      "line": "7710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651844@macro@USB_OTG_DTHRCTL_RXTHREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHREN",
    "location": {
      "column": "9",
      "line": "7711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@651959@macro@USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "location": {
      "column": "9",
      "line": "7713",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652040@macro@USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "location": {
      "column": "9",
      "line": "7714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652150@macro@USB_OTG_DTHRCTL_RXTHRLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN",
    "location": {
      "column": "9",
      "line": "7715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652263@macro@USB_OTG_DTHRCTL_RXTHRLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_0",
    "location": {
      "column": "9",
      "line": "7716",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652373@macro@USB_OTG_DTHRCTL_RXTHRLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_1",
    "location": {
      "column": "9",
      "line": "7717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652483@macro@USB_OTG_DTHRCTL_RXTHRLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_2",
    "location": {
      "column": "9",
      "line": "7718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652593@macro@USB_OTG_DTHRCTL_RXTHRLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_3",
    "location": {
      "column": "9",
      "line": "7719",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652703@macro@USB_OTG_DTHRCTL_RXTHRLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_4",
    "location": {
      "column": "9",
      "line": "7720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652813@macro@USB_OTG_DTHRCTL_RXTHRLEN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_5",
    "location": {
      "column": "9",
      "line": "7721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@652923@macro@USB_OTG_DTHRCTL_RXTHRLEN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_6",
    "location": {
      "column": "9",
      "line": "7722",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653033@macro@USB_OTG_DTHRCTL_RXTHRLEN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_7",
    "location": {
      "column": "9",
      "line": "7723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653143@macro@USB_OTG_DTHRCTL_RXTHRLEN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_RXTHRLEN_8",
    "location": {
      "column": "9",
      "line": "7724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_RXTHRLEN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653253@macro@USB_OTG_DTHRCTL_ARPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN_Pos",
    "location": {
      "column": "9",
      "line": "7725",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653334@macro@USB_OTG_DTHRCTL_ARPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN_Msk",
    "location": {
      "column": "9",
      "line": "7726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653439@macro@USB_OTG_DTHRCTL_ARPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTHRCTL_ARPEN",
    "location": {
      "column": "9",
      "line": "7727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTHRCTL_ARPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653646@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "location": {
      "column": "9",
      "line": "7730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653727@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "location": {
      "column": "9",
      "line": "7731",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@653842@macro@USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "location": {
      "column": "9",
      "line": "7732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEMPMSK_INEPTXFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654067@macro@USB_OTG_DEACHINT_IEP1INT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT_Pos",
    "location": {
      "column": "9",
      "line": "7735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654148@macro@USB_OTG_DEACHINT_IEP1INT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT_Msk",
    "location": {
      "column": "9",
      "line": "7736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654256@macro@USB_OTG_DEACHINT_IEP1INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_IEP1INT",
    "location": {
      "column": "9",
      "line": "7737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_IEP1INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654373@macro@USB_OTG_DEACHINT_OEP1INT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT_Pos",
    "location": {
      "column": "9",
      "line": "7738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654454@macro@USB_OTG_DEACHINT_OEP1INT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT_Msk",
    "location": {
      "column": "9",
      "line": "7739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654562@macro@USB_OTG_DEACHINT_OEP1INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINT_OEP1INT",
    "location": {
      "column": "9",
      "line": "7740",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINT_OEP1INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654770@macro@USB_OTG_GCCFG_PWRDWN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN_Pos",
    "location": {
      "column": "9",
      "line": "7743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654851@macro@USB_OTG_GCCFG_PWRDWN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN_Msk",
    "location": {
      "column": "9",
      "line": "7744",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@654955@macro@USB_OTG_GCCFG_PWRDWN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_PWRDWN",
    "location": {
      "column": "9",
      "line": "7745",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_PWRDWN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655054@macro@USB_OTG_GCCFG_I2CPADEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN_Pos",
    "location": {
      "column": "9",
      "line": "7746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655135@macro@USB_OTG_GCCFG_I2CPADEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN_Msk",
    "location": {
      "column": "9",
      "line": "7747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655241@macro@USB_OTG_GCCFG_I2CPADEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_I2CPADEN",
    "location": {
      "column": "9",
      "line": "7748",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_I2CPADEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655390@macro@USB_OTG_GCCFG_VBUSASEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN_Pos",
    "location": {
      "column": "9",
      "line": "7749",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655471@macro@USB_OTG_GCCFG_VBUSASEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN_Msk",
    "location": {
      "column": "9",
      "line": "7750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655577@macro@USB_OTG_GCCFG_VBUSASEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSASEN",
    "location": {
      "column": "9",
      "line": "7751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSASEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655696@macro@USB_OTG_GCCFG_VBUSBSEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN_Pos",
    "location": {
      "column": "9",
      "line": "7752",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655777@macro@USB_OTG_GCCFG_VBUSBSEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN_Msk",
    "location": {
      "column": "9",
      "line": "7753",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@655883@macro@USB_OTG_GCCFG_VBUSBSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_VBUSBSEN",
    "location": {
      "column": "9",
      "line": "7754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_VBUSBSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656002@macro@USB_OTG_GCCFG_SOFOUTEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN_Pos",
    "location": {
      "column": "9",
      "line": "7755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656083@macro@USB_OTG_GCCFG_SOFOUTEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN_Msk",
    "location": {
      "column": "9",
      "line": "7756",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656189@macro@USB_OTG_GCCFG_SOFOUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_SOFOUTEN",
    "location": {
      "column": "9",
      "line": "7757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_SOFOUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656295@macro@USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "location": {
      "column": "9",
      "line": "7758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656376@macro@USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "location": {
      "column": "9",
      "line": "7759",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656484@macro@USB_OTG_GCCFG_NOVBUSSENS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_GCCFG_NOVBUSSENS",
    "location": {
      "column": "9",
      "line": "7760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_GCCFG_NOVBUSSENS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656696@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "location": {
      "column": "9",
      "line": "7763",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656777@macro@USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "location": {
      "column": "9",
      "line": "7764",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@656889@macro@USB_OTG_DEACHINTMSK_IEP1INTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_IEP1INTM",
    "location": {
      "column": "9",
      "line": "7765",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_IEP1INTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657014@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "location": {
      "column": "9",
      "line": "7766",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657095@macro@USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "location": {
      "column": "9",
      "line": "7767",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657207@macro@USB_OTG_DEACHINTMSK_OEP1INTM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DEACHINTMSK_OEP1INTM",
    "location": {
      "column": "9",
      "line": "7768",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DEACHINTMSK_OEP1INTM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657421@macro@USB_OTG_CID_PRODUCT_ID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID_Pos",
    "location": {
      "column": "9",
      "line": "7771",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657502@macro@USB_OTG_CID_PRODUCT_ID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID_Msk",
    "location": {
      "column": "9",
      "line": "7772",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657615@macro@USB_OTG_CID_PRODUCT_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_CID_PRODUCT_ID",
    "location": {
      "column": "9",
      "line": "7773",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_CID_PRODUCT_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657818@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7776",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@657899@macro@USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7777",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658009@macro@USB_OTG_DIEPEACHMSK1_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_XFRCM",
    "location": {
      "column": "9",
      "line": "7778",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658148@macro@USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7779",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658229@macro@USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7780",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658338@macro@USB_OTG_DIEPEACHMSK1_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_EPDM",
    "location": {
      "column": "9",
      "line": "7781",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658476@macro@USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7782",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658557@macro@USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7783",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658665@macro@USB_OTG_DIEPEACHMSK1_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TOM",
    "location": {
      "column": "9",
      "line": "7784",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658803@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7785",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658884@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7786",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@658998@macro@USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7787",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659141@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7788",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659222@macro@USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7789",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659334@macro@USB_OTG_DIEPEACHMSK1_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNMM",
    "location": {
      "column": "9",
      "line": "7790",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659475@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7791",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659556@macro@USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7792",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659668@macro@USB_OTG_DIEPEACHMSK1_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_INEPNEM",
    "location": {
      "column": "9",
      "line": "7793",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659809@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7794",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@659890@macro@USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7795",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660001@macro@USB_OTG_DIEPEACHMSK1_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_TXFURM",
    "location": {
      "column": "9",
      "line": "7796",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660141@macro@USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7797",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660222@macro@USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7798",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660330@macro@USB_OTG_DIEPEACHMSK1_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_BIM",
    "location": {
      "column": "9",
      "line": "7799",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660468@macro@USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "7800",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660549@macro@USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "7801",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660658@macro@USB_OTG_DIEPEACHMSK1_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPEACHMSK1_NAKM",
    "location": {
      "column": "9",
      "line": "7802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPEACHMSK1_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660886@macro@USB_OTG_HPRT_PCSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS_Pos",
    "location": {
      "column": "9",
      "line": "7805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@660967@macro@USB_OTG_HPRT_PCSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS_Msk",
    "location": {
      "column": "9",
      "line": "7806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661069@macro@USB_OTG_HPRT_PCSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCSTS",
    "location": {
      "column": "9",
      "line": "7807",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661184@macro@USB_OTG_HPRT_PCDET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET_Pos",
    "location": {
      "column": "9",
      "line": "7808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661265@macro@USB_OTG_HPRT_PCDET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET_Msk",
    "location": {
      "column": "9",
      "line": "7809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661367@macro@USB_OTG_HPRT_PCDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PCDET",
    "location": {
      "column": "9",
      "line": "7810",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PCDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661482@macro@USB_OTG_HPRT_PENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA_Pos",
    "location": {
      "column": "9",
      "line": "7811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661563@macro@USB_OTG_HPRT_PENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA_Msk",
    "location": {
      "column": "9",
      "line": "7812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661664@macro@USB_OTG_HPRT_PENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENA",
    "location": {
      "column": "9",
      "line": "7813",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661779@macro@USB_OTG_HPRT_PENCHNG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG_Pos",
    "location": {
      "column": "9",
      "line": "7814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661860@macro@USB_OTG_HPRT_PENCHNG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG_Msk",
    "location": {
      "column": "9",
      "line": "7815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@661964@macro@USB_OTG_HPRT_PENCHNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PENCHNG",
    "location": {
      "column": "9",
      "line": "7816",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PENCHNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662079@macro@USB_OTG_HPRT_POCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA_Pos",
    "location": {
      "column": "9",
      "line": "7817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662160@macro@USB_OTG_HPRT_POCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA_Msk",
    "location": {
      "column": "9",
      "line": "7818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662261@macro@USB_OTG_HPRT_POCA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCA",
    "location": {
      "column": "9",
      "line": "7819",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662376@macro@USB_OTG_HPRT_POCCHNG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG_Pos",
    "location": {
      "column": "9",
      "line": "7820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662457@macro@USB_OTG_HPRT_POCCHNG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG_Msk",
    "location": {
      "column": "9",
      "line": "7821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662561@macro@USB_OTG_HPRT_POCCHNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_POCCHNG",
    "location": {
      "column": "9",
      "line": "7822",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_POCCHNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662676@macro@USB_OTG_HPRT_PRES_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES_Pos",
    "location": {
      "column": "9",
      "line": "7823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRES_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662757@macro@USB_OTG_HPRT_PRES_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES_Msk",
    "location": {
      "column": "9",
      "line": "7824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRES_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662858@macro@USB_OTG_HPRT_PRES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRES",
    "location": {
      "column": "9",
      "line": "7825",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@662973@macro@USB_OTG_HPRT_PSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP_Pos",
    "location": {
      "column": "9",
      "line": "7826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663054@macro@USB_OTG_HPRT_PSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP_Msk",
    "location": {
      "column": "9",
      "line": "7827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663156@macro@USB_OTG_HPRT_PSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSUSP",
    "location": {
      "column": "9",
      "line": "7828",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663271@macro@USB_OTG_HPRT_PRST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST_Pos",
    "location": {
      "column": "9",
      "line": "7829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663352@macro@USB_OTG_HPRT_PRST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST_Msk",
    "location": {
      "column": "9",
      "line": "7830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663453@macro@USB_OTG_HPRT_PRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PRST",
    "location": {
      "column": "9",
      "line": "7831",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663570@macro@USB_OTG_HPRT_PLSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_Pos",
    "location": {
      "column": "9",
      "line": "7833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663651@macro@USB_OTG_HPRT_PLSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_Msk",
    "location": {
      "column": "9",
      "line": "7834",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663753@macro@USB_OTG_HPRT_PLSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS",
    "location": {
      "column": "9",
      "line": "7835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663868@macro@USB_OTG_HPRT_PLSTS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_0",
    "location": {
      "column": "9",
      "line": "7836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@663970@macro@USB_OTG_HPRT_PLSTS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PLSTS_1",
    "location": {
      "column": "9",
      "line": "7837",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PLSTS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664072@macro@USB_OTG_HPRT_PPWR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR_Pos",
    "location": {
      "column": "9",
      "line": "7838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664153@macro@USB_OTG_HPRT_PPWR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR_Msk",
    "location": {
      "column": "9",
      "line": "7839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664254@macro@USB_OTG_HPRT_PPWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PPWR",
    "location": {
      "column": "9",
      "line": "7840",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PPWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664371@macro@USB_OTG_HPRT_PTCTL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_Pos",
    "location": {
      "column": "9",
      "line": "7842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664452@macro@USB_OTG_HPRT_PTCTL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_Msk",
    "location": {
      "column": "9",
      "line": "7843",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664554@macro@USB_OTG_HPRT_PTCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL",
    "location": {
      "column": "9",
      "line": "7844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664669@macro@USB_OTG_HPRT_PTCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_0",
    "location": {
      "column": "9",
      "line": "7845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664771@macro@USB_OTG_HPRT_PTCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_1",
    "location": {
      "column": "9",
      "line": "7846",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664873@macro@USB_OTG_HPRT_PTCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_2",
    "location": {
      "column": "9",
      "line": "7847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@664975@macro@USB_OTG_HPRT_PTCTL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PTCTL_3",
    "location": {
      "column": "9",
      "line": "7848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PTCTL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665079@macro@USB_OTG_HPRT_PSPD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_Pos",
    "location": {
      "column": "9",
      "line": "7850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665160@macro@USB_OTG_HPRT_PSPD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_Msk",
    "location": {
      "column": "9",
      "line": "7851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665261@macro@USB_OTG_HPRT_PSPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD",
    "location": {
      "column": "9",
      "line": "7852",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665376@macro@USB_OTG_HPRT_PSPD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_0",
    "location": {
      "column": "9",
      "line": "7853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665477@macro@USB_OTG_HPRT_PSPD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPRT_PSPD_1",
    "location": {
      "column": "9",
      "line": "7854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPRT_PSPD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665676@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "7857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665757@macro@USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "7858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665867@macro@USB_OTG_DOEPEACHMSK1_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_XFRCM",
    "location": {
      "column": "9",
      "line": "7859",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@665998@macro@USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "location": {
      "column": "9",
      "line": "7860",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666079@macro@USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "location": {
      "column": "9",
      "line": "7861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666188@macro@USB_OTG_DOEPEACHMSK1_EPDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_EPDM",
    "location": {
      "column": "9",
      "line": "7862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_EPDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666318@macro@USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "location": {
      "column": "9",
      "line": "7863",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666399@macro@USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "location": {
      "column": "9",
      "line": "7864",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666507@macro@USB_OTG_DOEPEACHMSK1_TOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TOM",
    "location": {
      "column": "9",
      "line": "7865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666637@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "location": {
      "column": "9",
      "line": "7866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666718@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "location": {
      "column": "9",
      "line": "7867",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666832@macro@USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "location": {
      "column": "9",
      "line": "7868",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_ITTXFEMSK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@666967@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "location": {
      "column": "9",
      "line": "7869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667048@macro@USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "location": {
      "column": "9",
      "line": "7870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667160@macro@USB_OTG_DOEPEACHMSK1_INEPNMM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNMM",
    "location": {
      "column": "9",
      "line": "7871",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNMM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667293@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "location": {
      "column": "9",
      "line": "7872",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667374@macro@USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "location": {
      "column": "9",
      "line": "7873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667486@macro@USB_OTG_DOEPEACHMSK1_INEPNEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_INEPNEM",
    "location": {
      "column": "9",
      "line": "7874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_INEPNEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667619@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "location": {
      "column": "9",
      "line": "7875",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667700@macro@USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "location": {
      "column": "9",
      "line": "7876",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667811@macro@USB_OTG_DOEPEACHMSK1_TXFURM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_TXFURM",
    "location": {
      "column": "9",
      "line": "7877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_TXFURM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@667943@macro@USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "location": {
      "column": "9",
      "line": "7878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668024@macro@USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "location": {
      "column": "9",
      "line": "7879",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668132@macro@USB_OTG_DOEPEACHMSK1_BIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BIM",
    "location": {
      "column": "9",
      "line": "7880",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668262@macro@USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "location": {
      "column": "9",
      "line": "7881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668343@macro@USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "location": {
      "column": "9",
      "line": "7882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668453@macro@USB_OTG_DOEPEACHMSK1_BERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_BERRM",
    "location": {
      "column": "9",
      "line": "7883",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_BERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668584@macro@USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "7884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668665@macro@USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "7885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668774@macro@USB_OTG_DOEPEACHMSK1_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NAKM",
    "location": {
      "column": "9",
      "line": "7886",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668904@macro@USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "location": {
      "column": "9",
      "line": "7887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@668985@macro@USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "location": {
      "column": "9",
      "line": "7888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669095@macro@USB_OTG_DOEPEACHMSK1_NYETM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPEACHMSK1_NYETM",
    "location": {
      "column": "9",
      "line": "7889",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPEACHMSK1_NYETM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669320@macro@USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "location": {
      "column": "9",
      "line": "7892",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669401@macro@USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "location": {
      "column": "9",
      "line": "7893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669510@macro@USB_OTG_HPTXFSIZ_PTXSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXSA",
    "location": {
      "column": "9",
      "line": "7894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669644@macro@USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "location": {
      "column": "9",
      "line": "7895",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669725@macro@USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "location": {
      "column": "9",
      "line": "7896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@669834@macro@USB_OTG_HPTXFSIZ_PTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HPTXFSIZ_PTXFD",
    "location": {
      "column": "9",
      "line": "7897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HPTXFSIZ_PTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670061@macro@USB_OTG_DIEPCTL_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "7900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670142@macro@USB_OTG_DIEPCTL_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "7901",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670249@macro@USB_OTG_DIEPCTL_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_MPSIZ",
    "location": {
      "column": "9",
      "line": "7902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670370@macro@USB_OTG_DIEPCTL_USBAEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP_Pos",
    "location": {
      "column": "9",
      "line": "7903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670451@macro@USB_OTG_DIEPCTL_USBAEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP_Msk",
    "location": {
      "column": "9",
      "line": "7904",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670557@macro@USB_OTG_DIEPCTL_USBAEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_USBAEP",
    "location": {
      "column": "9",
      "line": "7905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_USBAEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670678@macro@USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "location": {
      "column": "9",
      "line": "7906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670759@macro@USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "location": {
      "column": "9",
      "line": "7907",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670869@macro@USB_OTG_DIEPCTL_EONUM_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EONUM_DPID",
    "location": {
      "column": "9",
      "line": "7908",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EONUM_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@670991@macro@USB_OTG_DIEPCTL_NAKSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS_Pos",
    "location": {
      "column": "9",
      "line": "7909",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671072@macro@USB_OTG_DIEPCTL_NAKSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS_Msk",
    "location": {
      "column": "9",
      "line": "7910",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671178@macro@USB_OTG_DIEPCTL_NAKSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_NAKSTS",
    "location": {
      "column": "9",
      "line": "7911",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_NAKSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671301@macro@USB_OTG_DIEPCTL_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "7913",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671382@macro@USB_OTG_DIEPCTL_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "7914",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671487@macro@USB_OTG_DIEPCTL_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP",
    "location": {
      "column": "9",
      "line": "7915",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671608@macro@USB_OTG_DIEPCTL_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_0",
    "location": {
      "column": "9",
      "line": "7916",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671713@macro@USB_OTG_DIEPCTL_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPTYP_1",
    "location": {
      "column": "9",
      "line": "7917",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671818@macro@USB_OTG_DIEPCTL_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL_Pos",
    "location": {
      "column": "9",
      "line": "7918",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@671899@macro@USB_OTG_DIEPCTL_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL_Msk",
    "location": {
      "column": "9",
      "line": "7919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672004@macro@USB_OTG_DIEPCTL_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_STALL",
    "location": {
      "column": "9",
      "line": "7920",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672127@macro@USB_OTG_DIEPCTL_TXFNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_Pos",
    "location": {
      "column": "9",
      "line": "7922",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672208@macro@USB_OTG_DIEPCTL_TXFNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_Msk",
    "location": {
      "column": "9",
      "line": "7923",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672314@macro@USB_OTG_DIEPCTL_TXFNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM",
    "location": {
      "column": "9",
      "line": "7924",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672435@macro@USB_OTG_DIEPCTL_TXFNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_0",
    "location": {
      "column": "9",
      "line": "7925",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672541@macro@USB_OTG_DIEPCTL_TXFNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_1",
    "location": {
      "column": "9",
      "line": "7926",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672647@macro@USB_OTG_DIEPCTL_TXFNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_2",
    "location": {
      "column": "9",
      "line": "7927",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672753@macro@USB_OTG_DIEPCTL_TXFNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_TXFNUM_3",
    "location": {
      "column": "9",
      "line": "7928",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_TXFNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672859@macro@USB_OTG_DIEPCTL_CNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK_Pos",
    "location": {
      "column": "9",
      "line": "7929",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@672940@macro@USB_OTG_DIEPCTL_CNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK_Msk",
    "location": {
      "column": "9",
      "line": "7930",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673044@macro@USB_OTG_DIEPCTL_CNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_CNAK",
    "location": {
      "column": "9",
      "line": "7931",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_CNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673165@macro@USB_OTG_DIEPCTL_SNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK_Pos",
    "location": {
      "column": "9",
      "line": "7932",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673246@macro@USB_OTG_DIEPCTL_SNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK_Msk",
    "location": {
      "column": "9",
      "line": "7933",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673350@macro@USB_OTG_DIEPCTL_SNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SNAK",
    "location": {
      "column": "9",
      "line": "7934",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673446@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "location": {
      "column": "9",
      "line": "7935",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673527@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "location": {
      "column": "9",
      "line": "7936",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673641@macro@USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "location": {
      "column": "9",
      "line": "7937",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SD0PID_SEVNFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673767@macro@USB_OTG_DIEPCTL_SODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "7938",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673848@macro@USB_OTG_DIEPCTL_SODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "7939",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@673955@macro@USB_OTG_DIEPCTL_SODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_SODDFRM",
    "location": {
      "column": "9",
      "line": "7940",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_SODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674076@macro@USB_OTG_DIEPCTL_EPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS_Pos",
    "location": {
      "column": "9",
      "line": "7941",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674157@macro@USB_OTG_DIEPCTL_EPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS_Msk",
    "location": {
      "column": "9",
      "line": "7942",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674262@macro@USB_OTG_DIEPCTL_EPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPDIS",
    "location": {
      "column": "9",
      "line": "7943",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674383@macro@USB_OTG_DIEPCTL_EPENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA_Pos",
    "location": {
      "column": "9",
      "line": "7944",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674464@macro@USB_OTG_DIEPCTL_EPENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA_Msk",
    "location": {
      "column": "9",
      "line": "7945",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674569@macro@USB_OTG_DIEPCTL_EPENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPCTL_EPENA",
    "location": {
      "column": "9",
      "line": "7946",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPCTL_EPENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674782@macro@USB_OTG_HCCHAR_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "7949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674863@macro@USB_OTG_HCCHAR_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "7950",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@674969@macro@USB_OTG_HCCHAR_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MPSIZ",
    "location": {
      "column": "9",
      "line": "7951",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675079@macro@USB_OTG_HCCHAR_EPNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_Pos",
    "location": {
      "column": "9",
      "line": "7953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675160@macro@USB_OTG_HCCHAR_EPNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_Msk",
    "location": {
      "column": "9",
      "line": "7954",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675264@macro@USB_OTG_HCCHAR_EPNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM",
    "location": {
      "column": "9",
      "line": "7955",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675368@macro@USB_OTG_HCCHAR_EPNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_0",
    "location": {
      "column": "9",
      "line": "7956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675472@macro@USB_OTG_HCCHAR_EPNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_1",
    "location": {
      "column": "9",
      "line": "7957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675576@macro@USB_OTG_HCCHAR_EPNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_2",
    "location": {
      "column": "9",
      "line": "7958",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675680@macro@USB_OTG_HCCHAR_EPNUM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPNUM_3",
    "location": {
      "column": "9",
      "line": "7959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPNUM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675784@macro@USB_OTG_HCCHAR_EPDIR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR_Pos",
    "location": {
      "column": "9",
      "line": "7960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675865@macro@USB_OTG_HCCHAR_EPDIR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR_Msk",
    "location": {
      "column": "9",
      "line": "7961",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@675969@macro@USB_OTG_HCCHAR_EPDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPDIR",
    "location": {
      "column": "9",
      "line": "7962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676076@macro@USB_OTG_HCCHAR_LSDEV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV_Pos",
    "location": {
      "column": "9",
      "line": "7963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676157@macro@USB_OTG_HCCHAR_LSDEV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV_Msk",
    "location": {
      "column": "9",
      "line": "7964",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676261@macro@USB_OTG_HCCHAR_LSDEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_LSDEV",
    "location": {
      "column": "9",
      "line": "7965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_LSDEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676368@macro@USB_OTG_HCCHAR_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "7967",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676449@macro@USB_OTG_HCCHAR_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "7968",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676553@macro@USB_OTG_HCCHAR_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP",
    "location": {
      "column": "9",
      "line": "7969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676655@macro@USB_OTG_HCCHAR_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_0",
    "location": {
      "column": "9",
      "line": "7970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676759@macro@USB_OTG_HCCHAR_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_EPTYP_1",
    "location": {
      "column": "9",
      "line": "7971",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676865@macro@USB_OTG_HCCHAR_MC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_Pos",
    "location": {
      "column": "9",
      "line": "7973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@676946@macro@USB_OTG_HCCHAR_MC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_Msk",
    "location": {
      "column": "9",
      "line": "7974",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677047@macro@USB_OTG_HCCHAR_MC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC",
    "location": {
      "column": "9",
      "line": "7975",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677171@macro@USB_OTG_HCCHAR_MC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_0",
    "location": {
      "column": "9",
      "line": "7976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677272@macro@USB_OTG_HCCHAR_MC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_MC_1",
    "location": {
      "column": "9",
      "line": "7977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_MC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677375@macro@USB_OTG_HCCHAR_DAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_Pos",
    "location": {
      "column": "9",
      "line": "7979",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677456@macro@USB_OTG_HCCHAR_DAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_Msk",
    "location": {
      "column": "9",
      "line": "7980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677559@macro@USB_OTG_HCCHAR_DAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD",
    "location": {
      "column": "9",
      "line": "7981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677662@macro@USB_OTG_HCCHAR_DAD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_0",
    "location": {
      "column": "9",
      "line": "7982",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677765@macro@USB_OTG_HCCHAR_DAD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_1",
    "location": {
      "column": "9",
      "line": "7983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677868@macro@USB_OTG_HCCHAR_DAD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_2",
    "location": {
      "column": "9",
      "line": "7984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@677971@macro@USB_OTG_HCCHAR_DAD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_3",
    "location": {
      "column": "9",
      "line": "7985",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678074@macro@USB_OTG_HCCHAR_DAD_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_4",
    "location": {
      "column": "9",
      "line": "7986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678177@macro@USB_OTG_HCCHAR_DAD_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_5",
    "location": {
      "column": "9",
      "line": "7987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678280@macro@USB_OTG_HCCHAR_DAD_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_DAD_6",
    "location": {
      "column": "9",
      "line": "7988",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_DAD_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678383@macro@USB_OTG_HCCHAR_ODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "7989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678464@macro@USB_OTG_HCCHAR_ODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "7990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678569@macro@USB_OTG_HCCHAR_ODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_ODDFRM",
    "location": {
      "column": "9",
      "line": "7991",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_ODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678667@macro@USB_OTG_HCCHAR_CHDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS_Pos",
    "location": {
      "column": "9",
      "line": "7992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678748@macro@USB_OTG_HCCHAR_CHDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS_Msk",
    "location": {
      "column": "9",
      "line": "7993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678852@macro@USB_OTG_HCCHAR_CHDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHDIS",
    "location": {
      "column": "9",
      "line": "7994",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@678956@macro@USB_OTG_HCCHAR_CHENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA_Pos",
    "location": {
      "column": "9",
      "line": "7995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679037@macro@USB_OTG_HCCHAR_CHENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA_Msk",
    "location": {
      "column": "9",
      "line": "7996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679141@macro@USB_OTG_HCCHAR_CHENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCCHAR_CHENA",
    "location": {
      "column": "9",
      "line": "7997",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCCHAR_CHENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679338@macro@USB_OTG_HCSPLT_PRTADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_Pos",
    "location": {
      "column": "9",
      "line": "8001",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679419@macro@USB_OTG_HCSPLT_PRTADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_Msk",
    "location": {
      "column": "9",
      "line": "8002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679526@macro@USB_OTG_HCSPLT_PRTADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR",
    "location": {
      "column": "9",
      "line": "8003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679627@macro@USB_OTG_HCSPLT_PRTADDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_0",
    "location": {
      "column": "9",
      "line": "8004",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679734@macro@USB_OTG_HCSPLT_PRTADDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_1",
    "location": {
      "column": "9",
      "line": "8005",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679841@macro@USB_OTG_HCSPLT_PRTADDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_2",
    "location": {
      "column": "9",
      "line": "8006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@679948@macro@USB_OTG_HCSPLT_PRTADDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_3",
    "location": {
      "column": "9",
      "line": "8007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680055@macro@USB_OTG_HCSPLT_PRTADDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_4",
    "location": {
      "column": "9",
      "line": "8008",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680162@macro@USB_OTG_HCSPLT_PRTADDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_5",
    "location": {
      "column": "9",
      "line": "8009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680269@macro@USB_OTG_HCSPLT_PRTADDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_PRTADDR_6",
    "location": {
      "column": "9",
      "line": "8010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_PRTADDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680378@macro@USB_OTG_HCSPLT_HUBADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_Pos",
    "location": {
      "column": "9",
      "line": "8012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680459@macro@USB_OTG_HCSPLT_HUBADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_Msk",
    "location": {
      "column": "9",
      "line": "8013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680566@macro@USB_OTG_HCSPLT_HUBADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR",
    "location": {
      "column": "9",
      "line": "8014",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680666@macro@USB_OTG_HCSPLT_HUBADDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_0",
    "location": {
      "column": "9",
      "line": "8015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680773@macro@USB_OTG_HCSPLT_HUBADDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_1",
    "location": {
      "column": "9",
      "line": "8016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680880@macro@USB_OTG_HCSPLT_HUBADDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_2",
    "location": {
      "column": "9",
      "line": "8017",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@680987@macro@USB_OTG_HCSPLT_HUBADDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_3",
    "location": {
      "column": "9",
      "line": "8018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681094@macro@USB_OTG_HCSPLT_HUBADDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_4",
    "location": {
      "column": "9",
      "line": "8019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681201@macro@USB_OTG_HCSPLT_HUBADDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_5",
    "location": {
      "column": "9",
      "line": "8020",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681308@macro@USB_OTG_HCSPLT_HUBADDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_HUBADDR_6",
    "location": {
      "column": "9",
      "line": "8021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_HUBADDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681417@macro@USB_OTG_HCSPLT_XACTPOS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_Pos",
    "location": {
      "column": "9",
      "line": "8023",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681498@macro@USB_OTG_HCSPLT_XACTPOS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_Msk",
    "location": {
      "column": "9",
      "line": "8024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681604@macro@USB_OTG_HCSPLT_XACTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS",
    "location": {
      "column": "9",
      "line": "8025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681700@macro@USB_OTG_HCSPLT_XACTPOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_0",
    "location": {
      "column": "9",
      "line": "8026",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681806@macro@USB_OTG_HCSPLT_XACTPOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_XACTPOS_1",
    "location": {
      "column": "9",
      "line": "8027",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_XACTPOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681912@macro@USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "location": {
      "column": "9",
      "line": "8028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@681993@macro@USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "location": {
      "column": "9",
      "line": "8029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682101@macro@USB_OTG_HCSPLT_COMPLSPLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_COMPLSPLT",
    "location": {
      "column": "9",
      "line": "8030",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_COMPLSPLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682207@macro@USB_OTG_HCSPLT_SPLITEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN_Pos",
    "location": {
      "column": "9",
      "line": "8031",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682288@macro@USB_OTG_HCSPLT_SPLITEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN_Msk",
    "location": {
      "column": "9",
      "line": "8032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682394@macro@USB_OTG_HCSPLT_SPLITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCSPLT_SPLITEN",
    "location": {
      "column": "9",
      "line": "8033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCSPLT_SPLITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682586@macro@USB_OTG_HCINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "8036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682667@macro@USB_OTG_HCINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "8037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682769@macro@USB_OTG_HCINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_XFRC",
    "location": {
      "column": "9",
      "line": "8038",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682876@macro@USB_OTG_HCINT_CHH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH_Pos",
    "location": {
      "column": "9",
      "line": "8039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_CHH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@682957@macro@USB_OTG_HCINT_CHH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH_Msk",
    "location": {
      "column": "9",
      "line": "8040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_CHH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683058@macro@USB_OTG_HCINT_CHH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_CHH",
    "location": {
      "column": "9",
      "line": "8041",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_CHH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683161@macro@USB_OTG_HCINT_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "8042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683242@macro@USB_OTG_HCINT_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "8043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683346@macro@USB_OTG_HCINT_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_AHBERR",
    "location": {
      "column": "9",
      "line": "8044",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683444@macro@USB_OTG_HCINT_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL_Pos",
    "location": {
      "column": "9",
      "line": "8045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683525@macro@USB_OTG_HCINT_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL_Msk",
    "location": {
      "column": "9",
      "line": "8046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683628@macro@USB_OTG_HCINT_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_STALL",
    "location": {
      "column": "9",
      "line": "8047",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683750@macro@USB_OTG_HCINT_NAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK_Pos",
    "location": {
      "column": "9",
      "line": "8048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683831@macro@USB_OTG_HCINT_NAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK_Msk",
    "location": {
      "column": "9",
      "line": "8049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@683932@macro@USB_OTG_HCINT_NAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NAK",
    "location": {
      "column": "9",
      "line": "8050",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684052@macro@USB_OTG_HCINT_ACK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK_Pos",
    "location": {
      "column": "9",
      "line": "8051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_ACK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684133@macro@USB_OTG_HCINT_ACK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK_Msk",
    "location": {
      "column": "9",
      "line": "8052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_ACK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684234@macro@USB_OTG_HCINT_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_ACK",
    "location": {
      "column": "9",
      "line": "8053",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684366@macro@USB_OTG_HCINT_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET_Pos",
    "location": {
      "column": "9",
      "line": "8054",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684447@macro@USB_OTG_HCINT_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET_Msk",
    "location": {
      "column": "9",
      "line": "8055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684549@macro@USB_OTG_HCINT_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_NYET",
    "location": {
      "column": "9",
      "line": "8056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684665@macro@USB_OTG_HCINT_TXERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR_Pos",
    "location": {
      "column": "9",
      "line": "8057",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684746@macro@USB_OTG_HCINT_TXERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR_Msk",
    "location": {
      "column": "9",
      "line": "8058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684849@macro@USB_OTG_HCINT_TXERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_TXERR",
    "location": {
      "column": "9",
      "line": "8059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_TXERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@684955@macro@USB_OTG_HCINT_BBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR_Pos",
    "location": {
      "column": "9",
      "line": "8060",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685036@macro@USB_OTG_HCINT_BBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR_Msk",
    "location": {
      "column": "9",
      "line": "8061",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685139@macro@USB_OTG_HCINT_BBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_BBERR",
    "location": {
      "column": "9",
      "line": "8062",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_BBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685240@macro@USB_OTG_HCINT_FRMOR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR_Pos",
    "location": {
      "column": "9",
      "line": "8063",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685321@macro@USB_OTG_HCINT_FRMOR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR_Msk",
    "location": {
      "column": "9",
      "line": "8064",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685424@macro@USB_OTG_HCINT_FRMOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_FRMOR",
    "location": {
      "column": "9",
      "line": "8065",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_FRMOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685526@macro@USB_OTG_HCINT_DTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR_Pos",
    "location": {
      "column": "9",
      "line": "8066",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685607@macro@USB_OTG_HCINT_DTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR_Msk",
    "location": {
      "column": "9",
      "line": "8067",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685710@macro@USB_OTG_HCINT_DTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINT_DTERR",
    "location": {
      "column": "9",
      "line": "8068",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINT_DTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685909@macro@USB_OTG_DIEPINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "8071",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@685990@macro@USB_OTG_DIEPINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "8072",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686094@macro@USB_OTG_DIEPINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_XFRC",
    "location": {
      "column": "9",
      "line": "8073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686211@macro@USB_OTG_DIEPINT_EPDISD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD_Pos",
    "location": {
      "column": "9",
      "line": "8074",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686292@macro@USB_OTG_DIEPINT_EPDISD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD_Msk",
    "location": {
      "column": "9",
      "line": "8075",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686398@macro@USB_OTG_DIEPINT_EPDISD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_EPDISD",
    "location": {
      "column": "9",
      "line": "8076",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_EPDISD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686514@macro@USB_OTG_DIEPINT_TOC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC_Pos",
    "location": {
      "column": "9",
      "line": "8077",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686595@macro@USB_OTG_DIEPINT_TOC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC_Msk",
    "location": {
      "column": "9",
      "line": "8078",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686698@macro@USB_OTG_DIEPINT_TOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TOC",
    "location": {
      "column": "9",
      "line": "8079",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686804@macro@USB_OTG_DIEPINT_ITTXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE_Pos",
    "location": {
      "column": "9",
      "line": "8080",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686885@macro@USB_OTG_DIEPINT_ITTXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE_Msk",
    "location": {
      "column": "9",
      "line": "8081",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@686991@macro@USB_OTG_DIEPINT_ITTXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_ITTXFE",
    "location": {
      "column": "9",
      "line": "8082",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_ITTXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687118@macro@USB_OTG_DIEPINT_INEPNE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE_Pos",
    "location": {
      "column": "9",
      "line": "8083",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687199@macro@USB_OTG_DIEPINT_INEPNE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE_Msk",
    "location": {
      "column": "9",
      "line": "8084",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687305@macro@USB_OTG_DIEPINT_INEPNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_INEPNE",
    "location": {
      "column": "9",
      "line": "8085",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_INEPNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687419@macro@USB_OTG_DIEPINT_TXFE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE_Pos",
    "location": {
      "column": "9",
      "line": "8086",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687500@macro@USB_OTG_DIEPINT_TXFE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE_Msk",
    "location": {
      "column": "9",
      "line": "8087",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687604@macro@USB_OTG_DIEPINT_TXFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFE",
    "location": {
      "column": "9",
      "line": "8088",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687712@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "location": {
      "column": "9",
      "line": "8089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687793@macro@USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "location": {
      "column": "9",
      "line": "8090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@687903@macro@USB_OTG_DIEPINT_TXFIFOUDRN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_TXFIFOUDRN",
    "location": {
      "column": "9",
      "line": "8091",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_TXFIFOUDRN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688015@macro@USB_OTG_DIEPINT_BNA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA_Pos",
    "location": {
      "column": "9",
      "line": "8092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688096@macro@USB_OTG_DIEPINT_BNA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA_Msk",
    "location": {
      "column": "9",
      "line": "8093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688199@macro@USB_OTG_DIEPINT_BNA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BNA",
    "location": {
      "column": "9",
      "line": "8094",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BNA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688318@macro@USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "location": {
      "column": "9",
      "line": "8095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688399@macro@USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "location": {
      "column": "9",
      "line": "8096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688508@macro@USB_OTG_DIEPINT_PKTDRPSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_PKTDRPSTS",
    "location": {
      "column": "9",
      "line": "8097",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_PKTDRPSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688618@macro@USB_OTG_DIEPINT_BERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR_Pos",
    "location": {
      "column": "9",
      "line": "8098",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688699@macro@USB_OTG_DIEPINT_BERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR_Msk",
    "location": {
      "column": "9",
      "line": "8099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688803@macro@USB_OTG_DIEPINT_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_BERR",
    "location": {
      "column": "9",
      "line": "8100",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688914@macro@USB_OTG_DIEPINT_NAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK_Pos",
    "location": {
      "column": "9",
      "line": "8101",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@688995@macro@USB_OTG_DIEPINT_NAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK_Msk",
    "location": {
      "column": "9",
      "line": "8102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689098@macro@USB_OTG_DIEPINT_NAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPINT_NAK",
    "location": {
      "column": "9",
      "line": "8103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPINT_NAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689293@macro@USB_OTG_HCINTMSK_XFRCM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM_Pos",
    "location": {
      "column": "9",
      "line": "8106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689374@macro@USB_OTG_HCINTMSK_XFRCM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM_Msk",
    "location": {
      "column": "9",
      "line": "8107",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689480@macro@USB_OTG_HCINTMSK_XFRCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_XFRCM",
    "location": {
      "column": "9",
      "line": "8108",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_XFRCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689592@macro@USB_OTG_HCINTMSK_CHHM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM_Pos",
    "location": {
      "column": "9",
      "line": "8109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689673@macro@USB_OTG_HCINTMSK_CHHM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM_Msk",
    "location": {
      "column": "9",
      "line": "8110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689778@macro@USB_OTG_HCINTMSK_CHHM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_CHHM",
    "location": {
      "column": "9",
      "line": "8111",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_CHHM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689886@macro@USB_OTG_HCINTMSK_AHBERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR_Pos",
    "location": {
      "column": "9",
      "line": "8112",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@689967@macro@USB_OTG_HCINTMSK_AHBERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR_Msk",
    "location": {
      "column": "9",
      "line": "8113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690074@macro@USB_OTG_HCINTMSK_AHBERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_AHBERR",
    "location": {
      "column": "9",
      "line": "8114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_AHBERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690172@macro@USB_OTG_HCINTMSK_STALLM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM_Pos",
    "location": {
      "column": "9",
      "line": "8115",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690253@macro@USB_OTG_HCINTMSK_STALLM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM_Msk",
    "location": {
      "column": "9",
      "line": "8116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690360@macro@USB_OTG_HCINTMSK_STALLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_STALLM",
    "location": {
      "column": "9",
      "line": "8117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_STALLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690487@macro@USB_OTG_HCINTMSK_NAKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM_Pos",
    "location": {
      "column": "9",
      "line": "8118",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690568@macro@USB_OTG_HCINTMSK_NAKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM_Msk",
    "location": {
      "column": "9",
      "line": "8119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690673@macro@USB_OTG_HCINTMSK_NAKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NAKM",
    "location": {
      "column": "9",
      "line": "8120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NAKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690798@macro@USB_OTG_HCINTMSK_ACKM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM_Pos",
    "location": {
      "column": "9",
      "line": "8121",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690879@macro@USB_OTG_HCINTMSK_ACKM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM_Msk",
    "location": {
      "column": "9",
      "line": "8122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@690984@macro@USB_OTG_HCINTMSK_ACKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_ACKM",
    "location": {
      "column": "9",
      "line": "8123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_ACKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691121@macro@USB_OTG_HCINTMSK_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET_Pos",
    "location": {
      "column": "9",
      "line": "8124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691202@macro@USB_OTG_HCINTMSK_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET_Msk",
    "location": {
      "column": "9",
      "line": "8125",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691307@macro@USB_OTG_HCINTMSK_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_NYET",
    "location": {
      "column": "9",
      "line": "8126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691428@macro@USB_OTG_HCINTMSK_TXERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM_Pos",
    "location": {
      "column": "9",
      "line": "8127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691509@macro@USB_OTG_HCINTMSK_TXERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM_Msk",
    "location": {
      "column": "9",
      "line": "8128",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691616@macro@USB_OTG_HCINTMSK_TXERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_TXERRM",
    "location": {
      "column": "9",
      "line": "8129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_TXERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691727@macro@USB_OTG_HCINTMSK_BBERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM_Pos",
    "location": {
      "column": "9",
      "line": "8130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691808@macro@USB_OTG_HCINTMSK_BBERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM_Msk",
    "location": {
      "column": "9",
      "line": "8131",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@691915@macro@USB_OTG_HCINTMSK_BBERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_BBERRM",
    "location": {
      "column": "9",
      "line": "8132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_BBERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692021@macro@USB_OTG_HCINTMSK_FRMORM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM_Pos",
    "location": {
      "column": "9",
      "line": "8133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692102@macro@USB_OTG_HCINTMSK_FRMORM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM_Msk",
    "location": {
      "column": "9",
      "line": "8134",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692209@macro@USB_OTG_HCINTMSK_FRMORM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_FRMORM",
    "location": {
      "column": "9",
      "line": "8135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_FRMORM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692316@macro@USB_OTG_HCINTMSK_DTERRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM_Pos",
    "location": {
      "column": "9",
      "line": "8136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692397@macro@USB_OTG_HCINTMSK_DTERRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM_Msk",
    "location": {
      "column": "9",
      "line": "8137",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692504@macro@USB_OTG_HCINTMSK_DTERRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCINTMSK_DTERRM",
    "location": {
      "column": "9",
      "line": "8138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCINTMSK_DTERRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692711@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692792@macro@USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8143",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@692903@macro@USB_OTG_DIEPTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693005@macro@USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693086@macro@USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8146",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693195@macro@USB_OTG_DIEPTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693296@macro@USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "location": {
      "column": "9",
      "line": "8148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693377@macro@USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "location": {
      "column": "9",
      "line": "8149",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693484@macro@USB_OTG_DIEPTSIZ_MULCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTSIZ_MULCNT",
    "location": {
      "column": "9",
      "line": "8150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTSIZ_MULCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693675@macro@USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8152",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693756@macro@USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8153",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693865@macro@USB_OTG_HCTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8154",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@693967@macro@USB_OTG_HCTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8155",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694048@macro@USB_OTG_HCTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8156",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694155@macro@USB_OTG_HCTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8157",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694256@macro@USB_OTG_HCTSIZ_DOPING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING_Pos",
    "location": {
      "column": "9",
      "line": "8158",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694337@macro@USB_OTG_HCTSIZ_DOPING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING_Msk",
    "location": {
      "column": "9",
      "line": "8159",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694442@macro@USB_OTG_HCTSIZ_DOPING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DOPING",
    "location": {
      "column": "9",
      "line": "8160",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DOPING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694538@macro@USB_OTG_HCTSIZ_DPID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_Pos",
    "location": {
      "column": "9",
      "line": "8161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694619@macro@USB_OTG_HCTSIZ_DPID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_Msk",
    "location": {
      "column": "9",
      "line": "8162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694722@macro@USB_OTG_HCTSIZ_DPID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID",
    "location": {
      "column": "9",
      "line": "8163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694819@macro@USB_OTG_HCTSIZ_DPID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_0",
    "location": {
      "column": "9",
      "line": "8164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@694922@macro@USB_OTG_HCTSIZ_DPID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCTSIZ_DPID_1",
    "location": {
      "column": "9",
      "line": "8165",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCTSIZ_DPID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695118@macro@USB_OTG_DIEPDMA_DMAADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR_Pos",
    "location": {
      "column": "9",
      "line": "8168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695199@macro@USB_OTG_DIEPDMA_DMAADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR_Msk",
    "location": {
      "column": "9",
      "line": "8169",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695313@macro@USB_OTG_DIEPDMA_DMAADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPDMA_DMAADDR",
    "location": {
      "column": "9",
      "line": "8170",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPDMA_DMAADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695504@macro@USB_OTG_HCDMA_DMAADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR_Pos",
    "location": {
      "column": "9",
      "line": "8173",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695585@macro@USB_OTG_HCDMA_DMAADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR_Msk",
    "location": {
      "column": "9",
      "line": "8174",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695697@macro@USB_OTG_HCDMA_DMAADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_HCDMA_DMAADDR",
    "location": {
      "column": "9",
      "line": "8175",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_HCDMA_DMAADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695890@macro@USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "location": {
      "column": "9",
      "line": "8178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@695971@macro@USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "location": {
      "column": "9",
      "line": "8179",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696083@macro@USB_OTG_DTXFSTS_INEPTFSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DTXFSTS_INEPTFSAV",
    "location": {
      "column": "9",
      "line": "8180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DTXFSTS_INEPTFSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696299@macro@USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "location": {
      "column": "9",
      "line": "8183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696380@macro@USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "location": {
      "column": "9",
      "line": "8184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696491@macro@USB_OTG_DIEPTXF_INEPTXSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXSA",
    "location": {
      "column": "9",
      "line": "8185",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696624@macro@USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "location": {
      "column": "9",
      "line": "8186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696705@macro@USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "location": {
      "column": "9",
      "line": "8187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@696816@macro@USB_OTG_DIEPTXF_INEPTXFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DIEPTXF_INEPTXFD",
    "location": {
      "column": "9",
      "line": "8188",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DIEPTXF_INEPTXFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697024@macro@USB_OTG_DOEPCTL_MPSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697105@macro@USB_OTG_DOEPCTL_MPSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697212@macro@USB_OTG_DOEPCTL_MPSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_MPSIZ",
    "location": {
      "column": "9",
      "line": "8194",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_MPSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697342@macro@USB_OTG_DOEPCTL_USBAEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP_Pos",
    "location": {
      "column": "9",
      "line": "8195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697423@macro@USB_OTG_DOEPCTL_USBAEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP_Msk",
    "location": {
      "column": "9",
      "line": "8196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697529@macro@USB_OTG_DOEPCTL_USBAEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_USBAEP",
    "location": {
      "column": "9",
      "line": "8197",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_USBAEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697637@macro@USB_OTG_DOEPCTL_NAKSTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS_Pos",
    "location": {
      "column": "9",
      "line": "8198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697718@macro@USB_OTG_DOEPCTL_NAKSTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS_Msk",
    "location": {
      "column": "9",
      "line": "8199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697824@macro@USB_OTG_DOEPCTL_NAKSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_NAKSTS",
    "location": {
      "column": "9",
      "line": "8200",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_NAKSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@697923@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "location": {
      "column": "9",
      "line": "8201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698004@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "location": {
      "column": "9",
      "line": "8202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698118@macro@USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "location": {
      "column": "9",
      "line": "8203",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SD0PID_SEVNFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698225@macro@USB_OTG_DOEPCTL_SODDFRM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM_Pos",
    "location": {
      "column": "9",
      "line": "8204",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698306@macro@USB_OTG_DOEPCTL_SODDFRM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM_Msk",
    "location": {
      "column": "9",
      "line": "8205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698413@macro@USB_OTG_DOEPCTL_SODDFRM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SODDFRM",
    "location": {
      "column": "9",
      "line": "8206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SODDFRM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698515@macro@USB_OTG_DOEPCTL_EPTYP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_Pos",
    "location": {
      "column": "9",
      "line": "8207",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698596@macro@USB_OTG_DOEPCTL_EPTYP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_Msk",
    "location": {
      "column": "9",
      "line": "8208",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698701@macro@USB_OTG_DOEPCTL_EPTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP",
    "location": {
      "column": "9",
      "line": "8209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698803@macro@USB_OTG_DOEPCTL_EPTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_0",
    "location": {
      "column": "9",
      "line": "8210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@698908@macro@USB_OTG_DOEPCTL_EPTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPTYP_1",
    "location": {
      "column": "9",
      "line": "8211",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699013@macro@USB_OTG_DOEPCTL_SNPM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM_Pos",
    "location": {
      "column": "9",
      "line": "8212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699094@macro@USB_OTG_DOEPCTL_SNPM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM_Msk",
    "location": {
      "column": "9",
      "line": "8213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699198@macro@USB_OTG_DOEPCTL_SNPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNPM",
    "location": {
      "column": "9",
      "line": "8214",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699297@macro@USB_OTG_DOEPCTL_STALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL_Pos",
    "location": {
      "column": "9",
      "line": "8215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699378@macro@USB_OTG_DOEPCTL_STALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL_Msk",
    "location": {
      "column": "9",
      "line": "8216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699483@macro@USB_OTG_DOEPCTL_STALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_STALL",
    "location": {
      "column": "9",
      "line": "8217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_STALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699587@macro@USB_OTG_DOEPCTL_CNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK_Pos",
    "location": {
      "column": "9",
      "line": "8218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699668@macro@USB_OTG_DOEPCTL_CNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK_Msk",
    "location": {
      "column": "9",
      "line": "8219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699772@macro@USB_OTG_DOEPCTL_CNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_CNAK",
    "location": {
      "column": "9",
      "line": "8220",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_CNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699870@macro@USB_OTG_DOEPCTL_SNAK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK_Pos",
    "location": {
      "column": "9",
      "line": "8221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@699951@macro@USB_OTG_DOEPCTL_SNAK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK_Msk",
    "location": {
      "column": "9",
      "line": "8222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700055@macro@USB_OTG_DOEPCTL_SNAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_SNAK",
    "location": {
      "column": "9",
      "line": "8223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_SNAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700151@macro@USB_OTG_DOEPCTL_EPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS_Pos",
    "location": {
      "column": "9",
      "line": "8224",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700232@macro@USB_OTG_DOEPCTL_EPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS_Msk",
    "location": {
      "column": "9",
      "line": "8225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700337@macro@USB_OTG_DOEPCTL_EPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPDIS",
    "location": {
      "column": "9",
      "line": "8226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700442@macro@USB_OTG_DOEPCTL_EPENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA_Pos",
    "location": {
      "column": "9",
      "line": "8227",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700523@macro@USB_OTG_DOEPCTL_EPENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA_Msk",
    "location": {
      "column": "9",
      "line": "8228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700628@macro@USB_OTG_DOEPCTL_EPENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPCTL_EPENA",
    "location": {
      "column": "9",
      "line": "8229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPCTL_EPENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700825@macro@USB_OTG_DOEPINT_XFRC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC_Pos",
    "location": {
      "column": "9",
      "line": "8232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@700906@macro@USB_OTG_DOEPINT_XFRC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC_Msk",
    "location": {
      "column": "9",
      "line": "8233",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701010@macro@USB_OTG_DOEPINT_XFRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_XFRC",
    "location": {
      "column": "9",
      "line": "8234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_XFRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701127@macro@USB_OTG_DOEPINT_EPDISD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD_Pos",
    "location": {
      "column": "9",
      "line": "8235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701208@macro@USB_OTG_DOEPINT_EPDISD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD_Msk",
    "location": {
      "column": "9",
      "line": "8236",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701314@macro@USB_OTG_DOEPINT_EPDISD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_EPDISD",
    "location": {
      "column": "9",
      "line": "8237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_EPDISD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701430@macro@USB_OTG_DOEPINT_STUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP_Pos",
    "location": {
      "column": "9",
      "line": "8238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701511@macro@USB_OTG_DOEPINT_STUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP_Msk",
    "location": {
      "column": "9",
      "line": "8239",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701615@macro@USB_OTG_DOEPINT_STUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_STUP",
    "location": {
      "column": "9",
      "line": "8240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_STUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701720@macro@USB_OTG_DOEPINT_OTEPDIS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS_Pos",
    "location": {
      "column": "9",
      "line": "8241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701801@macro@USB_OTG_DOEPINT_OTEPDIS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS_Msk",
    "location": {
      "column": "9",
      "line": "8242",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@701908@macro@USB_OTG_DOEPINT_OTEPDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_OTEPDIS",
    "location": {
      "column": "9",
      "line": "8243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_OTEPDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702038@macro@USB_OTG_DOEPINT_B2BSTUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP_Pos",
    "location": {
      "column": "9",
      "line": "8244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702119@macro@USB_OTG_DOEPINT_B2BSTUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP_Msk",
    "location": {
      "column": "9",
      "line": "8245",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702226@macro@USB_OTG_DOEPINT_B2BSTUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_B2BSTUP",
    "location": {
      "column": "9",
      "line": "8246",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_B2BSTUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702350@macro@USB_OTG_DOEPINT_NYET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET_Pos",
    "location": {
      "column": "9",
      "line": "8247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702431@macro@USB_OTG_DOEPINT_NYET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET_Msk",
    "location": {
      "column": "9",
      "line": "8248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702535@macro@USB_OTG_DOEPINT_NYET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPINT_NYET",
    "location": {
      "column": "9",
      "line": "8249",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPINT_NYET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702734@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "location": {
      "column": "9",
      "line": "8253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702815@macro@USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "location": {
      "column": "9",
      "line": "8254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@702926@macro@USB_OTG_DOEPTSIZ_XFRSIZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_XFRSIZ",
    "location": {
      "column": "9",
      "line": "8255",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_XFRSIZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703028@macro@USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "location": {
      "column": "9",
      "line": "8256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703109@macro@USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "location": {
      "column": "9",
      "line": "8257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703218@macro@USB_OTG_DOEPTSIZ_PKTCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_PKTCNT",
    "location": {
      "column": "9",
      "line": "8258",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_PKTCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703321@macro@USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "location": {
      "column": "9",
      "line": "8260",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703402@macro@USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "location": {
      "column": "9",
      "line": "8261",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703510@macro@USB_OTG_DOEPTSIZ_STUPCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT",
    "location": {
      "column": "9",
      "line": "8262",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703617@macro@USB_OTG_DOEPTSIZ_STUPCNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_0",
    "location": {
      "column": "9",
      "line": "8263",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703725@macro@USB_OTG_DOEPTSIZ_STUPCNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_DOEPTSIZ_STUPCNT_1",
    "location": {
      "column": "9",
      "line": "8264",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_DOEPTSIZ_STUPCNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703918@macro@USB_OTG_PCGCCTL_STOPCLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK_Pos",
    "location": {
      "column": "9",
      "line": "8267",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@703999@macro@USB_OTG_PCGCCTL_STOPCLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK_Msk",
    "location": {
      "column": "9",
      "line": "8268",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704106@macro@USB_OTG_PCGCCTL_STOPCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_STOPCLK",
    "location": {
      "column": "9",
      "line": "8269",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_STOPCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704213@macro@USB_OTG_PCGCCTL_GATECLK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK_Pos",
    "location": {
      "column": "9",
      "line": "8270",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704294@macro@USB_OTG_PCGCCTL_GATECLK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK_Msk",
    "location": {
      "column": "9",
      "line": "8271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704401@macro@USB_OTG_PCGCCTL_GATECLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_GATECLK",
    "location": {
      "column": "9",
      "line": "8272",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_GATECLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704494@macro@USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "location": {
      "column": "9",
      "line": "8273",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704575@macro@USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "location": {
      "column": "9",
      "line": "8274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704682@macro@USB_OTG_PCGCCTL_PHYSUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_PCGCCTL_PHYSUSP",
    "location": {
      "column": "9",
      "line": "8275",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_PCGCCTL_PHYSUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@704951@macro@IS_ADC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_ADC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@705013@macro@IS_ADC_COMMON_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_COMMON_INSTANCE",
    "location": {
      "column": "9",
      "line": "8292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_ADC_COMMON_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@705165@macro@IS_CRC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8294",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_CRC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@705310@macro@IS_DMA_STREAM_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_STREAM_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_DMA_STREAM_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@706686@macro@IS_GPIO_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8316",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_GPIO_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@707174@macro@IS_I2C_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_I2C_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@707452@macro@IS_SMBUS_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMBUS_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8329",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_SMBUS_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@707597@macro@IS_I2S_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_I2S_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@708012@macro@IS_I2S_EXT_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_EXT_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_I2S_EXT_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@708175@macro@IS_I2S_ALL_INSTANCE_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_ALL_INSTANCE_EXT",
    "location": {
      "column": "9",
      "line": "8343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_I2S_ALL_INSTANCE_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@708321@macro@IS_RTC_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8347",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_RTC_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@708469@macro@IS_SPI_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_SPI_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@708881@macro@IS_TIM_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INSTANCE",
    "location": {
      "column": "9",
      "line": "8360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@709472@macro@IS_TIM_CC1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC1_INSTANCE",
    "location": {
      "column": "9",
      "line": "8370",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CC1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@710104@macro@IS_TIM_CC2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC2_INSTANCE",
    "location": {
      "column": "9",
      "line": "8380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CC2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@710580@macro@IS_TIM_CC3_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC3_INSTANCE",
    "location": {
      "column": "9",
      "line": "8388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CC3_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@711000@macro@IS_TIM_CC4_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CC4_INSTANCE",
    "location": {
      "column": "9",
      "line": "8395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CC4_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@711410@macro@IS_TIM_ADVANCED_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ADVANCED_INSTANCE",
    "location": {
      "column": "9",
      "line": "8402",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_ADVANCED_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@711559@macro@IS_TIM_XOR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_XOR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8405",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_XOR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@711979@macro@IS_TIM_DMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8412",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_DMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@712389@macro@IS_TIM_DMA_CC_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_CC_INSTANCE",
    "location": {
      "column": "9",
      "line": "8419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_DMA_CC_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@712814@macro@IS_TIM_CCDMA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCDMA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CCDMA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@713240@macro@IS_TIM_DMABURST_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMABURST_INSTANCE",
    "location": {
      "column": "9",
      "line": "8433",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_DMABURST_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@713680@macro@IS_TIM_MASTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MASTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8440",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_MASTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@714105@macro@IS_TIM_SLAVE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8447",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_SLAVE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@714593@macro@IS_TIM_32B_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_32B_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_32B_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@714819@macro@IS_TIM_ETR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ETR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8459",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_ETR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@715234@macro@IS_TIM_REMAP_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REMAP_INSTANCE",
    "location": {
      "column": "9",
      "line": "8466",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_REMAP_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@715521@macro@IS_TIM_CCX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CCX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@717594@macro@IS_TIM_CCXN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN_INSTANCE",
    "location": {
      "column": "9",
      "line": "8513",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CCXN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@717921@macro@IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "location": {
      "column": "9",
      "line": "8520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_COUNTER_MODE_SELECT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@718416@macro@IS_TIM_CLOCK_DIVISION_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "location": {
      "column": "9",
      "line": "8527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CLOCK_DIVISION_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@719129@macro@IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "location": {
      "column": "9",
      "line": "8538",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_COMMUTATION_EVENT_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@719287@macro@IS_TIM_OCXREF_CLEAR_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "location": {
      "column": "9",
      "line": "8541",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_OCXREF_CLEAR_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@719777@macro@IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "location": {
      "column": "9",
      "line": "8548",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@720355@macro@IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "location": {
      "column": "9",
      "line": "8556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@720849@macro@IS_TIM_REPETITION_COUNTER_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "location": {
      "column": "9",
      "line": "8563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_REPETITION_COUNTER_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@721011@macro@IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_ENCODER_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@721575@macro@IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "location": {
      "column": "9",
      "line": "8573",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@722078@macro@IS_TIM_BREAK_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_INSTANCE",
    "location": {
      "column": "9",
      "line": "8579",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_TIM_BREAK_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@722227@macro@IS_USART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_INSTANCE",
    "location": {
      "column": "9",
      "line": "8582",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_USART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@722504@macro@IS_UART_HALFDUPLEX_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HALFDUPLEX_INSTANCE",
    "location": {
      "column": "9",
      "line": "8587",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_UART_HALFDUPLEX_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@722752@macro@IS_UART_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_INSTANCE",
    "location": {
      "column": "9",
      "line": "8592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_UART_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@722899@macro@IS_UART_HWFLOW_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HWFLOW_INSTANCE",
    "location": {
      "column": "9",
      "line": "8595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_UART_HWFLOW_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@723184@macro@IS_UART_LIN_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_LIN_INSTANCE",
    "location": {
      "column": "9",
      "line": "8599",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_UART_LIN_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@723335@macro@IS_SMARTCARD_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SMARTCARD_INSTANCE",
    "location": {
      "column": "9",
      "line": "8602",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_SMARTCARD_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@723625@macro@IS_IRDA_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IRDA_INSTANCE",
    "location": {
      "column": "9",
      "line": "8607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_IRDA_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@723905@macro@IS_PCD_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PCD_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8612",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_PCD_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724057@macro@IS_HCD_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HCD_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8615",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_HCD_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724209@macro@IS_SDIO_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8618",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_SDIO_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724354@macro@IS_IWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8621",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_IWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724500@macro@IS_WWDG_ALL_INSTANCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_ALL_INSTANCE",
    "location": {
      "column": "9",
      "line": "8624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "IS_WWDG_ALL_INSTANCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724646@macro@USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "location": {
      "column": "9",
      "line": "8627",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS_HOST_MAX_CHANNEL_NBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724705@macro@USB_OTG_FS_MAX_IN_ENDPOINTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_MAX_IN_ENDPOINTS",
    "location": {
      "column": "9",
      "line": "8628",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS_MAX_IN_ENDPOINTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724787@macro@USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "location": {
      "column": "9",
      "line": "8629",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS_MAX_OUT_ENDPOINTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@724869@macro@USB_OTG_FS_TOTAL_FIFO_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USB_OTG_FS_TOTAL_FIFO_SIZE",
    "location": {
      "column": "9",
      "line": "8630",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "USB_OTG_FS_TOTAL_FIFO_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725010@macro@RCC_PLLCFGR_RST_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_RST_VALUE",
    "location": {
      "column": "9",
      "line": "8635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLCFGR_RST_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725066@macro@RCC_PLLI2SCFGR_RST_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_RST_VALUE",
    "location": {
      "column": "9",
      "line": "8636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLI2SCFGR_RST_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725124@macro@RCC_MAX_FREQUENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY",
    "location": {
      "column": "9",
      "line": "8638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_MAX_FREQUENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725217@macro@RCC_MAX_FREQUENCY_SCALE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY_SCALE1",
    "location": {
      "column": "9",
      "line": "8639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_MAX_FREQUENCY_SCALE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725339@macro@RCC_MAX_FREQUENCY_SCALE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY_SCALE2",
    "location": {
      "column": "9",
      "line": "8640",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_MAX_FREQUENCY_SCALE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725461@macro@RCC_MAX_FREQUENCY_SCALE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MAX_FREQUENCY_SCALE3",
    "location": {
      "column": "9",
      "line": "8641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_MAX_FREQUENCY_SCALE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725583@macro@RCC_PLLVCO_OUTPUT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_OUTPUT_MIN",
    "location": {
      "column": "9",
      "line": "8642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLVCO_OUTPUT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725684@macro@RCC_PLLVCO_INPUT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_INPUT_MIN",
    "location": {
      "column": "9",
      "line": "8643",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLVCO_INPUT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725785@macro@RCC_PLLVCO_INPUT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_INPUT_MAX",
    "location": {
      "column": "9",
      "line": "8644",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLVCO_INPUT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725886@macro@RCC_PLLVCO_OUTPUT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLVCO_OUTPUT_MAX",
    "location": {
      "column": "9",
      "line": "8645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLVCO_OUTPUT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@725989@macro@RCC_PLLN_MIN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLN_MIN_VALUE",
    "location": {
      "column": "9",
      "line": "8647",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLN_MIN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726037@macro@RCC_PLLN_MAX_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLN_MAX_VALUE",
    "location": {
      "column": "9",
      "line": "8648",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "RCC_PLLN_MAX_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726087@macro@FLASH_SCALE1_LATENCY1_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE1_LATENCY1_FREQ",
    "location": {
      "column": "9",
      "line": "8650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE1_LATENCY1_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726204@macro@FLASH_SCALE1_LATENCY2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE1_LATENCY2_FREQ",
    "location": {
      "column": "9",
      "line": "8651",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE1_LATENCY2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726321@macro@FLASH_SCALE1_LATENCY3_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE1_LATENCY3_FREQ",
    "location": {
      "column": "9",
      "line": "8652",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE1_LATENCY3_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726440@macro@FLASH_SCALE2_LATENCY1_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE2_LATENCY1_FREQ",
    "location": {
      "column": "9",
      "line": "8654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE2_LATENCY1_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726557@macro@FLASH_SCALE2_LATENCY2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE2_LATENCY2_FREQ",
    "location": {
      "column": "9",
      "line": "8655",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE2_LATENCY2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726676@macro@FLASH_SCALE3_LATENCY1_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE3_LATENCY1_FREQ",
    "location": {
      "column": "9",
      "line": "8657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE3_LATENCY1_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f411xe.h@726793@macro@FLASH_SCALE3_LATENCY2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SCALE3_LATENCY2_FREQ",
    "location": {
      "column": "9",
      "line": "8658",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\stm32f411xe.h"
    },
    "name": "FLASH_SCALE3_LATENCY2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@2189@macro@__CORE_CM4_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_GENERIC",
    "location": {
      "column": "9",
      "line": "47",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3063@macro@__CM4_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3180@macro@__CM4_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3297@macro@__CM4_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3489@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "76",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3950@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "85",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4067@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "86",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4221@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "87",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@5673@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "15",
      "line": "122",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@7447@macro@__CORE_CM4_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@8716@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "217",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@8927@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "221",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9025@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "253",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "258",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "259",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "260",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "262",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "263",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "264",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "265",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@9955@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "266",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          },
          {
            "ID": "c:@UA@APSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "267",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_251_9::_anonymous_core_cm4_h_253_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_251_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "268",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_251_9"
      },
      {
        "ID": "c:@T@APSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APSR_Type",
        "location": {
          "column": "3",
          "line": "269",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "APSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_251_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11210",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "276",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11210@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "278",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_274_9::_anonymous_core_cm4_h_276_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@11210@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "279",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_274_9::_anonymous_core_cm4_h_276_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "280",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_274_9::_anonymous_core_cm4_h_276_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_274_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "281",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_274_9"
      },
      {
        "ID": "c:@T@IPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union IPSR_Type",
        "location": {
          "column": "3",
          "line": "282",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_274_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "289",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "291",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "295",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "296",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "297",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "299",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@IT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "IT",
            "location": {
              "column": "14",
              "line": "300",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "IT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "301",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "302",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "303",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "304",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@11745@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "305",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "306",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_287_9::_anonymous_core_cm4_h_289_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_287_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "307",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_287_9"
      },
      {
        "ID": "c:@T@xPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union xPSR_Type",
        "location": {
          "column": "3",
          "line": "308",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "xPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_287_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@13281",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "315",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@13281@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "317",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "nPRIV",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_313_9::_anonymous_core_cm4_h_315_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@13281@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "318",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_313_9::_anonymous_core_cm4_h_315_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@13281@FI@FPCA",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "FPCA",
            "location": {
              "column": "14",
              "line": "319",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "FPCA",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_313_9::_anonymous_core_cm4_h_315_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@13281@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "320",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_313_9::_anonymous_core_cm4_h_315_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "321",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_313_9::_anonymous_core_cm4_h_315_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_313_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "322",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_313_9"
      },
      {
        "ID": "c:@T@CONTROL_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union CONTROL_Type",
        "location": {
          "column": "3",
          "line": "323",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CONTROL_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_313_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "17",
          "line": "338",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "339",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "17",
          "line": "340",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RSERVED1",
        "location": {
          "column": "17",
          "line": "341",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RSERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "17",
          "line": "342",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "343",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "17",
          "line": "344",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "345",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "17",
          "line": "346",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IABR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "347",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "17",
          "line": "348",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "349",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "17",
          "line": "350",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "STIR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      },
      {
        "ID": "c:@T@NVIC_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_Type",
        "location": {
          "column": "4",
          "line": "351",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "NVIC_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_336_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15280@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15403@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "17",
          "line": "370",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "17",
          "line": "371",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "17",
          "line": "372",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "VTOR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "17",
          "line": "373",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "17",
          "line": "374",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "375",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "17",
          "line": "376",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "17",
          "line": "377",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "17",
          "line": "378",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "17",
          "line": "379",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "HFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "17",
          "line": "380",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "17",
          "line": "381",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MMFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "17",
          "line": "382",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "BFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "17",
          "line": "383",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "AFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "17",
          "line": "384",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "17",
          "line": "385",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "17",
          "line": "386",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ADR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "17",
          "line": "387",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MMFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "17",
          "line": "388",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ISAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "389",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "17",
          "line": "390",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CPACR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      },
      {
        "ID": "c:@T@SCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCB_Type",
        "location": {
          "column": "3",
          "line": "391",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_368_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18416@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18547@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18676@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18803@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18928@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19060@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19190@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "403",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19316@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "404",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19440@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "406",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19568@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "407",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19750@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "410",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@19879@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "411",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20006@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "413",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20134@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20260@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "416",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20388@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "417",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20514@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "419",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20642@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "420",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20768@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "422",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20896@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "423",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21022@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "425",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21151@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21278@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "428",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21407@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "429",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21534@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "431",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21664@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "432",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21792@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@21920@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22046@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22175@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22354@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "441",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22479@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "442",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22674@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "445",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22801@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "446",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@22926@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "448",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23057@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "449",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23186@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23315@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23442@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "454",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23570@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23696@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "457",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23827@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "458",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23956@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "460",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24089@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "461",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24220@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "463",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24349@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24523@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24650@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24775@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24902@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25027@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25156@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25337@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "477",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25463@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25587@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25714@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "481",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25839@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25966@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26091@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "486",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26220@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "487",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26347@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "489",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26477@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "490",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26605@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "492",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26737@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "493",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26932@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27063@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "497",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27192@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "499",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27323@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "500",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27452@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "502",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27583@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "503",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27712@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "505",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27844@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "506",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27974@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28108@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "509",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28240@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "511",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28374@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "512",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28506@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "514",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28640@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "515",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28772@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "517",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28902@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "518",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29030@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29159@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29286@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "523",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29416@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "524",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29544@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "526",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29673@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "527",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29800@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "529",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29931@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "530",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30060@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "532",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30191@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "533",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30320@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30451@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "536",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30639@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "539",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30785@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "540",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30929@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "542",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31073@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "543",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31215@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "545",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31369@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "546",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31572@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "549",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31699@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31824@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "552",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31949@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "553",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32072@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "555",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32198@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "556",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32373@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "559",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32500@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "560",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32625@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "562",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32750@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "563",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32873@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "565",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32999@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "566",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33123@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "568",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33246@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "569",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33367@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "571",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33492@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "572",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "585",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "587",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_585_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "17",
          "line": "588",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ICTR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_585_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "17",
          "line": "589",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ACTLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_585_9"
      },
      {
        "ID": "c:@T@SCnSCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCnSCB_Type",
        "location": {
          "column": "3",
          "line": "590",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SCnSCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_585_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34289@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "593",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34412@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34579@macro@SCnSCB_ACTLR_DISOOFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Pos",
    "location": {
      "column": "9",
      "line": "597",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34699@macro@SCnSCB_ACTLR_DISOOFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Msk",
    "location": {
      "column": "9",
      "line": "598",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34817@macro@SCnSCB_ACTLR_DISFPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Pos",
    "location": {
      "column": "9",
      "line": "600",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34937@macro@SCnSCB_ACTLR_DISFPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Msk",
    "location": {
      "column": "9",
      "line": "601",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35055@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "603",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35175@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "604",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35293@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "606",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35416@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "607",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35537@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "609",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35660@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "610",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "625",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_623_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "17",
          "line": "626",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_623_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "17",
          "line": "627",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_623_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "17",
          "line": "628",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_623_9"
      },
      {
        "ID": "c:@T@SysTick_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SysTick_Type",
        "location": {
          "column": "3",
          "line": "629",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SysTick_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_623_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36587@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36719@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36849@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "635",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36981@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "636",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37111@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37241@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "639",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37369@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "641",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37498@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "642",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37668@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37797@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "646",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37968@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "649",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38097@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "650",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38272@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "653",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38401@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "654",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38528@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "656",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38656@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "657",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38782@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "659",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38911@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "660",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm4.h@39386",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "8",
          "line": "675",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@39386@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "21",
              "line": "677",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "u8",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_673_9::_anonymous_core_cm4_h_675_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@39386@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "21",
              "line": "678",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "u16",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_673_9::_anonymous_core_cm4_h_675_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@39386@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "21",
              "line": "679",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "u32",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_673_9::_anonymous_core_cm4_h_675_8"
          },
          {
            "ID": "c:@SA@ITM_Type@FI@PORT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "PORT",
            "location": {
              "column": "6",
              "line": "680",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
            },
            "name": "PORT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_673_9::_anonymous_core_cm4_h_675_8"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "681",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "17",
          "line": "682",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "683",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "17",
          "line": "684",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "685",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "17",
          "line": "686",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "687",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IWR",
        "location": {
          "column": "17",
          "line": "688",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IWR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IRR",
        "location": {
          "column": "17",
          "line": "689",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IRR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMCR",
        "location": {
          "column": "17",
          "line": "690",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "IMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "691",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "17",
          "line": "692",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "LAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "17",
          "line": "693",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "LSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "694",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "17",
          "line": "695",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "17",
          "line": "696",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "17",
          "line": "697",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID6",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "17",
          "line": "698",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "17",
          "line": "699",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "17",
          "line": "700",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "17",
          "line": "701",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "17",
          "line": "702",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "17",
          "line": "703",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "17",
          "line": "704",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "17",
          "line": "705",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "17",
          "line": "706",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      },
      {
        "ID": "c:@T@ITM_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ITM_Type",
        "location": {
          "column": "3",
          "line": "707",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ITM_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_673_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42373@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "710",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42499@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "711",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42669@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "714",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42791@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "715",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42911@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43034@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "718",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43155@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "720",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43299@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "721",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43441@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "723",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43569@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "724",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43695@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43819@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "727",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43941@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "729",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44065@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "730",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44187@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "732",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44312@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44435@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "735",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44558@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44679@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "738",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44811@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "739",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@44991@macro@ITM_IWR_ATVALIDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Pos",
    "location": {
      "column": "9",
      "line": "742",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45117@macro@ITM_IWR_ATVALIDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Msk",
    "location": {
      "column": "9",
      "line": "743",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45290@macro@ITM_IRR_ATREADYM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Pos",
    "location": {
      "column": "9",
      "line": "746",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45416@macro@ITM_IRR_ATREADYM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Msk",
    "location": {
      "column": "9",
      "line": "747",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45597@macro@ITM_IMCR_INTEGRATION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Pos",
    "location": {
      "column": "9",
      "line": "750",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45727@macro@ITM_IMCR_INTEGRATION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Msk",
    "location": {
      "column": "9",
      "line": "751",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@45899@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "754",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46024@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46147@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "757",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46271@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "758",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46393@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "760",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@46518@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "761",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "774",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "776",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "17",
          "line": "777",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CYCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "17",
          "line": "778",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CPICNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "17",
          "line": "779",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "EXCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "17",
          "line": "780",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SLEEPCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "17",
          "line": "781",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "LSUCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "17",
          "line": "782",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FOLDCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "17",
          "line": "783",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "PCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "17",
          "line": "784",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "COMP0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "17",
          "line": "785",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MASK0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "17",
          "line": "786",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "787",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "17",
          "line": "788",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "COMP1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "17",
          "line": "789",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MASK1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "17",
          "line": "790",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "791",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "17",
          "line": "792",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "COMP2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "17",
          "line": "793",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MASK2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "17",
          "line": "794",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "795",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "17",
          "line": "796",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "COMP3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "17",
          "line": "797",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MASK3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "17",
          "line": "798",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FUNCTION3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      },
      {
        "ID": "c:@T@DWT_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DWT_Type",
        "location": {
          "column": "3",
          "line": "799",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DWT_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_774_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49381@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "802",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49504@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "803",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49625@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "805",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49749@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "806",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49871@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "808",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49996@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "809",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50119@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "811",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50243@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "812",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50365@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "814",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50489@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "815",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50611@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "817",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50736@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "818",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50859@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "820",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50985@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "821",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51109@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "823",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51234@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "824",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51357@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "826",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51484@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "827",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51609@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "829",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51734@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "830",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51857@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "832",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51982@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "833",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52105@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "835",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52230@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "836",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52353@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "838",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52479@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "839",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52603@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "841",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52726@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "842",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52847@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "844",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@52969@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "845",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53089@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "847",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53213@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "848",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53335@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "850",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53461@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "851",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53585@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "853",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53710@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "854",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53875@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "857",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@53999@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "858",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54178@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "861",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54302@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "862",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54468@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "865",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54596@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "866",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54764@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "869",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54888@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "870",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55067@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "873",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55193@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "874",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55365@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "877",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55485@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "878",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55655@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "881",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55782@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "882",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55907@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "884",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56037@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "885",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56165@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "887",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56295@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "888",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56423@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "890",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56552@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "891",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56679@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "893",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56806@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "894",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56931@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "896",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57061@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "897",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57189@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "899",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57317@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "900",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57443@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "902",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57572@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "903",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57699@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "905",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57827@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "906",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "919",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "17",
          "line": "921",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "17",
          "line": "922",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "923",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "17",
          "line": "924",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ACPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "925",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "17",
          "line": "926",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "SPPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "927",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "17",
          "line": "928",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "17",
          "line": "929",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FFCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "17",
          "line": "930",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "931",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "17",
          "line": "932",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TRIGGER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "17",
          "line": "933",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FIFO0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "17",
          "line": "934",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ITATBCTR2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "935",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "17",
          "line": "936",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ITATBCTR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "17",
          "line": "937",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FIFO1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "17",
          "line": "938",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "ITCTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "939",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "17",
          "line": "940",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CLAIMSET",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "17",
          "line": "941",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CLAIMCLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "942",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "17",
          "line": "943",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DEVID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "17",
          "line": "944",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DEVTYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      },
      {
        "ID": "c:@T@TPI_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TPI_Type",
        "location": {
          "column": "3",
          "line": "945",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TPI_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_919_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60188@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "948",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60313@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "949",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60490@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "952",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60612@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "953",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60791@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "956",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60916@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "957",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61039@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "959",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61164@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "960",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61287@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "962",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61412@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "963",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61535@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "965",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61659@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "966",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61841@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "969",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61963@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "970",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62083@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "972",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62206@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "973",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62367@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "976",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62493@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "977",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62678@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "980",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62806@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "981",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62932@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "983",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63062@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "984",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63190@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "986",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63318@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "987",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63444@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "989",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63574@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "990",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63702@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "992",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63823@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "993",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@63942@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "995",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64063@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "996",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64182@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "998",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64303@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "999",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64464@macro@TPI_ITATBCTR2_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64592@macro@TPI_ITATBCTR2_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64779@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@64907@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65033@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65163@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65291@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65419@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65545@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1015",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65675@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1016",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65803@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1018",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65924@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1019",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66043@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1021",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66164@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1022",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66283@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1024",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66404@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1025",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66565@macro@TPI_ITATBCTR0_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66693@macro@TPI_ITATBCTR0_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66876@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66998@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67156@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67281@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67404@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67530@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67654@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67780@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67904@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68029@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68152@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1048",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68278@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68402@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1051",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68531@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1052",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68698@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1055",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68824@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1056",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68948@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1058",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69076@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1059",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@MPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@MPU_Type@FI@TYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TYPE",
        "location": {
          "column": "17",
          "line": "1075",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "TYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "1076",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RNR",
        "location": {
          "column": "17",
          "line": "1077",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RNR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "17",
          "line": "1078",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "17",
          "line": "1079",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RASR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A1",
        "location": {
          "column": "17",
          "line": "1080",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A1",
        "location": {
          "column": "17",
          "line": "1081",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A2",
        "location": {
          "column": "17",
          "line": "1082",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A2",
        "location": {
          "column": "17",
          "line": "1083",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A3",
        "location": {
          "column": "17",
          "line": "1084",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RBAR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A3",
        "location": {
          "column": "17",
          "line": "1085",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RASR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      },
      {
        "ID": "c:@T@MPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct MPU_Type",
        "location": {
          "column": "3",
          "line": "1086",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1073_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70880@macro@MPU_TYPE_IREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Pos",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71006@macro@MPU_TYPE_IREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Msk",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71130@macro@MPU_TYPE_DREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Pos",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71256@macro@MPU_TYPE_DREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Msk",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71380@macro@MPU_TYPE_SEPARATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71507@macro@MPU_TYPE_SEPARATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71660@macro@MPU_CTRL_PRIVDEFENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Pos",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71789@macro@MPU_CTRL_PRIVDEFENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Msk",
    "location": {
      "column": "9",
      "line": "1100",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71916@macro@MPU_CTRL_HFNMIENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Pos",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72043@macro@MPU_CTRL_HFNMIENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Msk",
    "location": {
      "column": "9",
      "line": "1103",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72168@macro@MPU_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72293@macro@MPU_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72450@macro@MPU_RNR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72574@macro@MPU_RNR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1110",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72736@macro@MPU_RBAR_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72859@macro@MPU_RBAR_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "1114",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72980@macro@MPU_RBAR_VALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Pos",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73104@macro@MPU_RBAR_VALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Msk",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73226@macro@MPU_RBAR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73351@macro@MPU_RBAR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73520@macro@MPU_RASR_ATTRS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Pos",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73665@macro@MPU_RASR_ATTRS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Msk",
    "location": {
      "column": "9",
      "line": "1124",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73808@macro@MPU_RASR_XN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Pos",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73935@macro@MPU_RASR_XN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Msk",
    "location": {
      "column": "9",
      "line": "1127",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74060@macro@MPU_RASR_AP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Pos",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74187@macro@MPU_RASR_AP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Msk",
    "location": {
      "column": "9",
      "line": "1130",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74312@macro@MPU_RASR_TEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Pos",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74440@macro@MPU_RASR_TEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Msk",
    "location": {
      "column": "9",
      "line": "1133",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74566@macro@MPU_RASR_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Pos",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74692@macro@MPU_RASR_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Msk",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74816@macro@MPU_RASR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Pos",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74942@macro@MPU_RASR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Msk",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75066@macro@MPU_RASR_B_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Pos",
    "location": {
      "column": "9",
      "line": "1141",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75192@macro@MPU_RASR_B_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Msk",
    "location": {
      "column": "9",
      "line": "1142",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75316@macro@MPU_RASR_SRD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Pos",
    "location": {
      "column": "9",
      "line": "1144",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75453@macro@MPU_RASR_SRD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Msk",
    "location": {
      "column": "9",
      "line": "1145",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75588@macro@MPU_RASR_SIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Pos",
    "location": {
      "column": "9",
      "line": "1147",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75724@macro@MPU_RASR_SIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Msk",
    "location": {
      "column": "9",
      "line": "1148",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75858@macro@MPU_RASR_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1150",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75994@macro@MPU_RASR_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1151",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@FPU_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1168",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCCR",
        "location": {
          "column": "17",
          "line": "1169",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FPCCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCAR",
        "location": {
          "column": "17",
          "line": "1170",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FPCAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPDSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPDSCR",
        "location": {
          "column": "17",
          "line": "1171",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FPDSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR0",
        "location": {
          "column": "17",
          "line": "1172",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MVFR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR1",
        "location": {
          "column": "17",
          "line": "1173",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "MVFR1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      },
      {
        "ID": "c:@T@FPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FPU_Type",
        "location": {
          "column": "3",
          "line": "1174",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "FPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1166_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77188@macro@FPU_FPCCR_ASPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Pos",
    "location": {
      "column": "9",
      "line": "1177",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77313@macro@FPU_FPCCR_ASPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Msk",
    "location": {
      "column": "9",
      "line": "1178",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77436@macro@FPU_FPCCR_LSPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Pos",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77557@macro@FPU_FPCCR_LSPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Msk",
    "location": {
      "column": "9",
      "line": "1181",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77680@macro@FPU_FPCCR_MONRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Pos",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77802@macro@FPU_FPCCR_MONRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Msk",
    "location": {
      "column": "9",
      "line": "1184",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77926@macro@FPU_FPCCR_BFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78047@macro@FPU_FPCCR_BFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1187",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78170@macro@FPU_FPCCR_MMRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Pos",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78291@macro@FPU_FPCCR_MMRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Msk",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78414@macro@FPU_FPCCR_HFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1192",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78535@macro@FPU_FPCCR_HFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78658@macro@FPU_FPCCR_THREAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Pos",
    "location": {
      "column": "9",
      "line": "1195",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78792@macro@FPU_FPCCR_THREAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Msk",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78931@macro@FPU_FPCCR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Pos",
    "location": {
      "column": "9",
      "line": "1198",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79066@macro@FPU_FPCCR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Msk",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79199@macro@FPU_FPCCR_LSPACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Pos",
    "location": {
      "column": "9",
      "line": "1201",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79349@macro@FPU_FPCCR_LSPACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Msk",
    "location": {
      "column": "9",
      "line": "1202",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79544@macro@FPU_FPCAR_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "1205",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79671@macro@FPU_FPCAR_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79850@macro@FPU_FPDSCR_AHP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Pos",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79974@macro@FPU_FPDSCR_AHP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Msk",
    "location": {
      "column": "9",
      "line": "1210",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80096@macro@FPU_FPDSCR_DN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Pos",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80219@macro@FPU_FPDSCR_DN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Msk",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80340@macro@FPU_FPDSCR_FZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Pos",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80463@macro@FPU_FPDSCR_FZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Msk",
    "location": {
      "column": "9",
      "line": "1216",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80584@macro@FPU_FPDSCR_RMode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Pos",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80710@macro@FPU_FPDSCR_RMode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Msk",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80873@macro@FPU_MVFR0_FP_rounding_modes_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Pos",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81011@macro@FPU_MVFR0_FP_rounding_modes_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Msk",
    "location": {
      "column": "9",
      "line": "1223",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81147@macro@FPU_MVFR0_Short_vectors_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Pos",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81281@macro@FPU_MVFR0_Short_vectors_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Msk",
    "location": {
      "column": "9",
      "line": "1226",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81413@macro@FPU_MVFR0_Square_root_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Pos",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81545@macro@FPU_MVFR0_Square_root_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Msk",
    "location": {
      "column": "9",
      "line": "1229",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81675@macro@FPU_MVFR0_Divide_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Pos",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81802@macro@FPU_MVFR0_Divide_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Msk",
    "location": {
      "column": "9",
      "line": "1232",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81927@macro@FPU_MVFR0_FP_excep_trapping_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Pos",
    "location": {
      "column": "9",
      "line": "1234",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82069@macro@FPU_MVFR0_FP_excep_trapping_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Msk",
    "location": {
      "column": "9",
      "line": "1235",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82209@macro@FPU_MVFR0_Double_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Pos",
    "location": {
      "column": "9",
      "line": "1237",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82346@macro@FPU_MVFR0_Double_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Msk",
    "location": {
      "column": "9",
      "line": "1238",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82481@macro@FPU_MVFR0_Single_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Pos",
    "location": {
      "column": "9",
      "line": "1240",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82618@macro@FPU_MVFR0_Single_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Msk",
    "location": {
      "column": "9",
      "line": "1241",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82753@macro@FPU_MVFR0_A_SIMD_registers_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Pos",
    "location": {
      "column": "9",
      "line": "1243",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82890@macro@FPU_MVFR0_A_SIMD_registers_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Msk",
    "location": {
      "column": "9",
      "line": "1244",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83064@macro@FPU_MVFR1_FP_fused_MAC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Pos",
    "location": {
      "column": "9",
      "line": "1247",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83197@macro@FPU_MVFR1_FP_fused_MAC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Msk",
    "location": {
      "column": "9",
      "line": "1248",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83328@macro@FPU_MVFR1_FP_HPFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Pos",
    "location": {
      "column": "9",
      "line": "1250",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83456@macro@FPU_MVFR1_FP_HPFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Msk",
    "location": {
      "column": "9",
      "line": "1251",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83582@macro@FPU_MVFR1_D_NaN_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Pos",
    "location": {
      "column": "9",
      "line": "1253",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83713@macro@FPU_MVFR1_D_NaN_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Msk",
    "location": {
      "column": "9",
      "line": "1254",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83842@macro@FPU_MVFR1_FtZ_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Pos",
    "location": {
      "column": "9",
      "line": "1256",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83971@macro@FPU_MVFR1_FtZ_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Msk",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1271",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "17",
          "line": "1273",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1271_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "17",
          "line": "1274",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DCRSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1271_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "17",
          "line": "1275",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DCRDR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1271_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "17",
          "line": "1276",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "DEMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1271_9"
      },
      {
        "ID": "c:@T@CoreDebug_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CoreDebug_Type",
        "location": {
          "column": "3",
          "line": "1277",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
        },
        "name": "CoreDebug_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1271_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84956@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1280",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85088@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85218@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1283",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85354@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1284",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85488@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85625@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1287",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85760@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85894@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86026@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86159@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86290@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86422@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86552@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86686@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86818@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1301",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86955@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87090@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1304",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87226@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87360@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87492@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87622@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1310",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87754@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87884@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1313",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88019@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88197@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88329@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88459@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88591@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88773@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88905@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1325",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89035@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89168@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89299@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89433@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89565@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89699@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89831@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89963@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90093@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1339",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90229@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1340",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90363@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1342",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90498@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1343",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90631@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1345",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90766@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90899@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1348",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91035@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1349",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91169@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91304@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1352",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91437@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1354",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91573@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91707@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1357",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91841@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1358",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91973@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92111@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92510@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92624@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1374",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92738@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92852@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92966@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93080@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93194@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93308@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93424@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCnSCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93538@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93652@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93766@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93880@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93994@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "DWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94108@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "TPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94222@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "CoreDebug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94366@macro@MPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_BASE",
    "location": {
      "column": "11",
      "line": "1392",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94480@macro@MPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU",
    "location": {
      "column": "11",
      "line": "1393",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "MPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94630@macro@FPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_BASE",
    "location": {
      "column": "11",
      "line": "1397",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94744@macro@FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU",
    "location": {
      "column": "11",
      "line": "1398",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriorityGrouping#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1435",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96147@F@NVIC_SetPriorityGrouping#i#@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1437",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "reg_value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96170@F@NVIC_SetPriorityGrouping#i#@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1438",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriorityGrouping#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1455",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EnableIRQ#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1467",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DisableIRQ#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1480",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPendingIRQ#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1496",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPendingIRQ#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1508",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_ClearPendingIRQ#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1520",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetActive#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1535",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriority#$@EA@IRQn_Type#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1550",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriority#$@EA@IRQn_Type#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1570",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EncodePriority#i#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1592",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102112@F@NVIC_EncodePriority#i#i#i#@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1594",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102217@F@NVIC_EncodePriority#i#i#i#@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1595",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@102250@F@NVIC_EncodePriority#i#i#i#@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1596",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DecodePriority#i#i#*i#S0_#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "22",
      "line": "1620",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103499@F@NVIC_DecodePriority#i#i#*i#S0_#@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1622",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103604@F@NVIC_DecodePriority#i#i#*i#S0_#@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1623",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@103637@F@NVIC_DecodePriority#i#i#*i#S0_#@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1624",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SystemReset#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SystemReset(void)",
    "location": {
      "column": "22",
      "line": "1638",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SysTick_Config#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "1677",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "1703",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107122@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "1704",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_SendChar#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "1717",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_SendChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_ReceiveChar#",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "1736",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108232@F@ITM_ReceiveChar#@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "1737",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_CheckChar#",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "1755",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4.h"
    },
    "name": "ITM_CheckChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3807@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "94",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3850@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "95",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3882@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4473@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5412@macro@_HAS_ITERATOR_DEBUGGING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_ITERATOR_DEBUGGING",
    "location": {
      "column": "13",
      "line": "156",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_ITERATOR_DEBUGGING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5601@macro@_HAS_EXCEPTIONS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_EXCEPTIONS",
    "location": {
      "column": "11",
      "line": "162",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_EXCEPTIONS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5654@macro@_HAS_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5723@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "13",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5763@macro@_NOEXCEPT_OP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT_OP",
    "location": {
      "column": "13",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT_OP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5873@macro@_STATIC_ASSERT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STATIC_ASSERT2",
    "location": {
      "column": "11",
      "line": "172",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STATIC_ASSERT2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6018@macro@_POINTER_TO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_POINTER_TO",
    "location": {
      "column": "11",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_POINTER_TO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6097@macro@_NOINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOINLINE",
    "location": {
      "column": "11",
      "line": "177",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOINLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6144@macro@_HAS_CPP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_CPP17",
    "location": {
      "column": "11",
      "line": "179",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_CPP17",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@_Bool",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "bool",
        "location": {
          "column": "18",
          "line": "186",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Bool",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6338@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "13",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6385@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "11",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7007@macro@_WCHART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCHART",
    "location": {
      "column": "11",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCHART",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "19",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "21",
      "line": "225",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(void)",
        "location": {
          "column": "5",
          "line": "277",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#&1$@S@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(const _Mbstatet &)",
        "location": {
          "column": "5",
          "line": "282",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@operator=#&1$@S@_Mbstatet#",
        "What": "CXXMethod",
        "defdec": "Def",
        "display": "_Mbstatet & operator=(const _Mbstatet &)",
        "location": {
          "column": "16",
          "line": "287",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "operator=",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#I#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(int)",
        "location": {
          "column": "5",
          "line": "294",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9041@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "system_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "system_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "::__Va_list",
        "location": {
          "column": "25",
          "line": "326",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "va_list",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@N@std@S@__iar_Lockit_Malloc",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Malloc",
        "location": {
          "column": "11",
          "line": "409",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Malloc(void)",
            "location": {
              "column": "16",
              "line": "412",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@~__iar_Lockit_Malloc#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Malloc(void)",
            "location": {
              "column": "7",
              "line": "416",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Malloc(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "7",
              "line": "421",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@operator=#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Malloc & operator=(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "28",
              "line": "422",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          }
        ],
        "name": "__iar_Lockit_Malloc",
        "origin": "system_include",
        "scope": "std"
      },
      {
        "ID": "c:@N@std@S@__iar_Lockit_Debug",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Debug",
        "location": {
          "column": "11",
          "line": "424",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Debug(void)",
            "location": {
              "column": "16",
              "line": "427",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@~__iar_Lockit_Debug#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Debug(void)",
            "location": {
              "column": "7",
              "line": "431",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Debug(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "7",
              "line": "436",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@operator=#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Debug & operator=(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "27",
              "line": "437",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          }
        ],
        "name": "__iar_Lockit_Debug",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@2953@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4347@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5331@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@790@macro@__CMSIS_IAR_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_IAR_H__",
    "location": {
      "column": "9",
      "line": "20",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CMSIS_IAR_H__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1295@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__IAR_FT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1370@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "11",
      "line": "40",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ALIGNED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1993@macro@__ARM_ARCH_7EM__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7EM__",
    "location": {
      "column": "17",
      "line": "57",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ARM_ARCH_7EM__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2337@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2492@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "11",
      "line": "84",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__NO_RETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2567@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "11",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2656@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "11",
      "line": "92",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2758@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED_UNION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2854@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RESTRICT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "21",
      "line": "110",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint16_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3177@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "17",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint16_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3471@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "11",
      "line": "125",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "21",
      "line": "131",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint32_read",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3762@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "17",
      "line": "141",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint32_write",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4055@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "11",
      "line": "145",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "20",
      "line": "151",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "41",
          "line": "151",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
        },
        "name": "v",
        "origin": "system_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4306@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "11",
      "line": "153",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4398@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "11",
      "line": "157",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4753@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__disable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4807@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4867@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__enable_fault_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4920@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4979@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "9",
      "line": "187",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__arm_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5022@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__arm_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5067@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5123@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5182@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5241@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "9",
      "line": "194",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5323@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "11",
      "line": "197",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5434@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "9",
      "line": "202",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5490@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "9",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5545@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5603@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5662@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5717@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5775@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "9",
      "line": "208",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_xPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5832@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5900@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5972@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6040@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6110@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6176@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6240@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_MSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6307@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6375@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6439@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "9",
      "line": "219",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PSPLIM",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6507@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "221",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6569@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6640@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "9",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6698@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "9",
      "line": "224",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6765@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "9",
      "line": "225",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6823@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "9",
      "line": "226",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6890@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6947@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7013@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7075@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7146@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "231",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7208@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7279@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "233",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7343@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7416@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "235",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7477@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7547@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "237",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7608@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "238",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7679@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__NOP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7724@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__CLZ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __CLZ(uint32_t)",
    "location": {
      "column": "20",
      "line": "245",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7867@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7901@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "9",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7935@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "9",
      "line": "252",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7970@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8009@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8048@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8087@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8124@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8160@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t __REVSH(int32_t)",
    "location": {
      "column": "18",
      "line": "262",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8286@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8322@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "9",
      "line": "267",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8359@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "9",
      "line": "269",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8419@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "11",
      "line": "272",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8464@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "9",
      "line": "275",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8503@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8542@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8604@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "11",
      "line": "280",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8649@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "9",
      "line": "283",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8685@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "9",
      "line": "284",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8742@macro@__SADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD8",
    "location": {
      "column": "11",
      "line": "287",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8782@macro@__QADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD8",
    "location": {
      "column": "11",
      "line": "288",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8822@macro@__SHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD8",
    "location": {
      "column": "11",
      "line": "289",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8863@macro@__UADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD8",
    "location": {
      "column": "11",
      "line": "290",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8903@macro@__UQADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD8",
    "location": {
      "column": "11",
      "line": "291",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8944@macro@__UHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD8",
    "location": {
      "column": "11",
      "line": "292",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8985@macro@__SSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB8",
    "location": {
      "column": "11",
      "line": "293",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9025@macro@__QSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB8",
    "location": {
      "column": "11",
      "line": "294",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9065@macro@__SHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB8",
    "location": {
      "column": "11",
      "line": "295",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9106@macro@__USUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB8",
    "location": {
      "column": "11",
      "line": "296",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9146@macro@__UQSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB8",
    "location": {
      "column": "11",
      "line": "297",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9187@macro@__UHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB8",
    "location": {
      "column": "11",
      "line": "298",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9228@macro@__SADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD16",
    "location": {
      "column": "11",
      "line": "299",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9269@macro@__QADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD16",
    "location": {
      "column": "11",
      "line": "300",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9310@macro@__SHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD16",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9352@macro@__UADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD16",
    "location": {
      "column": "11",
      "line": "302",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9393@macro@__UQADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD16",
    "location": {
      "column": "11",
      "line": "303",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9435@macro@__UHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD16",
    "location": {
      "column": "11",
      "line": "304",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9477@macro@__SSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB16",
    "location": {
      "column": "11",
      "line": "305",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9518@macro@__QSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB16",
    "location": {
      "column": "11",
      "line": "306",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9559@macro@__SHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB16",
    "location": {
      "column": "11",
      "line": "307",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9601@macro@__USUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB16",
    "location": {
      "column": "11",
      "line": "308",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9642@macro@__UQSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB16",
    "location": {
      "column": "11",
      "line": "309",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9684@macro@__UHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB16",
    "location": {
      "column": "11",
      "line": "310",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9726@macro@__SASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SASX",
    "location": {
      "column": "11",
      "line": "311",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9765@macro@__QASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QASX",
    "location": {
      "column": "11",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9804@macro@__SHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHASX",
    "location": {
      "column": "11",
      "line": "313",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9844@macro@__UASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UASX",
    "location": {
      "column": "11",
      "line": "314",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9883@macro@__UQASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQASX",
    "location": {
      "column": "11",
      "line": "315",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9923@macro@__UHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHASX",
    "location": {
      "column": "11",
      "line": "316",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9963@macro@__SSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAX",
    "location": {
      "column": "11",
      "line": "317",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10002@macro@__QSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSAX",
    "location": {
      "column": "11",
      "line": "318",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10041@macro@__SHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSAX",
    "location": {
      "column": "11",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10081@macro@__USAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAX",
    "location": {
      "column": "11",
      "line": "320",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10120@macro@__UQSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSAX",
    "location": {
      "column": "11",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10160@macro@__UHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSAX",
    "location": {
      "column": "11",
      "line": "322",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10200@macro@__USAD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAD8",
    "location": {
      "column": "11",
      "line": "323",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10240@macro@__USADA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USADA8",
    "location": {
      "column": "11",
      "line": "324",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10281@macro@__SSAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT16",
    "location": {
      "column": "11",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10322@macro@__USAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT16",
    "location": {
      "column": "11",
      "line": "326",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10363@macro@__UXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTB16",
    "location": {
      "column": "11",
      "line": "327",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10404@macro@__UXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTAB16",
    "location": {
      "column": "11",
      "line": "328",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10446@macro@__SXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16",
    "location": {
      "column": "11",
      "line": "329",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10487@macro@__SXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTAB16",
    "location": {
      "column": "11",
      "line": "330",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10529@macro@__SMUAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUAD",
    "location": {
      "column": "11",
      "line": "331",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10569@macro@__SMUADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUADX",
    "location": {
      "column": "11",
      "line": "332",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10610@macro@__SMMLA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMMLA",
    "location": {
      "column": "11",
      "line": "333",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10650@macro@__SMLAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLAD",
    "location": {
      "column": "11",
      "line": "334",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10690@macro@__SMLADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLADX",
    "location": {
      "column": "11",
      "line": "335",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10731@macro@__SMLALD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALD",
    "location": {
      "column": "11",
      "line": "336",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10772@macro@__SMLALDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALDX",
    "location": {
      "column": "11",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10814@macro@__SMUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSD",
    "location": {
      "column": "11",
      "line": "338",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10854@macro@__SMUSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSDX",
    "location": {
      "column": "11",
      "line": "339",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10895@macro@__SMLSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSD",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10935@macro@__SMLSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSDX",
    "location": {
      "column": "11",
      "line": "341",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10976@macro@__SMLSLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLD",
    "location": {
      "column": "11",
      "line": "342",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11017@macro@__SMLSLDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLDX",
    "location": {
      "column": "11",
      "line": "343",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11059@macro@__SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEL",
    "location": {
      "column": "11",
      "line": "344",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11097@macro@__QADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD",
    "location": {
      "column": "11",
      "line": "345",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11136@macro@__QSUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB",
    "location": {
      "column": "11",
      "line": "346",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11175@macro@__PKHBT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHBT",
    "location": {
      "column": "11",
      "line": "347",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11215@macro@__PKHTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHTB",
    "location": {
      "column": "11",
      "line": "348",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11261@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "351",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__BKPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "396",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12313@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "397",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "402",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12484@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "403",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12655@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "409",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "414",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "418",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRHT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "422",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:core_cmInstr.h@2015@macro@__CORE_CMINSTR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMINSTR_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cmInstr.h"
    },
    "name": "__CORE_CMINSTR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1427@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1769@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:irqcontroller.hpp@91@macro@UNTITLED_IRQCONTROLLER_HPP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UNTITLED_IRQCONTROLLER_HPP",
    "location": {
      "column": "9",
      "line": "6",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\AHardware\\IrqController\\irqcontroller.hpp"
    },
    "name": "UNTITLED_IRQCONTROLLER_HPP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@IrqController",
    "What": "Class",
    "defdec": "Def",
    "display": "IrqController",
    "location": {
      "column": "7",
      "line": "9",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\AHardware\\IrqController\\irqcontroller.hpp"
    },
    "members": [
      {
        "ID": "c:@S@IrqController@F@HandleIrqExtiLine15_10#S",
        "What": "CXXMethod",
        "defdec": "Dec",
        "display": "void HandleIrqExtiLine15_10(void)",
        "location": {
          "column": "17",
          "line": "12",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\AHardware\\IrqController\\irqcontroller.hpp"
        },
        "name": "HandleIrqExtiLine15_10",
        "origin": "user_include",
        "scope": "IrqController"
      },
      {
        "ID": "c:@S@IrqController@F@HandleIrqExtiLine15_10#S",
        "What": "CXXMethod",
        "defdec": "Dec",
        "display": "void HandleIrqExtiLine15_10(void)",
        "location": {
          "column": "17",
          "line": "12",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\AHardware\\IrqController\\irqcontroller.hpp"
        },
        "name": "HandleIrqExtiLine15_10",
        "origin": "user_include",
        "scope": "IrqController"
      }
    ],
    "name": "IrqController",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4_simd.h@2047@macro@__CORE_CM4_SIMD_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_SIMD_H",
    "location": {
      "column": "9",
      "line": "43",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cm4_simd.h"
    },
    "name": "__CORE_CM4_SIMD_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@IrqController@F@HandleIrqExtiLine15_10#S",
    "What": "CXXMethod",
    "defdec": "Def",
    "display": "void HandleIrqExtiLine15_10(void)",
    "location": {
      "column": "21",
      "line": "6",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\AHardware\\IrqController\\irqcontroller.cpp"
    },
    "name": "HandleIrqExtiLine15_10",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:core_cmFunc.h@2013@macro@__CORE_CMFUNC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMFUNC_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\core_cmFunc.h"
    },
    "name": "__CORE_CMFUNC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.h@2326@macro@__SYSTEM_STM32F4XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F4XX_H",
    "location": {
      "column": "9",
      "line": "50",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "__SYSTEM_STM32F4XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "76",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "AHBPrescTable",
    "location": {
      "column": "23",
      "line": "78",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "AHBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@APBPrescTable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "APBPrescTable",
    "location": {
      "column": "23",
      "line": "79",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "APBPrescTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "105",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "106",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\CMSIS\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:main.cpp@484@macro@LED1_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED1_PIN",
    "location": {
      "column": "9",
      "line": "15",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED1_PIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@522@macro@LED1_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED1_PORT",
    "location": {
      "column": "9",
      "line": "16",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED1_PORT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@561@macro@LED2_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED2_PIN",
    "location": {
      "column": "9",
      "line": "18",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED2_PIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@599@macro@LED2_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED2_PORT",
    "location": {
      "column": "9",
      "line": "19",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED2_PORT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@638@macro@LED3_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED3_PIN",
    "location": {
      "column": "9",
      "line": "21",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED3_PIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@676@macro@LED3_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED3_PORT",
    "location": {
      "column": "9",
      "line": "22",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED3_PORT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@721@macro@LED4_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED4_PIN",
    "location": {
      "column": "9",
      "line": "24",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED4_PIN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:main.cpp@759@macro@LED4_PORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LED4_PORT",
    "location": {
      "column": "9",
      "line": "25",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "LED4_PORT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@__low_level_init",
    "What": "Function",
    "defdec": "Def",
    "display": "int __low_level_init(void)",
    "location": {
      "column": "5",
      "line": "30",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "__low_level_init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main#",
    "What": "Function",
    "defdec": "Def",
    "display": "void main(void)",
    "location": {
      "column": "6",
      "line": "38",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\main.cpp"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:susudefs.hpp@302@macro@__SUSUDEFS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SUSUDEFS_H",
    "location": {
      "column": "9",
      "line": "10",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "__SUSUDEFS_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tU8",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tU8",
    "location": {
      "column": "7",
      "line": "12",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tU8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tU16",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tU16",
    "location": {
      "column": "7",
      "line": "13",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tU16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tU32",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tU32",
    "location": {
      "column": "7",
      "line": "14",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tU32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tS8",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tS8",
    "location": {
      "column": "7",
      "line": "16",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tS16",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tS16",
    "location": {
      "column": "7",
      "line": "17",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tS16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tS32",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tS32",
    "location": {
      "column": "7",
      "line": "18",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tS32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tF32",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tF32",
    "location": {
      "column": "7",
      "line": "20",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tF32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@tBoolean",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tBoolean",
    "location": {
      "column": "7",
      "line": "21",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\Common\\susudefs.hpp"
    },
    "name": "tBoolean",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_program_start",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_program_start(void)",
    "location": {
      "column": "17",
      "line": "20",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__iar_program_start",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@N@OsWrapper",
    "What": "Namespace",
    "defdec": "Def",
    "display": "OsWrapper",
    "location": {
      "column": "11",
      "line": "22",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "members": [
      {
        "ID": "c:@N@OsWrapper@S@Rtos",
        "What": "Class",
        "defdec": "Def",
        "display": "Rtos",
        "location": {
          "column": "9",
          "line": "24",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
        },
        "members": [
          {
            "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSvcInterrupt#S",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "void HandleSvcInterrupt(void)",
            "location": {
              "column": "17",
              "line": "27",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
            },
            "name": "HandleSvcInterrupt",
            "origin": "project_file",
            "scope": "OsWrapper::Rtos"
          },
          {
            "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSvInterrupt#S",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "void HandleSvInterrupt(void)",
            "location": {
              "column": "17",
              "line": "28",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
            },
            "name": "HandleSvInterrupt",
            "origin": "project_file",
            "scope": "OsWrapper::Rtos"
          },
          {
            "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSysTickInterrupt#S",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "void HandleSysTickInterrupt(void)",
            "location": {
              "column": "17",
              "line": "29",
              "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
            },
            "name": "HandleSysTickInterrupt",
            "origin": "project_file",
            "scope": "OsWrapper::Rtos"
          }
        ],
        "name": "Rtos",
        "origin": "project_file",
        "scope": "OsWrapper"
      }
    ],
    "name": "OsWrapper",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@S@DummyModule",
    "What": "Class",
    "defdec": "Def",
    "display": "DummyModule",
    "location": {
      "column": "7",
      "line": "33",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "members": [
      {
        "ID": "c:@S@DummyModule@F@handler#S",
        "What": "CXXMethod",
        "defdec": "Dec",
        "display": "void handler(void)",
        "location": {
          "column": "17",
          "line": "36",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
        },
        "name": "handler",
        "origin": "project_file",
        "scope": "DummyModule"
      }
    ],
    "name": "DummyModule",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@tIntFunct",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tIntFunct",
    "location": {
      "column": "7",
      "line": "39",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "tIntFunct",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@tIntVectItem",
    "What": "TypeAliasDecl",
    "defdec": "Def",
    "display": "tIntVectItem",
    "location": {
      "column": "7",
      "line": "41",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "tIntVectItem",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@UA@tIntVectItem",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "22",
      "line": "41",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "members": [
      {
        "ID": "c:@UA@tIntVectItem@FI@__fun",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "__fun",
        "location": {
          "column": "39",
          "line": "41",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
        },
        "name": "__fun",
        "origin": "project_file",
        "scope": "_anonymous_startupF411RE_cpp_41_22"
      },
      {
        "ID": "c:@UA@tIntVectItem@FI@__ptr",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "__ptr",
        "location": {
          "column": "53",
          "line": "41",
          "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
        },
        "name": "__ptr",
        "origin": "project_file",
        "scope": "_anonymous_startupF411RE_cpp_41_22"
      }
    ],
    "name": "",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@__vector_table",
    "What": "Variable",
    "defdec": "Dec",
    "display": "__vector_table",
    "location": {
      "column": "31",
      "line": "53",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__vector_table",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@S@DummyModule@F@handler#S",
    "What": "CXXMethod",
    "defdec": "Def",
    "display": "void handler(void)",
    "location": {
      "column": "19",
      "line": "161",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "handler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSvcInterrupt#S",
    "What": "CXXMethod",
    "defdec": "Def",
    "display": "void HandleSvcInterrupt(void)",
    "location": {
      "column": "30",
      "line": "162",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "HandleSvcInterrupt",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSvInterrupt#S",
    "What": "CXXMethod",
    "defdec": "Def",
    "display": "void HandleSvInterrupt(void)",
    "location": {
      "column": "30",
      "line": "163",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "HandleSvInterrupt",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@N@OsWrapper@S@Rtos@F@HandleSysTickInterrupt#S",
    "What": "CXXMethod",
    "defdec": "Def",
    "display": "void HandleSysTickInterrupt(void)",
    "location": {
      "column": "30",
      "line": "164",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "HandleSysTickInterrupt",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@__cmain",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __cmain(void)",
    "location": {
      "column": "17",
      "line": "166",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__cmain",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_init_core",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_init_core(void)",
    "location": {
      "column": "24",
      "line": "167",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__iar_init_core",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_init_vfp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_init_vfp(void)",
    "location": {
      "column": "24",
      "line": "168",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__iar_init_vfp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_program_start",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_program_start(void)",
    "location": {
      "column": "6",
      "line": "171",
      "path": "E:\\Projects\\ARM_LAB\\stm32Labs\\Lab1PortBegin\\startupF411RE.cpp"
    },
    "name": "__iar_program_start",
    "origin": "project_file",
    "scope": null
  }
]