--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CAD971Test.twx CAD971Test.ncd -o CAD971Test.twr
CAD971Test.pcf -ucf vga.ucf

Design file:              CAD971Test.ncd
Physical constraint file: CAD971Test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_24
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Key<0>      |    6.774(R)|      SLOW  |   -0.239(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
Key<1>      |    5.886(R)|      SLOW  |   -1.172(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<2>      |    5.603(R)|      SLOW  |   -1.025(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Key<3>      |    6.491(R)|      SLOW  |   -0.444(R)|      SLOW  |CLOCK_24_BUFGP    |   0.000|
SW<0>       |    5.468(R)|      SLOW  |   -1.151(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_24 to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Leds<0>         |        11.546(R)|      SLOW  |         5.141(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<1>         |        11.262(R)|      SLOW  |         4.958(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<2>         |        11.058(R)|      SLOW  |         4.850(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<3>         |        11.053(R)|      SLOW  |         4.845(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<4>         |        11.292(R)|      SLOW  |         4.998(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<5>         |        11.393(R)|      SLOW  |         5.084(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<6>         |        10.442(R)|      SLOW  |         4.437(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
Leds<7>         |        12.148(R)|      SLOW  |         5.606(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<0>        |        27.799(R)|      SLOW  |         4.977(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_B<1>        |        28.403(R)|      SLOW  |         5.479(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<0>        |        28.702(R)|      SLOW  |         4.629(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_G<1>        |        28.498(R)|      SLOW  |         5.042(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_HS          |        12.397(R)|      SLOW  |         4.888(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<0>        |        27.885(R)|      SLOW  |         4.362(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_R<1>        |        27.366(R)|      SLOW  |         4.497(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
VGA_VS          |        13.416(R)|      SLOW  |         5.288(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<0>       |        10.302(R)|      SLOW  |         4.248(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<1>       |        10.207(R)|      SLOW  |         4.203(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<2>       |        10.160(R)|      SLOW  |         4.090(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
outseg<3>       |         9.864(R)|      SLOW  |         3.907(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<0>|        14.813(R)|      SLOW  |         5.376(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<1>|        14.874(R)|      SLOW  |         4.388(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<2>|        16.723(R)|      SLOW  |         5.202(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<3>|        11.929(R)|      SLOW  |         4.132(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<4>|        12.696(R)|      SLOW  |         3.843(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<5>|        15.687(R)|      SLOW  |         4.727(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
sevensegments<6>|        15.659(R)|      SLOW  |         4.751(R)|      FAST  |CLOCK_24_BUFGP    |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RESET_N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |        20.947(R)|      SLOW  |         9.715(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_B<1>    |        20.895(R)|      SLOW  |         9.618(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<0>    |        20.332(R)|      SLOW  |         9.359(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_G<1>    |        20.188(R)|      SLOW  |         9.262(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<0>    |        19.853(R)|      SLOW  |         9.074(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
VGA_R<1>    |        20.470(R)|      SLOW  |         9.398(R)|      FAST  |RESET_N_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_24       |   16.041|         |         |         |
RESET_N        |   14.545|   12.406|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 25 00:20:58 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4648 MB



