// Seed: 2726000595
module module_0;
  assign id_1 = 1;
  assign module_1.type_25 = 0;
  wire id_2;
  wire id_3;
  reg id_4, id_5, id_6, id_7, id_8;
  always begin : LABEL_0
    id_5 <= id_7 == id_1;
  end
  wire id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9
    , id_18,
    output tri id_10,
    inout wand id_11,
    input supply0 id_12,
    output wand id_13,
    input wor id_14,
    inout wire id_15,
    output wire id_16
);
  wire id_19;
  module_0 modCall_1 ();
  assign id_16 = 1;
  always id_5 = 1;
  xnor primCall (
      id_10, id_11, id_12, id_14, id_15, id_18, id_19, id_2, id_3, id_4, id_6, id_7, id_8
  );
  wire  id_20;
  uwire id_21;
  assign id_21 = 0;
  always id_11 = 1;
endmodule
