Running: e:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/lab2/lab02_reg/lab02_test_isim_beh.exe -prj Z:/lab2/lab02_reg/lab02_test_beh.prj work.lab02_test work.glbl 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"Z:/lab2/lab02_reg/lab02_reg.v\" into library work
Analyzing Verilog file \"Z:/lab2/lab02_reg/lab02_alu.v\" into library work
Analyzing Verilog file \"Z:/lab2/lab02_reg/lab02_ctrl.v\" into library work
Analyzing Verilog file \"Z:/lab2/lab02_reg/lab02_test.v\" into library work
Analyzing Verilog file \"e:/Xilinx/12.3/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Z:/lab2/lab02_reg/lab02_ctrl.v" Line 32: Port sign is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 71092 KB
Fuse CPU Usage: 100 ms
Compiling module lab02_alu
Compiling module lab02_reg
Compiling module lab02_ctrl
Compiling module lab02_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable Z:/lab2/lab02_reg/lab02_test_isim_beh.exe
Fuse Memory Usage: 74552 KB
Fuse CPU Usage: 130 ms
