// Seed: 1550919163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  always @(posedge 1 + {id_4, -1'b0}) release id_2;
  logic id_9;
  assign id_2[1'b0] = (1'd0 && id_8) ? -1'b0 : id_7 ? id_1 + id_8 : id_1;
  integer id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_17,
      id_2,
      id_5,
      id_2,
      id_4,
      id_4
  );
  output wire id_14;
  input wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  input wire id_10;
  inout reg id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  always @(posedge -1 == 1'h0 or id_12[id_3 :-1]) begin : LABEL_0
    id_9 <= 1;
  end
  assign id_1[-1] = 1;
  wire id_18;
endmodule
