<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>MicroSoc &mdash; VexiiRiscv  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/copybutton.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/gh-fork-ribbon.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/vexiiriscv.css" type="text/css" />
    <link rel="shortcut icon" href="../../_static/logo3_32x32.png"/>
    <link rel="canonical" href="https://spinalhdl.github.io/VexiiRiscv-RTD/master/VexiiRiscv/Soc/microsoc.html" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/clipboard.min.js"></script>
        <script src="../../_static/copybutton.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js"></script>
        <script src="../../_static/dialog.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Litex" href="litex.html" />
    <link rel="prev" title="SoC" href="index.html" />
     
    <!-- source/_templates/layout.html -->
    
    
    

</head>

<body class="wy-body-for-nav">
     
    
    
    
    <div class="div-svg-github-corner github-corner-abs">
    <a href="https://github.com/SpinalHDL/VexiiRiscv-RTD/blob/master/source/VexiiRiscv/Soc/microsoc.rst" class="github-corner github-fork-ribbon" aria-label="Edit on GitHub" data-ribbon="Edit on GitHub" title="Edit on GitHub">
      <object id="svg-github-corner" data="../../_static/github-corner-right.svg" class="svg-github-corner github-corner-abs" width="80" height="80"></object>
    </a>
    </div>
    
    
    

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            VexiiRiscv
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Introduction/index.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#other-doc-media-talks">Other doc / media / talks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#technicalities">Technicalities</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#navigating-the-code">Navigating the code</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#about-risc-v">About RISC-V</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#about-vexriscv-not-vexiiriscv">About VexRiscv (not VexiiRiscv)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#check-list">Check list</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Framework/index.html">Framework</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#tools-and-api">Tools and API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#scala-spinalhdl">Scala / SpinalHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#plugin-fiber-retainer">Plugin / Fiber / Retainer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Framework/index.html#simple-all-in-one-example">Simple all-in-one example</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Framework/index.html#negotiation-example">Negotiation example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#database">Database</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#pipeline-api">Pipeline API</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Fetch/index.html">Fetch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#fetchpipelineplugin">FetchPipelinePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#pcplugin">PcPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#fetchcachelessplugin">FetchCachelessPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#fetchl1plugin">FetchL1Plugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#prefetchernextlineplugin">PrefetcherNextLinePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#btbplugin">BtbPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#gshareplugin">GSharePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#historyplugin">HistoryPlugin</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Decode/index.html">Decode</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#decodepipelineplugin">DecodePipelinePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#alignerplugin">AlignerPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#decoderplugin">DecoderPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#dispatchplugin">DispatchPlugin</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Decode/index.html#architecture">Architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Decode/index.html#elaboration">Elaboration</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Execute/index.html">Execute</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Execute/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Execute/plugins.html">Plugins</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Execute/plugins.html#infrastructures">Infrastructures</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#executepipelineplugin">ExecutePipelinePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#executelaneplugin">ExecuteLanePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#regfileplugin">RegFilePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#srcplugin">SrcPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#rsunsignedplugin">RsUnsignedPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#intformatplugin">IntFormatPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#writebackplugin">WriteBackPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#learnplugin">LearnPlugin</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Execute/plugins.html#instructions">Instructions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#intaluplugin">IntAluPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#barrelshifterplugin">BarrelShifterPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#branchplugin">BranchPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#mulplugin">MulPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#divplugin">DivPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#lsucachelessplugin">LsuCachelessPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#lsuplugin">LsuPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#csraccessplugin">CsrAccessPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/plugins.html#envplugin">EnvPlugin</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Execute/custom.html">Custom instruction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Execute/custom.html#simd-add">SIMD add</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Execute/custom.html#plugin-implementation">Plugin implementation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/custom.html#vexiiriscv-generation">VexiiRiscv generation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/custom.html#software-test">Software test</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/custom.html#simulation">Simulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Execute/custom.html#conclusion">Conclusion</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Execute/fpu.html">FPU</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Execute/fpu.html#plugins-architecture">Plugins architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Execute/fpu.html#area-timings-options">Area / Timings options</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Execute/fpu.html#optimized-software">Optimized software</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../BranchPrediction/index.html">Branch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#btbplugin">BtbPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#gshareplugin">GSharePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#decodeplugin">DecodePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#branchplugin">BranchPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#learnplugin">LearnPlugin</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Memory/index.html">Memory (LSU)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Memory/index.html#without-l1">Without L1</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Memory/index.html#with-l1">With L1</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Memory/index.html#prefetching">Prefetching</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Memory/index.html#prefetchrptplugin">PrefetchRptPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Memory/index.html#performance-measurements">performance measurements</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Memory/index.html#hardware-memory-coherency">Hardware Memory coherency</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Memory/index.html#memory-system">Memory system</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Memory/index.html#why-tilelink">Why Tilelink</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Memory/index.html#efficiency-cookbook">Efficiency cookbook</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Privileges/index.html">Privileges</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Privileges/index.html#csraccessplugin">CsrAccessPlugin</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#privilegedplugin">PrivilegedPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#csrramplugin">CsrRamPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#trapplugin">TrapPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#performancecounterplugin">PerformanceCounterPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#envplugin">EnvPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#mmuplugin">MmuPlugin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Privileges/index.html#pmpplugin">PmpPlugin</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Debug/index.html">Debug support</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Debug/index.html#architecture">Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Debug/index.html#embeddedriscvjtag">EmbeddedRiscvJtag</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../HowToUse/index.html">How to use</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#docker-container">Docker Container</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#compilation">Compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#generate-verilog">Generate verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#run-a-simulation">Run a simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#synthesis">Synthesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#other-resources">Other resources</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#using-intellij-idea">Using IntelliJ IDEA</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Performance/index.html">Performance / Area / FMax</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Performance/index.html#tuning">Tuning</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Performance/index.html#critical-paths-tool">Critical paths tool</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">SoC</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">MicroSoc</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#verilog-generation">Verilog generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#simulation-spinalsim-verilator">Simulation (SpinalSim / Verilator)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#adding-a-custom-peripheral">Adding a custom peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="#exporting-an-apb3-bus-to-the-toplevel">Exporting an APB3 bus to the toplevel</a></li>
<li class="toctree-l3"><a class="reference internal" href="#adding-a-custom-instruction">Adding a custom instruction</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="litex.html">Litex</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">VexiiRiscv</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">SoC</a></li>
      <li class="breadcrumb-item active">MicroSoc</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/SpinalHDL/VexiiRiscv-RTD/blob/master/source/VexiiRiscv/Soc/microsoc.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             <dialog id="doc-dialog-version" role="dialog" class="collapse-once" aria-modal="false" data-default-state="close" data-current-version="master" data-latest-version="master">
<p class="doc-version-warning-banner">
  <strong>
    
    You're reading an pre-release version of this documentation.<br/>
    For the latest stable release version, please have a look at <a href="microsoc.html">master</a>.
    
  </strong>
  <div>
    <form>
      <button formmethod="dialog" type="submit" class="doc-dialog-dismiss" aria-label="close">Dismiss</button>
    </form>
  </div>
</p>
</dialog>




  <section id="microsoc">
<span id="id1"></span><h1>MicroSoc<a class="headerlink" href="#microsoc" title="Permalink to this heading"></a></h1>
<p>MicroSoC is a little SoC based on VexiiRiscv and a tilelink interconnect.</p>
<p>Its goals are :</p>
<ul class="simple">
<li><p>To provide a simple reference design</p></li>
<li><p>To be a simple and light FPGA SoC</p></li>
<li><p>Target a high frequency of operation, but not a high IPC (by default)</p></li>
</ul>
<p>Here is a architecture diagram :</p>
<img alt="../../_images/microsoc.png" src="../../_images/microsoc.png" />
<p>Here you can see the default vexiiriscv architecture for this SoC :</p>
<img alt="../../_images/microsoc_vexii.png" src="../../_images/microsoc_vexii.png" />
<p>You can find its implementation here <a class="reference external" href="https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/soc/micro">https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/soc/micro</a></p>
<ul class="simple">
<li><p>MicroSoc.scala : Contains the SoC toplevel</p></li>
<li><p>MicroSocGen.scala : Contains the scala main which can be used to generate the SoC verilog</p></li>
<li><p>MicroSocSim.scala : Contains a simple SpinalSim testbench for the SoC</p></li>
</ul>
<p>The MicroSoC code is commented in a way which should help non-initiated to understand what is happening. (this is an invitation to read the code ^^)</p>
<section id="verilog-generation">
<h2>Verilog generation<a class="headerlink" href="#verilog-generation" title="Permalink to this heading"></a></h2>
<p>To generate the SoC verilog, you can run :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span><span class="c1"># Default configuration</span>
sbt <span class="s2">&quot;runMain vexiiriscv.soc.micro.MicroSocGen&quot;</span>
<span class="c1"># SoC with 32 KB + RV32IMC running at 50 Mhz:</span>
sbt <span class="s2">&quot;runMain vexiiriscv.soc.micro.MicroSocGen --ram-bytes=32768 --with-rvm --with-rvc --system-frequency=50000000&quot;</span>
<span class="c1"># List all the parameters available</span>
sbt <span class="s2">&quot;runMain vexiiriscv.soc.micro.MicroSocGen --help&quot;</span>
</pre></div>
</div>
</section>
<section id="simulation-spinalsim-verilator">
<h2>Simulation (SpinalSim / Verilator)<a class="headerlink" href="#simulation-spinalsim-verilator" title="Permalink to this heading"></a></h2>
<p>If you have Verilator installed, you can run a simulation by doing :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span><span class="c1"># Default configuration</span>
sbt <span class="s2">&quot;runMain vexiiriscv.soc.micro.MicroSocSim&quot;</span>
<span class="c1"># List all the parameters available</span>
sbt <span class="s2">&quot;runMain vexiiriscv.soc.micro.MicroSocSim --help&quot;</span>
</pre></div>
</div>
<p>Here is a set of important command line arguments :</p>
<table class="docutils align-default" id="id2">
<caption><span class="caption-text">Arguments</span><a class="headerlink" href="#id2" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 30%" />
<col style="width: 70%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Command</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>--load-elf ELF_FILE</p></td>
<td><p>Will load elf file into the ram/rom/flash of the SoC</p></td>
</tr>
<tr class="row-odd"><td><p>--trace-fst</p></td>
<td><p>A FST wave of all the DUT signals will be stored in simWorkspace/MicroSocSim/test (you can open it using GTKwave)</p></td>
</tr>
<tr class="row-even"><td><p>--trace-konata</p></td>
<td><p>A konata trace of all the executed instruction will be stored in simWorkspace/MicroSocSim/test (you can open it using <a class="reference external" href="https://github.com/shioyadan/Konata">https://github.com/shioyadan/Konata</a>)</p></td>
</tr>
</tbody>
</table>
<p>Note that the default VexiiRiscv configuration is RV32I, with a relatively low area/performance. You can for instance get more performance by adding <cite>--allow-bypass-from=0 --with-rvm --with-btb --with-ras --with-gshare</cite></p>
<p>While the simulation is running you can connect to it using openocd as if it was real hardware :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>openocd -f src/main/tcl/openocd/vexiiriscv_sim.tcl
</pre></div>
</div>
</section>
<section id="adding-a-custom-peripheral">
<h2>Adding a custom peripheral<a class="headerlink" href="#adding-a-custom-peripheral" title="Permalink to this heading"></a></h2>
<p>Let's say you want to design a peripheral and then add it to the SoC, the MicroSoc contains one example of that via PeripheralDemo.scala.
Take a look at it, its code is extensively commented :</p>
<p><a class="reference external" href="https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/soc/micro/PeripheralDemo.scala">https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/soc/micro/PeripheralDemo.scala</a></p>
<p>This peripheral example is a very simple one which provide the CPU access to leds, buttons and an interrupt function of the buttons value.</p>
<img alt="../../_images/peripheral_demo.png" src="../../_images/peripheral_demo.png" />
<p>You can see in the diagram above :</p>
<ul class="simple">
<li><p>PeripheralDemo : Which is our custom peripheral in its traditional sense (a hardware Component / Module). It use regular SpinalHDL stuff.</p></li>
<li><p>mapper : This is a tool which ease the creation of peripherals register file.
Instead of having stuff like big switch case on the bus address, you just need to say &quot;Create a RW register at this address&quot; in a more natural language.</p></li>
<li><p>BufferCC : Used to avoid metastability when we use the buttons value in our hardware (this is a chain of 2 flip-flop)</p></li>
<li><p>PeripheralDemoFiber : This is sort of the integration layer for our PeripheralDemo into a SoC. This serve a few purposes.
It handle the Tilelink parameters negotiation / propagation, aswell as exporting the leds and buttons directly to the MicroSoc io.</p></li>
<li><p>Node : This is an instance of the tilelink bus in our SoC. It is used for parameter negotiation/propagation as well as to get the hardware bus instance.</p></li>
</ul>
<p>You can then add that peripheral in the toplevel around the other peripherals by :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">demo</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">PeripheralDemoFiber</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">PeripheralDemoParam</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span><span class="mi">16</span><span class="p">))</span><span class="w"></span>
<span class="n">demo</span><span class="p">.</span><span class="n">node</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="mh">0x10003000</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">bus32</span><span class="w"></span>
<span class="n">plic</span><span class="p">.</span><span class="n">mapUpInterrupt</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span><span class="w"> </span><span class="n">demo</span><span class="p">.</span><span class="n">interrupt</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>This peripheral is already integrated into MicroSoC as a demo but disabled by default. To enable it, will need to provide a specific command line parameter. For instance :</p>
<p>sbt &quot;runMain vexiiriscv.soc.micro.MicroSocSim --demo-peripheral leds=16,buttons=12&quot;</p>
</section>
<section id="exporting-an-apb3-bus-to-the-toplevel">
<h2>Exporting an APB3 bus to the toplevel<a class="headerlink" href="#exporting-an-apb3-bus-to-the-toplevel" title="Permalink to this heading"></a></h2>
<p>Let's say you want to allow the CPU to access a APB3 peripheral which stand outside the SoC toplevel.
Here is how you can do so by adding code to the MicroSoc.system.peripheral area :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">MicroSoc</span><span class="p">(</span><span class="n">p</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">MicroSocParam</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="p">..</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">system</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ClockingArea</span><span class="p">(</span><span class="n">socCtrl</span><span class="p">.</span><span class="n">system</span><span class="p">.</span><span class="n">cd</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="p">..</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">peripheral</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Area</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">      </span><span class="p">..</span><span class="w"></span>
<span class="w">      </span><span class="c1">// Let&#39;s define a namespace to contains all our logic</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">exported</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Area</span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="c1">// Let&#39;s define tl as our Tilelink peripheral endpoint (before the APB3 bridge)</span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">tl</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">tilelink</span><span class="p">.</span><span class="n">fabric</span><span class="p">.</span><span class="nc">Node</span><span class="p">.</span><span class="n">slave</span><span class="p">()</span><span class="w"></span>
<span class="w">        </span><span class="n">tl</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="mh">0x10006000</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">bus32</span><span class="w"> </span><span class="c1">// Lets map our tilelink bus in the memory space</span>

<span class="w">        </span><span class="c1">// Let&#39;s define our APB3 bus which will be exposed to the IO of the SoC</span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">bus</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">master</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="n">addressWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">12</span><span class="p">,</span><span class="w"> </span><span class="n">dataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">32</span><span class="p">))</span><span class="w"></span>

<span class="w">        </span><span class="c1">// Let&#39;s define a Fiber thread which will</span>
<span class="w">        </span><span class="c1">// - Handle the tilelink parameter negotiation</span>
<span class="w">        </span><span class="c1">// - Instantiate the APB3 bridge and connect the buses</span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">fiber</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Fiber</span><span class="w"> </span><span class="n">build</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Area</span><span class="p">{</span><span class="w"></span>
<span class="w">          </span><span class="c1">// Here we go with the tilelink negotiation</span>
<span class="w">          </span><span class="n">tl</span><span class="p">.</span><span class="n">m2s</span><span class="p">.</span><span class="n">supported</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="w"></span>
<span class="w">            </span><span class="nc">M2sSupport</span><span class="p">(</span><span class="w"></span>
<span class="w">              </span><span class="n">addressWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bus</span><span class="p">.</span><span class="n">config</span><span class="p">.</span><span class="n">addressWidth</span><span class="p">,</span><span class="w"></span>
<span class="w">              </span><span class="n">dataWidth</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">bus</span><span class="p">.</span><span class="n">config</span><span class="p">.</span><span class="n">dataWidth</span><span class="p">,</span><span class="w"></span>
<span class="w">              </span><span class="n">transfers</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M2sTransfers</span><span class="p">(</span><span class="w"></span>
<span class="w">                </span><span class="n">get</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tilelink</span><span class="p">.</span><span class="nc">SizeRange</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="w"></span>
<span class="w">                </span><span class="n">putFull</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tilelink</span><span class="p">.</span><span class="nc">SizeRange</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span><span class="w"></span>
<span class="w">              </span><span class="p">)</span><span class="w"></span>
<span class="w">            </span><span class="p">)</span><span class="w"></span>
<span class="w">          </span><span class="p">)</span><span class="w"></span>
<span class="w">          </span><span class="n">tl</span><span class="p">.</span><span class="n">s2m</span><span class="p">.</span><span class="n">none</span><span class="p">()</span><span class="w"></span>

<span class="w">          </span><span class="c1">// Create the hardware bridge from tilelink to APB3 and connect the buses</span>
<span class="w">          </span><span class="kd">val</span><span class="w"> </span><span class="n">bridge</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="n">tilelink</span><span class="p">.</span><span class="nc">Apb3Bridge</span><span class="p">(</span><span class="n">tl</span><span class="p">.</span><span class="n">bus</span><span class="p">.</span><span class="n">p</span><span class="p">.</span><span class="n">node</span><span class="p">)</span><span class="w"></span>
<span class="w">          </span><span class="n">bridge</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">up</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">tl</span><span class="p">.</span><span class="n">bus</span><span class="w"></span>
<span class="w">          </span><span class="n">bridge</span><span class="p">.</span><span class="n">io</span><span class="p">.</span><span class="n">down</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">bus</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">      </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>If you want the CPU to be able to execute code located in the APB3 peripheral, then you will need to tag the tl bus with :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">tl</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">tilelink</span><span class="p">.</span><span class="n">fabric</span><span class="p">.</span><span class="nc">Node</span><span class="p">.</span><span class="n">slave</span><span class="p">()</span><span class="w"></span>
<span class="n">tl</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="mh">0x10006000</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">bus32</span><span class="w"> </span><span class="c1">// Lets map our tilelink bus in the memory space</span>
<span class="n">tl</span><span class="p">.</span><span class="n">addTag</span><span class="p">(</span><span class="n">spinal</span><span class="p">.</span><span class="n">lib</span><span class="p">.</span><span class="n">system</span><span class="p">.</span><span class="n">tag</span><span class="p">.</span><span class="nc">PMA</span><span class="p">.</span><span class="nc">EXECUTABLE</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="adding-a-custom-instruction">
<h2>Adding a custom instruction<a class="headerlink" href="#adding-a-custom-instruction" title="Permalink to this heading"></a></h2>
<p>Let's say you want to add a custom instruction to the MicroSoc. Let's use the <a class="reference internal" href="../Execute/custom.html#custom-plugin-impl"><span class="std std-ref">Plugin implementation</span></a> which does SIMD add.</p>
<p>In the MicroSoc, you can find :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">cpu</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">TilelinkVexiiRiscvFiber</span><span class="p">(</span><span class="n">p</span><span class="p">.</span><span class="n">vexii</span><span class="p">.</span><span class="n">plugins</span><span class="p">())</span><span class="w"></span>
</pre></div>
</div>
<p>We need to edit this into :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">// Instantiate all the plugins from the command line arguments</span>
<span class="kd">val</span><span class="w"> </span><span class="n">pluginsArea</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p</span><span class="p">.</span><span class="n">vexii</span><span class="p">.</span><span class="n">pluginsArea</span><span class="p">()</span><span class="w"></span>
<span class="c1">// Add our custom plugin, pluginsArea.early0 refer to the default execute lane of the CPU</span>
<span class="n">pluginsArea</span><span class="p">.</span><span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="n">vexiiriscv</span><span class="p">.</span><span class="n">execute</span><span class="p">.</span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="n">pluginsArea</span><span class="p">.</span><span class="n">early0</span><span class="p">)</span><span class="w"></span>
<span class="c1">// Build the CPU</span>
<span class="kd">val</span><span class="w"> </span><span class="n">cpu</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">TilelinkVexiiRiscvFiber</span><span class="p">(</span><span class="n">pluginsArea</span><span class="p">.</span><span class="n">plugins</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>TODO add software example</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="SoC" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="litex.html" class="btn btn-neutral float-right" title="Litex" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023 - 2024, VexiiRiscv.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
  
     
    <!-- source/_templates/footer.html -->
    
    <div class="doc-footer-current-version"><p>
    Version: master git~afd50f3 2024-11-28
    </p></div>
    


</footer>
        </div>
      </div>
    </section>
  </div>
  
<div class="rst-versions" data-toggle="rst-versions" role="note" aria-label="versions">
  <span class="rst-current-version" data-toggle="rst-current-version">
    <span class="fa fa-book"> Other Versions</span>
    v: master
    <span class="fa fa-caret-down"></span>
  </span>
  <div class="rst-other-versions">
    <dl>
       <dt>Languages</dt>
       <dd class="rtd-current-item">
         <a href="#">en</a>
       </dd>
    </dl>
    <dl>
      <dt>Branches</dt>
      <dd><a href="microsoc.html">master</a></dd>
    </dl>
    <dl>
      <dt>Downloads</dt>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master.">HTML</a></dd>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master-SingleHTML.zip">SingleHTML</a></dd>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master.pdf">PDF</a></dd>
    </dl>
  </div>
</div><script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>