//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__pinhole_camera
.const .align 8 .b8 params[264];

.visible .entry __raygen__pinhole_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<994>;
	.reg .b32 	%r<553>;
	.reg .b64 	%rd<108>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB0_108;

	mad.lo.s32 	%r109, %r104, %r101, %r103;
	ld.const.u32 	%r110, [params+8];
	shl.b32 	%r111, %r110, 4;
	add.s32 	%r112, %r111, -1556008596;
	add.s32 	%r113, %r110, -1640531527;
	shr.u32 	%r114, %r110, 5;
	add.s32 	%r115, %r114, -939442524;
	xor.b32  	%r116, %r112, %r113;
	xor.b32  	%r117, %r116, %r115;
	add.s32 	%r118, %r109, %r117;
	shl.b32 	%r119, %r118, 4;
	add.s32 	%r120, %r119, -1383041155;
	add.s32 	%r121, %r118, -1640531527;
	xor.b32  	%r122, %r120, %r121;
	shr.u32 	%r123, %r118, 5;
	add.s32 	%r124, %r123, 2123724318;
	xor.b32  	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r110;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1556008596;
	add.s32 	%r129, %r126, 1013904242;
	shr.u32 	%r130, %r126, 5;
	add.s32 	%r131, %r130, -939442524;
	xor.b32  	%r132, %r128, %r129;
	xor.b32  	%r133, %r132, %r131;
	add.s32 	%r134, %r133, %r118;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1383041155;
	add.s32 	%r137, %r134, 1013904242;
	xor.b32  	%r138, %r136, %r137;
	shr.u32 	%r139, %r134, 5;
	add.s32 	%r140, %r139, 2123724318;
	xor.b32  	%r141, %r138, %r140;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1556008596;
	add.s32 	%r145, %r142, -626627285;
	shr.u32 	%r146, %r142, 5;
	add.s32 	%r147, %r146, -939442524;
	xor.b32  	%r148, %r144, %r145;
	xor.b32  	%r149, %r148, %r147;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1383041155;
	add.s32 	%r153, %r150, -626627285;
	xor.b32  	%r154, %r152, %r153;
	shr.u32 	%r155, %r150, 5;
	add.s32 	%r156, %r155, 2123724318;
	xor.b32  	%r157, %r154, %r156;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1556008596;
	add.s32 	%r161, %r158, 2027808484;
	shr.u32 	%r162, %r158, 5;
	add.s32 	%r163, %r162, -939442524;
	xor.b32  	%r164, %r160, %r161;
	xor.b32  	%r165, %r164, %r163;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1383041155;
	add.s32 	%r169, %r166, 2027808484;
	xor.b32  	%r170, %r168, %r169;
	shr.u32 	%r171, %r166, 5;
	add.s32 	%r172, %r171, 2123724318;
	xor.b32  	%r173, %r170, %r172;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1556008596;
	add.s32 	%r177, %r174, 387276957;
	shr.u32 	%r178, %r174, 5;
	add.s32 	%r179, %r178, -939442524;
	xor.b32  	%r180, %r176, %r177;
	xor.b32  	%r181, %r180, %r179;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1383041155;
	add.s32 	%r185, %r182, 387276957;
	xor.b32  	%r186, %r184, %r185;
	shr.u32 	%r187, %r182, 5;
	add.s32 	%r188, %r187, 2123724318;
	xor.b32  	%r189, %r186, %r188;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r190, -1253254570;
	shr.u32 	%r194, %r190, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1253254570;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1401181199;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1401181199;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -239350328;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -239350328;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, -1879881855;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, -1879881855;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 774553914;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 774553914;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -865977613;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -865977613;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1788458156;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1788458156;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, 147926629;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, 147926629;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1492604898;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1492604898;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 1161830871;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 1161830871;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -478700656;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	mad.lo.s32 	%r359, %r358, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f255, %r360;
	mov.f32 	%f256, 0f4B800000;
	div.approx.ftz.f32 	%f257, %f255, %f256;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r361;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f258, %r362;
	div.approx.ftz.f32 	%f259, %f258, %f256;
	add.ftz.f32 	%f260, %f257, 0fBF000000;
	add.ftz.f32 	%f261, %f259, 0fBF000000;
	cvt.rn.f32.s32	%f262, %r103;
	add.ftz.f32 	%f263, %f262, %f260;
	cvt.rn.f32.s32	%f264, %r104;
	add.ftz.f32 	%f265, %f264, %f261;
	cvt.rn.f32.s32	%f266, %r101;
	div.approx.ftz.f32 	%f267, %f263, %f266;
	cvt.rn.f32.s32	%f268, %r102;
	div.approx.ftz.f32 	%f269, %f265, %f268;
	fma.rn.ftz.f32 	%f270, %f267, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f271, %f269, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f272, %f273}, [params+88];
	ld.const.v2.f32 	{%f276, %f277}, [params+96];
	mul.ftz.f32 	%f280, %f271, %f277;
	ld.const.v2.f32 	{%f281, %f282}, [params+104];
	mul.ftz.f32 	%f285, %f271, %f281;
	mul.ftz.f32 	%f286, %f271, %f282;
	fma.rn.ftz.f32 	%f287, %f272, %f270, %f280;
	fma.rn.ftz.f32 	%f288, %f270, %f273, %f285;
	fma.rn.ftz.f32 	%f289, %f270, %f276, %f286;
	ld.const.v2.f32 	{%f290, %f291}, [params+112];
	add.ftz.f32 	%f294, %f287, %f290;
	add.ftz.f32 	%f295, %f288, %f291;
	ld.const.f32 	%f296, [params+120];
	add.ftz.f32 	%f297, %f289, %f296;
	mul.ftz.f32 	%f298, %f295, %f295;
	fma.rn.ftz.f32 	%f299, %f294, %f294, %f298;
	fma.rn.ftz.f32 	%f300, %f297, %f297, %f299;
	rsqrt.approx.ftz.f32 	%f301, %f300;
	mul.ftz.f32 	%f1, %f294, %f301;
	mul.ftz.f32 	%f2, %f295, %f301;
	mul.ftz.f32 	%f3, %f297, %f301;
	ld.const.f32 	%f4, [params+84];
	ld.const.f32 	%f5, [params+76];
	ld.const.f32 	%f6, [params+80];
	st.local.v2.f32 	[%rd24+96], {%f5, %f6};
	st.local.f32 	[%rd24+104], %f4;
	st.local.v2.f32 	[%rd24+128], {%f1, %f2};
	st.local.f32 	[%rd24+136], %f3;
	mov.u32 	%r523, 285212672;
	mov.u32 	%r364, 0;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r523};
	mov.f32 	%f302, 0f3F800000;
	st.local.v2.f32 	[%rd24+16], {%f302, %f302};
	mov.u32 	%r365, 1065353216;
	st.local.u32 	[%rd24+24], %r365;
	mov.f32 	%f897, 0f00000000;
	st.local.v4.f32 	[%rd24+80], {%f302, %f302, %f302, %f897};
	st.local.u32 	[%rd24+76], %r364;
	st.local.v4.f32 	[%rd24+144], {%f897, %f897, %f897, %f302};
	st.local.v4.u32 	[%rd24+32], {%r364, %r364, %r365, %r364};
	st.local.u32 	[%rd24+124], %r365;
	mov.u32 	%r366, -1082130432;
	st.local.u32 	[%rd24+140], %r366;
	ld.const.u32 	%r525, [params+204];
	setp.eq.s32	%p8, %r525, 0;
	mov.u32 	%r520, -1;
	mov.pred 	%p111, 0;
	mov.u32 	%r519, %r520;
	mov.f32 	%f896, %f897;
	mov.f32 	%f895, %f897;
	mov.f32 	%f912, %f897;
	mov.f32 	%f913, %f897;
	mov.f32 	%f914, %f897;
	@%p8 bra 	BB0_31;

	add.u64 	%rd103, %SP, 144;
	ld.const.u64 	%rd6, [params+256];
	ld.const.f32 	%f7, [params+196];
	shr.u64 	%rd26, %rd103, 32;
	cvt.u32.u64	%r6, %rd26;
	cvt.u32.u64	%r7, %rd103;
	ld.const.v2.u32 	{%r371, %r525}, [params+200];
	ld.const.v2.f32 	{%f312, %f313}, [params+232];
	mov.u32 	%r524, -1;
	mov.f32 	%f914, 0f00000000;
	ld.const.f32 	%f10, [params+240];
	mov.f32 	%f889, %f302;
	mov.f32 	%f890, %f302;
	mov.f32 	%f891, %f302;
	mov.f32 	%f913, %f914;
	mov.f32 	%f912, %f914;
	mov.f32 	%f895, %f914;
	mov.f32 	%f896, %f914;
	mov.f32 	%f897, %f914;
	mov.u32 	%r519, %r524;
	mov.u32 	%r520, %r524;

BB0_3:
	ld.local.v4.f32 	{%f315, %f316, %f317, %f318}, [%rd5+100];
	neg.ftz.f32 	%f322, %f317;
	neg.ftz.f32 	%f323, %f316;
	neg.ftz.f32 	%f324, %f315;
	st.local.v2.f32 	[%rd5+84], {%f324, %f323};
	st.local.f32 	[%rd5+92], %f322;
	st.local.v2.f32 	[%rd5+132], {%f302, %f302};
	mov.u32 	%r373, 1510874058;
	st.local.u32 	[%rd5+80], %r373;
	and.b32  	%r14, %r523, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f898, 0f5A0E1BCA;
	setp.lt.s32	%p9, %r524, 0;
	@%p9 bra 	BB0_8;

	or.b32  	%r374, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r374;
	mul.wide.s32 	%rd27, %r524, 16;
	add.s64 	%rd7, %rd1, %rd27;
	ld.local.v4.f32 	{%f326, %f327, %f328, %f329}, [%rd7];
	add.s64 	%rd28, %rd2, %rd27;
	ld.local.v4.f32 	{%f334, %f335, %f336, %f337}, [%rd28];
	st.local.v4.f32 	[%rd5+52], {%f334, %f335, %f336, %f337};
	mul.wide.s32 	%rd29, %r524, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.local.f32 	%f20, [%rd30];
	st.local.v4.f32 	[%rd5+36], {%f326, %f327, %f328, %f20};
	st.local.f32 	[%rd5+132], %f329;
	add.s32 	%r375, %r524, -1;
	setp.lt.s32	%p10, %r375, 0;
	@%p10 bra 	BB0_6;

	ld.local.f32 	%f342, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f342;

BB0_6:
	setp.leu.ftz.f32	%p11, %f20, 0f00000000;
	@%p11 bra 	BB0_8;

	ld.local.u32 	%r376, [%rd5];
	mad.lo.s32 	%r377, %r376, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r377;
	and.b32  	%r378, %r377, 16777215;
	cvt.rn.f32.u32	%f344, %r378;
	div.approx.ftz.f32 	%f346, %f344, %f256;
	lg2.approx.ftz.f32 	%f347, %f346;
	mul.ftz.f32 	%f348, %f347, 0fBF317218;
	mul.ftz.f32 	%f898, %f348, %f20;

BB0_8:
	ld.local.v4.f32 	{%f358, %f359, %f360, %f361}, [%rd5+68];
	mov.u32 	%r383, 1;
	mov.u32 	%r386, 2;
	ld.local.v4.f32 	{%f362, %f363, %f364, %f365}, [%rd5+100];
	mov.u32 	%r391, -1;
	mov.f32 	%f357, 0f00000000;
	// inline asm
	call (%r379, %r380, %r381, %r382), _optix_trace_4, (%rd6, %f358, %f359, %f360, %f362, %f363, %f364, %f7, %f898, %f357, %r383, %r364, %r364, %r386, %r364, %r6, %r7, %r391, %r391);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r392, %r19, 1;
	st.local.u32 	[%rd5+16], %r392;
	setp.ne.s32	%p12, %r19, 0;
	@%p12 bra 	BB0_10;

	ld.local.v4.f32 	{%f366, %f367, %f368, %f369}, [%rd5+68];
	add.ftz.f32 	%f897, %f897, %f366;
	add.ftz.f32 	%f896, %f896, %f367;
	add.ftz.f32 	%f895, %f895, %f368;
	mov.u32 	%r520, %r381;
	mov.u32 	%r519, %r382;

BB0_10:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r523, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r523;
	and.b32  	%r393, %r24, 4096;
	setp.eq.s32	%p13, %r393, 0;
	@%p13 bra 	BB0_18;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p14, %r26, 0;
	@%p14 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_14:
	ld.local.f32 	%f898, [%rd5+80];
	bra.uni 	BB0_15;

BB0_12:
	st.local.f32 	[%rd5+80], %f898;
	ld.local.v4.f32 	{%f373, %f374, %f375, %f376}, [%rd5+100];
	ld.local.v4.f32 	{%f380, %f381, %f382, %f383}, [%rd5+68];
	fma.rn.ftz.f32 	%f387, %f898, %f374, %f381;
	fma.rn.ftz.f32 	%f388, %f898, %f373, %f380;
	st.local.v2.f32 	[%rd5+68], {%f388, %f387};
	fma.rn.ftz.f32 	%f389, %f898, %f375, %f382;
	st.local.f32 	[%rd5+76], %f389;
	setp.lt.u32	%p15, %r392, %r525;
	@%p15 bra 	BB0_15;

	ld.local.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd24];
	add.ftz.f32 	%f397, %f313, %f391;
	add.ftz.f32 	%f398, %f312, %f390;
	st.local.v2.f32 	[%rd24], {%f398, %f397};
	add.ftz.f32 	%f399, %f10, %f392;
	st.local.f32 	[%rd5+-20], %f399;

BB0_15:
	ld.local.v4.f32 	{%f400, %f401, %f402, %f403}, [%rd5+36];
	neg.ftz.f32 	%f407, %f898;
	mul.ftz.f32 	%f408, %f400, %f407;
	mul.ftz.f32 	%f409, %f401, %f407;
	mul.ftz.f32 	%f410, %f402, %f407;
	mul.ftz.f32 	%f411, %f408, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f31, %f411;
	mul.ftz.f32 	%f412, %f409, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f32, %f412;
	mul.ftz.f32 	%f413, %f410, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f33, %f413;
	mul.ftz.f32 	%f891, %f891, %f31;
	mul.ftz.f32 	%f890, %f890, %f32;
	mul.ftz.f32 	%f889, %f889, %f33;
	and.b32  	%r395, %r24, 16777216;
	setp.eq.s32	%p16, %r395, 0;
	@%p16 bra 	BB0_18;

	ld.local.v4.f32 	{%f414, %f415, %f416, %f417}, [%rd5+-12];
	mul.ftz.f32 	%f421, %f32, %f415;
	mul.ftz.f32 	%f422, %f31, %f414;
	st.local.v2.f32 	[%rd5+-12], {%f422, %f421};
	mul.ftz.f32 	%f423, %f33, %f416;
	st.local.f32 	[%rd5+-4], %f423;
	@%p14 bra 	BB0_18;

	and.b32  	%r523, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r523;

BB0_18:
	ld.local.v4.f32 	{%f424, %f425, %f426, %f427}, [%rd24];
	fma.rn.ftz.f32 	%f912, %f891, %f424, %f912;
	fma.rn.ftz.f32 	%f913, %f890, %f425, %f913;
	fma.rn.ftz.f32 	%f914, %f889, %f426, %f914;
	setp.lt.s32	%p18, %r523, 0;
	@%p18 bra 	BB0_30;

	ld.local.f32 	%f431, [%rd5+32];
	setp.le.ftz.f32	%p19, %f431, 0f00000000;
	@%p19 bra 	BB0_30;

	ld.local.v2.f32 	{%f432, %f433}, [%rd5+20];
	setp.neu.ftz.f32	%p20, %f432, 0f00000000;
	setp.neu.ftz.f32	%p21, %f433, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB0_22;

	ld.local.f32 	%f434, [%rd5+28];
	setp.eq.ftz.f32	%p23, %f434, 0f00000000;
	@%p23 bra 	BB0_30;

BB0_22:
	mul.ftz.f32 	%f891, %f891, %f432;
	mul.ftz.f32 	%f890, %f890, %f433;
	ld.local.f32 	%f435, [%rd5+28];
	mul.ftz.f32 	%f889, %f889, %f435;
	setp.ge.u32	%p24, %r371, %r392;
	@%p24 bra 	BB0_25;

	max.ftz.f32 	%f436, %f891, %f890;
	max.ftz.f32 	%f48, %f436, %f889;
	ld.local.u32 	%r397, [%rd5];
	mad.lo.s32 	%r398, %r397, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r398;
	and.b32  	%r399, %r398, 16777215;
	cvt.rn.f32.u32	%f437, %r399;
	div.approx.ftz.f32 	%f439, %f437, %f256;
	setp.lt.ftz.f32	%p25, %f48, %f439;
	@%p25 bra 	BB0_30;

	rcp.approx.ftz.f32 	%f440, %f48;
	mul.ftz.f32 	%f891, %f891, %f440;
	mul.ftz.f32 	%f890, %f890, %f440;
	mul.ftz.f32 	%f889, %f889, %f440;

BB0_25:
	and.b32  	%r400, %r523, 288;
	setp.ne.s32	%p26, %r400, 256;
	@%p26 bra 	BB0_29;

	and.b32  	%r401, %r523, 16;
	setp.eq.s32	%p27, %r401, 0;
	@%p27 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	add.s32 	%r412, %r524, -1;
	max.s32 	%r524, %r412, %r391;
	bra.uni 	BB0_29;

BB0_27:
	add.s32 	%r402, %r524, 1;
	mov.u32 	%r403, 3;
	min.s32 	%r524, %r402, %r403;
	mul.wide.s32 	%rd36, %r524, 16;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.v4.u32 	{%r404, %r405, %r406, %r407}, [%rd5+116];
	st.local.v4.u32 	[%rd37], {%r404, %r405, %r406, %r407};
	ld.local.v4.f32 	{%f441, %f442, %f443, %f444}, [%rd5+52];
	add.s64 	%rd38, %rd2, %rd36;
	st.local.v4.f32 	[%rd38], {%f441, %f442, %f443, %f444};
	ld.local.f32 	%f449, [%rd5+48];
	mul.wide.s32 	%rd39, %r524, 4;
	add.s64 	%rd40, %rd3, %rd39;
	st.local.f32 	[%rd40], %f449;

BB0_29:
	setp.lt.u32	%p28, %r392, %r525;
	@%p28 bra 	BB0_3;

BB0_30:
	setp.gt.s32	%p111, %r19, 0;

BB0_31:
	ld.local.v4.f32 	{%f973, %f974, %f975, %f453}, [%rd5+-12];
	ld.local.v4.f32 	{%f970, %f971, %f972, %f457}, [%rd5+4];
	@!%p111 bra 	BB0_100;
	bra.uni 	BB0_32;

BB0_32:
	ld.local.f32 	%f941, [%rd5+96];
	setp.geu.ftz.f32	%p29, %f941, 0f3F800000;
	@%p29 bra 	BB0_100;

	mov.u32 	%r514, -1082130432;
	mov.u32 	%r513, 1065353216;
	ld.const.f32 	%f885, [params+84];
	ld.const.f32 	%f884, [params+80];
	ld.const.f32 	%f883, [params+76];
	st.local.v2.f32 	[%rd5+68], {%f883, %f884};
	st.local.f32 	[%rd5+76], %f885;
	st.local.v2.f32 	[%rd5+100], {%f1, %f2};
	st.local.f32 	[%rd5+108], %f3;
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r57};
	mov.f32 	%f461, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f461, %f461};
	st.local.u32 	[%rd5+-4], %r513;
	mov.f32 	%f938, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f461, %f461, %f461, %f938};
	st.local.u32 	[%rd5+48], %r364;
	st.local.v4.f32 	[%rd5+116], {%f938, %f938, %f938, %f461};
	st.local.v4.u32 	[%rd5+4], {%r364, %r364, %r513, %r364};
	st.local.u32 	[%rd5+96], %r513;
	st.local.u32 	[%rd5+112], %r514;
	setp.eq.s32	%p30, %r525, 0;
	@%p30 bra 	BB0_34;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd8, [params+256];
	ld.const.f32 	%f68, [params+196];
	shr.u64 	%rd44, %rd104, 32;
	cvt.u32.u64	%r35, %rd44;
	cvt.u32.u64	%r36, %rd104;
	ld.const.v2.u32 	{%r421, %r525}, [params+200];
	ld.const.v2.f32 	{%f468, %f469}, [params+232];
	mov.f32 	%f940, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f71, [params+240];
	mov.f32 	%f931, %f461;
	mov.f32 	%f930, %f461;
	mov.f32 	%f929, %f461;
	mov.f32 	%f939, %f940;
	mov.f32 	%f938, %f940;

BB0_36:
	ld.local.v4.f32 	{%f471, %f472, %f473, %f474}, [%rd5+100];
	neg.ftz.f32 	%f478, %f473;
	neg.ftz.f32 	%f479, %f472;
	neg.ftz.f32 	%f480, %f471;
	st.local.v2.f32 	[%rd5+84], {%f480, %f479};
	st.local.f32 	[%rd5+92], %f478;
	st.local.v2.f32 	[%rd5+132], {%f461, %f461};
	mov.u32 	%r423, 1510874058;
	st.local.u32 	[%rd5+80], %r423;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f924, 0f5A0E1BCA;
	setp.lt.s32	%p31, %r40, 0;
	@%p31 bra 	BB0_41;

	or.b32  	%r424, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r424;
	mul.wide.s32 	%rd45, %r40, 16;
	add.s64 	%rd9, %rd1, %rd45;
	ld.local.v4.f32 	{%f482, %f483, %f484, %f485}, [%rd9];
	add.s64 	%rd46, %rd2, %rd45;
	ld.local.v4.f32 	{%f490, %f491, %f492, %f493}, [%rd46];
	st.local.v4.f32 	[%rd5+52], {%f490, %f491, %f492, %f493};
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.local.f32 	%f81, [%rd48];
	st.local.v4.f32 	[%rd5+36], {%f482, %f483, %f484, %f81};
	st.local.f32 	[%rd5+132], %f485;
	add.s32 	%r425, %r40, -1;
	setp.lt.s32	%p32, %r425, 0;
	@%p32 bra 	BB0_39;

	ld.local.f32 	%f498, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f498;

BB0_39:
	setp.leu.ftz.f32	%p33, %f81, 0f00000000;
	@%p33 bra 	BB0_41;

	ld.local.u32 	%r426, [%rd5];
	mad.lo.s32 	%r427, %r426, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r427;
	and.b32  	%r428, %r427, 16777215;
	cvt.rn.f32.u32	%f500, %r428;
	div.approx.ftz.f32 	%f502, %f500, %f256;
	lg2.approx.ftz.f32 	%f503, %f502;
	mul.ftz.f32 	%f504, %f503, 0fBF317218;
	mul.ftz.f32 	%f924, %f504, %f81;

BB0_41:
	ld.local.v4.f32 	{%f514, %f515, %f516, %f517}, [%rd5+68];
	mov.u32 	%r433, 1;
	mov.u32 	%r436, 2;
	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd5+100];
	mov.u32 	%r441, -1;
	mov.f32 	%f513, 0f00000000;
	// inline asm
	call (%r429, %r430, %r431, %r432), _optix_trace_4, (%rd8, %f514, %f515, %f516, %f518, %f519, %f520, %f68, %f924, %f513, %r433, %r364, %r364, %r436, %r364, %r35, %r36, %r441, %r441);
	// inline asm
	ld.local.u32 	%r442, [%rd5+16];
	add.s32 	%r48, %r442, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p34, %r442, 0;
	@%p34 bra 	BB0_43;

	ld.local.v4.f32 	{%f522, %f523, %f524, %f525}, [%rd5+68];
	add.ftz.f32 	%f897, %f897, %f522;
	add.ftz.f32 	%f896, %f896, %f523;
	add.ftz.f32 	%f895, %f895, %f524;
	mov.u32 	%r520, %r431;
	mov.u32 	%r519, %r432;

BB0_43:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r443, %r53, 4096;
	setp.eq.s32	%p35, %r443, 0;
	@%p35 bra 	BB0_51;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p36, %r55, 0;
	@%p36 bra 	BB0_47;
	bra.uni 	BB0_45;

BB0_47:
	ld.local.f32 	%f924, [%rd5+80];
	bra.uni 	BB0_48;

BB0_45:
	st.local.f32 	[%rd5+80], %f924;
	ld.local.v4.f32 	{%f529, %f530, %f531, %f532}, [%rd5+100];
	ld.local.v4.f32 	{%f536, %f537, %f538, %f539}, [%rd5+68];
	fma.rn.ftz.f32 	%f543, %f924, %f530, %f537;
	fma.rn.ftz.f32 	%f544, %f924, %f529, %f536;
	st.local.v2.f32 	[%rd5+68], {%f544, %f543};
	fma.rn.ftz.f32 	%f545, %f924, %f531, %f538;
	st.local.f32 	[%rd5+76], %f545;
	setp.lt.u32	%p37, %r48, %r525;
	@%p37 bra 	BB0_48;

	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd24];
	add.ftz.f32 	%f553, %f469, %f547;
	add.ftz.f32 	%f554, %f468, %f546;
	st.local.v2.f32 	[%rd24], {%f554, %f553};
	add.ftz.f32 	%f555, %f71, %f548;
	st.local.f32 	[%rd5+-20], %f555;

BB0_48:
	ld.local.v4.f32 	{%f556, %f557, %f558, %f559}, [%rd5+36];
	neg.ftz.f32 	%f563, %f924;
	mul.ftz.f32 	%f564, %f556, %f563;
	mul.ftz.f32 	%f565, %f557, %f563;
	mul.ftz.f32 	%f566, %f558, %f563;
	mul.ftz.f32 	%f567, %f564, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f92, %f567;
	mul.ftz.f32 	%f568, %f565, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f93, %f568;
	mul.ftz.f32 	%f569, %f566, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f94, %f569;
	mul.ftz.f32 	%f929, %f929, %f92;
	mul.ftz.f32 	%f930, %f930, %f93;
	mul.ftz.f32 	%f931, %f931, %f94;
	and.b32  	%r444, %r53, 16777216;
	setp.eq.s32	%p38, %r444, 0;
	@%p38 bra 	BB0_51;

	ld.local.v4.f32 	{%f570, %f571, %f572, %f573}, [%rd5+-12];
	mul.ftz.f32 	%f577, %f93, %f571;
	mul.ftz.f32 	%f578, %f92, %f570;
	st.local.v2.f32 	[%rd5+-12], {%f578, %f577};
	mul.ftz.f32 	%f579, %f94, %f572;
	st.local.f32 	[%rd5+-4], %f579;
	@%p36 bra 	BB0_51;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB0_51:
	ld.local.v4.f32 	{%f580, %f581, %f582, %f583}, [%rd24];
	fma.rn.ftz.f32 	%f940, %f929, %f580, %f940;
	fma.rn.ftz.f32 	%f939, %f930, %f581, %f939;
	fma.rn.ftz.f32 	%f938, %f931, %f582, %f938;
	setp.lt.s32	%p40, %r57, 0;
	@%p40 bra 	BB0_63;

	ld.local.f32 	%f587, [%rd5+32];
	setp.le.ftz.f32	%p41, %f587, 0f00000000;
	@%p41 bra 	BB0_63;

	ld.local.v2.f32 	{%f588, %f589}, [%rd5+20];
	setp.neu.ftz.f32	%p42, %f588, 0f00000000;
	setp.neu.ftz.f32	%p43, %f589, 0f00000000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB0_55;

	ld.local.f32 	%f590, [%rd5+28];
	setp.eq.ftz.f32	%p45, %f590, 0f00000000;
	@%p45 bra 	BB0_63;

BB0_55:
	mul.ftz.f32 	%f929, %f929, %f588;
	mul.ftz.f32 	%f930, %f930, %f589;
	ld.local.f32 	%f591, [%rd5+28];
	mul.ftz.f32 	%f931, %f931, %f591;
	setp.ge.u32	%p46, %r421, %r48;
	@%p46 bra 	BB0_58;

	max.ftz.f32 	%f592, %f929, %f930;
	max.ftz.f32 	%f109, %f592, %f931;
	ld.local.u32 	%r445, [%rd5];
	mad.lo.s32 	%r446, %r445, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r446;
	and.b32  	%r447, %r446, 16777215;
	cvt.rn.f32.u32	%f593, %r447;
	div.approx.ftz.f32 	%f595, %f593, %f256;
	setp.lt.ftz.f32	%p47, %f109, %f595;
	@%p47 bra 	BB0_63;

	rcp.approx.ftz.f32 	%f596, %f109;
	mul.ftz.f32 	%f929, %f929, %f596;
	mul.ftz.f32 	%f930, %f930, %f596;
	mul.ftz.f32 	%f931, %f931, %f596;

BB0_58:
	and.b32  	%r448, %r57, 288;
	setp.ne.s32	%p48, %r448, 256;
	@%p48 bra 	BB0_62;

	and.b32  	%r449, %r57, 16;
	setp.eq.s32	%p49, %r449, 0;
	@%p49 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_61:
	add.s32 	%r460, %r40, -1;
	max.s32 	%r40, %r460, %r441;
	bra.uni 	BB0_62;

BB0_60:
	add.s32 	%r450, %r40, 1;
	mov.u32 	%r451, 3;
	min.s32 	%r40, %r450, %r451;
	mul.wide.s32 	%rd54, %r40, 16;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.v4.u32 	{%r452, %r453, %r454, %r455}, [%rd5+116];
	st.local.v4.u32 	[%rd55], {%r452, %r453, %r454, %r455};
	ld.local.v4.f32 	{%f597, %f598, %f599, %f600}, [%rd5+52];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.v4.f32 	[%rd56], {%f597, %f598, %f599, %f600};
	ld.local.f32 	%f605, [%rd5+48];
	mul.wide.s32 	%rd57, %r40, 4;
	add.s64 	%rd58, %rd3, %rd57;
	st.local.f32 	[%rd58], %f605;

BB0_62:
	setp.lt.u32	%p50, %r48, %r525;
	@%p50 bra 	BB0_36;
	bra.uni 	BB0_63;

BB0_34:
	mov.f32 	%f939, %f938;
	mov.f32 	%f940, %f938;

BB0_63:
	ld.local.v4.f32 	{%f606, %f607, %f608, %f609}, [%rd5+-12];
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd5+4];
	ld.local.f32 	%f942, [%rd5+96];
	setp.gt.ftz.f32	%p51, %f941, %f942;
	@%p51 bra 	BB0_66;
	bra.uni 	BB0_64;

BB0_66:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f941, %f941, 0f3F000000;
	bra.uni 	BB0_67;

BB0_64:
	setp.geu.ftz.f32	%p52, %f941, %f942;
	@%p52 bra 	BB0_67;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f942, %f942, 0f3F000000;

BB0_67:
	mov.u32 	%r516, -1082130432;
	mov.u32 	%r515, 1065353216;
	ld.const.f32 	%f888, [params+84];
	ld.const.f32 	%f887, [params+80];
	ld.const.f32 	%f886, [params+76];
	st.local.v2.f32 	[%rd5+68], {%f886, %f887};
	st.local.f32 	[%rd5+76], %f888;
	st.local.v2.f32 	[%rd5+100], {%f1, %f2};
	st.local.f32 	[%rd5+108], %f3;
	and.b32  	%r464, %r57, 805306368;
	or.b32  	%r89, %r464, 16777216;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r89};
	mov.f32 	%f617, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f617, %f617};
	st.local.u32 	[%rd5+-4], %r515;
	mov.f32 	%f966, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f617, %f617, %f617, %f966};
	st.local.u32 	[%rd5+48], %r364;
	st.local.v4.f32 	[%rd5+116], {%f966, %f966, %f966, %f617};
	st.local.v4.u32 	[%rd5+4], {%r364, %r364, %r515, %r364};
	st.local.u32 	[%rd5+96], %r515;
	st.local.u32 	[%rd5+112], %r516;
	setp.eq.s32	%p53, %r525, 0;
	@%p53 bra 	BB0_68;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd10, [params+256];
	ld.const.f32 	%f135, [params+196];
	shr.u64 	%rd62, %rd105, 32;
	cvt.u32.u64	%r67, %rd62;
	cvt.u32.u64	%r68, %rd105;
	ld.const.v2.u32 	{%r469, %r470}, [params+200];
	ld.const.v2.f32 	{%f624, %f625}, [params+232];
	mov.f32 	%f968, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f138, [params+240];
	mov.f32 	%f959, %f617;
	mov.f32 	%f958, %f617;
	mov.f32 	%f957, %f617;
	mov.f32 	%f967, %f968;
	mov.f32 	%f966, %f968;

BB0_70:
	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd5+100];
	neg.ftz.f32 	%f634, %f629;
	neg.ftz.f32 	%f635, %f628;
	neg.ftz.f32 	%f636, %f627;
	st.local.v2.f32 	[%rd5+84], {%f636, %f635};
	st.local.f32 	[%rd5+92], %f634;
	st.local.v2.f32 	[%rd5+132], {%f617, %f617};
	mov.u32 	%r471, 1510874058;
	st.local.u32 	[%rd5+80], %r471;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f952, 0f5A0E1BCA;
	setp.lt.s32	%p54, %r72, 0;
	@%p54 bra 	BB0_75;

	or.b32  	%r472, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r472;
	mul.wide.s32 	%rd63, %r72, 16;
	add.s64 	%rd11, %rd1, %rd63;
	ld.local.v4.f32 	{%f638, %f639, %f640, %f641}, [%rd11];
	add.s64 	%rd64, %rd2, %rd63;
	ld.local.v4.f32 	{%f646, %f647, %f648, %f649}, [%rd64];
	st.local.v4.f32 	[%rd5+52], {%f646, %f647, %f648, %f649};
	mul.wide.s32 	%rd65, %r72, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.local.f32 	%f148, [%rd66];
	st.local.v4.f32 	[%rd5+36], {%f638, %f639, %f640, %f148};
	st.local.f32 	[%rd5+132], %f641;
	add.s32 	%r473, %r72, -1;
	setp.lt.s32	%p55, %r473, 0;
	@%p55 bra 	BB0_73;

	ld.local.f32 	%f654, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f654;

BB0_73:
	setp.leu.ftz.f32	%p56, %f148, 0f00000000;
	@%p56 bra 	BB0_75;

	ld.local.u32 	%r474, [%rd5];
	mad.lo.s32 	%r475, %r474, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r475;
	and.b32  	%r476, %r475, 16777215;
	cvt.rn.f32.u32	%f656, %r476;
	div.approx.ftz.f32 	%f658, %f656, %f256;
	lg2.approx.ftz.f32 	%f659, %f658;
	mul.ftz.f32 	%f660, %f659, 0fBF317218;
	mul.ftz.f32 	%f952, %f660, %f148;

BB0_75:
	ld.local.v4.f32 	{%f670, %f671, %f672, %f673}, [%rd5+68];
	mov.u32 	%r481, 1;
	mov.u32 	%r484, 2;
	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd5+100];
	mov.u32 	%r489, -1;
	mov.f32 	%f669, 0f00000000;
	// inline asm
	call (%r477, %r478, %r479, %r480), _optix_trace_4, (%rd10, %f670, %f671, %f672, %f674, %f675, %f676, %f135, %f952, %f669, %r481, %r364, %r364, %r484, %r364, %r67, %r68, %r489, %r489);
	// inline asm
	ld.local.u32 	%r490, [%rd5+16];
	add.s32 	%r80, %r490, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p57, %r490, 0;
	@%p57 bra 	BB0_77;

	ld.local.v4.f32 	{%f678, %f679, %f680, %f681}, [%rd5+68];
	add.ftz.f32 	%f897, %f897, %f678;
	add.ftz.f32 	%f896, %f896, %f679;
	add.ftz.f32 	%f895, %f895, %f680;
	mov.u32 	%r520, %r479;
	mov.u32 	%r519, %r480;

BB0_77:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r491, %r85, 4096;
	setp.eq.s32	%p58, %r491, 0;
	@%p58 bra 	BB0_85;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p59, %r87, 0;
	@%p59 bra 	BB0_81;
	bra.uni 	BB0_79;

BB0_81:
	ld.local.f32 	%f952, [%rd5+80];
	bra.uni 	BB0_82;

BB0_79:
	st.local.f32 	[%rd5+80], %f952;
	ld.local.v4.f32 	{%f685, %f686, %f687, %f688}, [%rd5+100];
	ld.local.v4.f32 	{%f692, %f693, %f694, %f695}, [%rd5+68];
	fma.rn.ftz.f32 	%f699, %f952, %f686, %f693;
	fma.rn.ftz.f32 	%f700, %f952, %f685, %f692;
	st.local.v2.f32 	[%rd5+68], {%f700, %f699};
	fma.rn.ftz.f32 	%f701, %f952, %f687, %f694;
	st.local.f32 	[%rd5+76], %f701;
	setp.lt.u32	%p60, %r80, %r470;
	@%p60 bra 	BB0_82;

	ld.local.v4.f32 	{%f702, %f703, %f704, %f705}, [%rd24];
	add.ftz.f32 	%f709, %f625, %f703;
	add.ftz.f32 	%f710, %f624, %f702;
	st.local.v2.f32 	[%rd24], {%f710, %f709};
	add.ftz.f32 	%f711, %f138, %f704;
	st.local.f32 	[%rd5+-20], %f711;

BB0_82:
	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd5+36];
	neg.ftz.f32 	%f719, %f952;
	mul.ftz.f32 	%f720, %f712, %f719;
	mul.ftz.f32 	%f721, %f713, %f719;
	mul.ftz.f32 	%f722, %f714, %f719;
	mul.ftz.f32 	%f723, %f720, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f159, %f723;
	mul.ftz.f32 	%f724, %f721, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f160, %f724;
	mul.ftz.f32 	%f725, %f722, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f161, %f725;
	mul.ftz.f32 	%f957, %f957, %f159;
	mul.ftz.f32 	%f958, %f958, %f160;
	mul.ftz.f32 	%f959, %f959, %f161;
	and.b32  	%r492, %r85, 16777216;
	setp.eq.s32	%p61, %r492, 0;
	@%p61 bra 	BB0_85;

	ld.local.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd5+-12];
	mul.ftz.f32 	%f733, %f160, %f727;
	mul.ftz.f32 	%f734, %f159, %f726;
	st.local.v2.f32 	[%rd5+-12], {%f734, %f733};
	mul.ftz.f32 	%f735, %f161, %f728;
	st.local.f32 	[%rd5+-4], %f735;
	@%p59 bra 	BB0_85;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB0_85:
	ld.local.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd24];
	fma.rn.ftz.f32 	%f968, %f957, %f736, %f968;
	fma.rn.ftz.f32 	%f967, %f958, %f737, %f967;
	fma.rn.ftz.f32 	%f966, %f959, %f738, %f966;
	setp.lt.s32	%p63, %r89, 0;
	@%p63 bra 	BB0_97;

	ld.local.f32 	%f743, [%rd5+32];
	setp.le.ftz.f32	%p64, %f743, 0f00000000;
	@%p64 bra 	BB0_97;

	ld.local.v2.f32 	{%f744, %f745}, [%rd5+20];
	setp.neu.ftz.f32	%p65, %f744, 0f00000000;
	setp.neu.ftz.f32	%p66, %f745, 0f00000000;
	or.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB0_89;

	ld.local.f32 	%f746, [%rd5+28];
	setp.eq.ftz.f32	%p68, %f746, 0f00000000;
	@%p68 bra 	BB0_97;

BB0_89:
	mul.ftz.f32 	%f957, %f957, %f744;
	mul.ftz.f32 	%f958, %f958, %f745;
	ld.local.f32 	%f747, [%rd5+28];
	mul.ftz.f32 	%f959, %f959, %f747;
	setp.ge.u32	%p69, %r469, %r80;
	@%p69 bra 	BB0_92;

	max.ftz.f32 	%f748, %f957, %f958;
	max.ftz.f32 	%f176, %f748, %f959;
	ld.local.u32 	%r493, [%rd5];
	mad.lo.s32 	%r494, %r493, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r494;
	and.b32  	%r495, %r494, 16777215;
	cvt.rn.f32.u32	%f749, %r495;
	div.approx.ftz.f32 	%f751, %f749, %f256;
	setp.lt.ftz.f32	%p70, %f176, %f751;
	@%p70 bra 	BB0_97;

	rcp.approx.ftz.f32 	%f752, %f176;
	mul.ftz.f32 	%f957, %f957, %f752;
	mul.ftz.f32 	%f958, %f958, %f752;
	mul.ftz.f32 	%f959, %f959, %f752;

BB0_92:
	and.b32  	%r496, %r89, 288;
	setp.ne.s32	%p71, %r496, 256;
	@%p71 bra 	BB0_96;

	and.b32  	%r497, %r89, 16;
	setp.eq.s32	%p72, %r497, 0;
	@%p72 bra 	BB0_95;
	bra.uni 	BB0_94;

BB0_95:
	add.s32 	%r508, %r72, -1;
	max.s32 	%r72, %r508, %r489;
	bra.uni 	BB0_96;

BB0_94:
	add.s32 	%r498, %r72, 1;
	mov.u32 	%r499, 3;
	min.s32 	%r72, %r498, %r499;
	mul.wide.s32 	%rd72, %r72, 16;
	add.s64 	%rd73, %rd1, %rd72;
	ld.local.v4.u32 	{%r500, %r501, %r502, %r503}, [%rd5+116];
	st.local.v4.u32 	[%rd73], {%r500, %r501, %r502, %r503};
	ld.local.v4.f32 	{%f753, %f754, %f755, %f756}, [%rd5+52];
	add.s64 	%rd74, %rd2, %rd72;
	st.local.v4.f32 	[%rd74], {%f753, %f754, %f755, %f756};
	ld.local.f32 	%f761, [%rd5+48];
	mul.wide.s32 	%rd75, %r72, 4;
	add.s64 	%rd76, %rd3, %rd75;
	st.local.f32 	[%rd76], %f761;

BB0_96:
	setp.lt.u32	%p73, %r80, %r470;
	@%p73 bra 	BB0_70;
	bra.uni 	BB0_97;

BB0_68:
	mov.f32 	%f967, %f966;
	mov.f32 	%f968, %f966;

BB0_97:
	ld.local.f32 	%f969, [%rd5+96];
	setp.eq.ftz.f32	%p74, %f941, %f942;
	@%p74 bra 	BB0_99;

	mul.ftz.f32 	%f969, %f969, 0f3F000000;
	st.local.f32 	[%rd5+96], %f969;

BB0_99:
	add.ftz.f32 	%f762, %f941, %f942;
	add.ftz.f32 	%f763, %f762, %f969;
	rcp.approx.ftz.f32 	%f764, %f763;
	mul.ftz.f32 	%f765, %f940, %f942;
	fma.rn.ftz.f32 	%f766, %f912, %f941, %f765;
	mul.ftz.f32 	%f767, %f939, %f942;
	fma.rn.ftz.f32 	%f768, %f913, %f941, %f767;
	mul.ftz.f32 	%f769, %f938, %f942;
	fma.rn.ftz.f32 	%f770, %f914, %f941, %f769;
	fma.rn.ftz.f32 	%f771, %f968, %f969, %f766;
	fma.rn.ftz.f32 	%f772, %f967, %f969, %f768;
	fma.rn.ftz.f32 	%f773, %f966, %f969, %f770;
	mul.ftz.f32 	%f912, %f764, %f771;
	mul.ftz.f32 	%f913, %f764, %f772;
	mul.ftz.f32 	%f914, %f764, %f773;
	mul.ftz.f32 	%f774, %f606, %f942;
	fma.rn.ftz.f32 	%f775, %f973, %f941, %f774;
	mul.ftz.f32 	%f776, %f607, %f942;
	fma.rn.ftz.f32 	%f777, %f974, %f941, %f776;
	mul.ftz.f32 	%f778, %f608, %f942;
	fma.rn.ftz.f32 	%f779, %f975, %f941, %f778;
	ld.local.v4.f32 	{%f780, %f781, %f782, %f783}, [%rd5+-12];
	fma.rn.ftz.f32 	%f787, %f969, %f780, %f775;
	fma.rn.ftz.f32 	%f788, %f969, %f781, %f777;
	fma.rn.ftz.f32 	%f789, %f969, %f782, %f779;
	mul.ftz.f32 	%f973, %f764, %f787;
	mul.ftz.f32 	%f974, %f764, %f788;
	mul.ftz.f32 	%f975, %f764, %f789;
	mul.ftz.f32 	%f790, %f610, %f942;
	fma.rn.ftz.f32 	%f791, %f970, %f941, %f790;
	mul.ftz.f32 	%f792, %f611, %f942;
	fma.rn.ftz.f32 	%f793, %f971, %f941, %f792;
	mul.ftz.f32 	%f794, %f612, %f942;
	fma.rn.ftz.f32 	%f795, %f972, %f941, %f794;
	ld.local.v4.f32 	{%f796, %f797, %f798, %f799}, [%rd5+4];
	fma.rn.ftz.f32 	%f803, %f969, %f796, %f791;
	fma.rn.ftz.f32 	%f804, %f969, %f797, %f793;
	fma.rn.ftz.f32 	%f805, %f969, %f798, %f795;
	mul.ftz.f32 	%f970, %f764, %f803;
	mul.ftz.f32 	%f971, %f764, %f804;
	mul.ftz.f32 	%f972, %f764, %f805;
	mul.ftz.f32 	%f897, %f897, 0f3EAAAAAB;
	mul.ftz.f32 	%f896, %f896, 0f3EAAAAAB;
	mul.ftz.f32 	%f895, %f895, 0f3EAAAAAB;

BB0_100:
	mul.ftz.f32 	%f810, %f971, %f971;
	fma.rn.ftz.f32 	%f811, %f970, %f970, %f810;
	fma.rn.ftz.f32 	%f812, %f972, %f972, %f811;
	rsqrt.approx.ftz.f32 	%f813, %f812;
	mul.ftz.f32 	%f216, %f970, %f813;
	mul.ftz.f32 	%f217, %f971, %f813;
	mul.ftz.f32 	%f218, %f972, %f813;
	abs.ftz.f32 	%f814, %f912;
	setp.gtu.ftz.f32	%p75, %f814, 0f7F800000;
	abs.ftz.f32 	%f815, %f913;
	setp.gtu.ftz.f32	%p76, %f815, 0f7F800000;
	or.pred  	%p77, %p75, %p76;
	abs.ftz.f32 	%f816, %f914;
	setp.gtu.ftz.f32	%p78, %f816, 0f7F800000;
	or.pred  	%p79, %p77, %p78;
	setp.eq.ftz.f32	%p80, %f814, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	setp.eq.ftz.f32	%p82, %f815, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f816, 0f7F800000;
	or.pred  	%p3, %p83, %p84;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p85, %r97, 0;
	mov.f32 	%f990, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f982, %f990;
	mov.f32 	%f983, %f990;
	mov.f32 	%f984, %f990;
	mov.f32 	%f985, %f990;
	@%p85 bra 	BB0_102;

	cvt.u64.u32	%rd106, %r98;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd106, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.v4.f32 	{%f982, %f983, %f984, %f985}, [%rd79];

BB0_102:
	cvt.u64.u32	%rd107, %r98;
	cvta.to.global.u64 	%rd80, %rd13;
	shl.b64 	%rd81, %rd107, 4;
	add.s64 	%rd82, %rd80, %rd81;
	selp.f32	%f825, 0f00000000, %f912, %p3;
	selp.f32	%f826, 0f00000000, %f913, %p3;
	selp.f32	%f827, 0f00000000, %f914, %p3;
	selp.f32	%f828, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f829, %f828, %f985;
	add.ftz.f32 	%f830, %f827, %f984;
	add.ftz.f32 	%f831, %f826, %f983;
	add.ftz.f32 	%f832, %f825, %f982;
	st.global.v4.f32 	[%rd82], {%f832, %f831, %f830, %f829};
	abs.ftz.f32 	%f833, %f973;
	setp.gtu.ftz.f32	%p86, %f833, 0f7F800000;
	abs.ftz.f32 	%f834, %f974;
	setp.gtu.ftz.f32	%p87, %f834, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	abs.ftz.f32 	%f835, %f975;
	setp.gtu.ftz.f32	%p89, %f835, 0f7F800000;
	or.pred  	%p90, %p88, %p89;
	setp.eq.ftz.f32	%p91, %f833, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	setp.eq.ftz.f32	%p93, %f834, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f835, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	selp.f32	%f227, 0f00000000, %f973, %p96;
	selp.f32	%f228, 0f00000000, %f974, %p96;
	selp.f32	%f229, 0f00000000, %f975, %p96;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f986, %f990;
	mov.f32 	%f987, %f990;
	mov.f32 	%f988, %f990;
	mov.f32 	%f989, %f990;
	@%p85 bra 	BB0_104;

	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd81;
	ld.global.v4.f32 	{%f986, %f987, %f988, %f839}, [%rd85];
	add.ftz.f32 	%f989, %f839, 0f00000000;

BB0_104:
	cvta.to.global.u64 	%rd86, %rd14;
	add.s64 	%rd88, %rd86, %rd81;
	add.ftz.f32 	%f845, %f229, %f988;
	add.ftz.f32 	%f846, %f228, %f987;
	add.ftz.f32 	%f847, %f227, %f986;
	st.global.v4.f32 	[%rd88], {%f847, %f846, %f845, %f989};
	abs.ftz.f32 	%f848, %f216;
	setp.gtu.ftz.f32	%p98, %f848, 0f7F800000;
	abs.ftz.f32 	%f849, %f217;
	setp.gtu.ftz.f32	%p99, %f849, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	abs.ftz.f32 	%f850, %f218;
	setp.gtu.ftz.f32	%p101, %f850, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	setp.eq.ftz.f32	%p103, %f848, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f849, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f850, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	selp.f32	%f238, 0f00000000, %f216, %p108;
	selp.f32	%f239, 0f00000000, %f217, %p108;
	selp.f32	%f240, 0f00000000, %f218, %p108;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f991, %f990;
	mov.f32 	%f992, %f990;
	mov.f32 	%f993, %f990;
	@%p85 bra 	BB0_106;

	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd81;
	ld.global.v4.f32 	{%f990, %f991, %f992, %f854}, [%rd91];
	add.ftz.f32 	%f993, %f854, 0f00000000;

BB0_106:
	cvta.to.global.u64 	%rd92, %rd15;
	add.s64 	%rd94, %rd92, %rd81;
	add.ftz.f32 	%f856, %f240, %f992;
	add.ftz.f32 	%f857, %f239, %f991;
	add.ftz.f32 	%f858, %f238, %f990;
	st.global.v4.f32 	[%rd94], {%f858, %f857, %f856, %f993};
	setp.lt.u64	%p110, %rd12, 4294967296;
	@%p110 bra 	BB0_108;

	not.b32 	%r510, %r104;
	add.s32 	%r511, %r102, %r510;
	mad.lo.s32 	%r512, %r511, %r101, %r103;
	ld.const.f32 	%f859, [params+76];
	sub.ftz.f32 	%f860, %f897, %f859;
	ld.const.v2.f32 	{%f861, %f862}, [params+80];
	sub.ftz.f32 	%f865, %f896, %f861;
	sub.ftz.f32 	%f866, %f895, %f862;
	mul.ftz.f32 	%f867, %f865, %f865;
	fma.rn.ftz.f32 	%f868, %f860, %f860, %f867;
	fma.rn.ftz.f32 	%f869, %f866, %f866, %f868;
	sqrt.approx.ftz.f32 	%f870, %f869;
	ld.const.v2.f32 	{%f871, %f872}, [params+152];
	ld.const.f32 	%f875, [params+148];
	mul.ftz.f32 	%f876, %f1, %f875;
	mul.ftz.f32 	%f877, %f2, %f871;
	neg.ftz.f32 	%f878, %f877;
	sub.ftz.f32 	%f879, %f878, %f876;
	mul.ftz.f32 	%f880, %f3, %f872;
	sub.ftz.f32 	%f881, %f879, %f880;
	ld.const.u64 	%rd95, [params+48];
	cvta.to.global.u64 	%rd96, %rd95;
	mul.wide.u32 	%rd97, %r512, 16;
	add.s64 	%rd98, %rd96, %rd97;
	mul.ftz.f32 	%f882, %f870, %f881;
	st.global.v4.f32 	[%rd98], {%f897, %f896, %f895, %f882};
	ld.const.u64 	%rd99, [params+56];
	cvta.to.global.u64 	%rd100, %rd99;
	mul.wide.u32 	%rd101, %r512, 8;
	add.s64 	%rd102, %rd100, %rd101;
	st.global.v2.u32 	[%rd102], {%r520, %r519};

BB0_108:
	ret;
}

	// .globl	__raygen__panoramic_camera
.visible .entry __raygen__panoramic_camera(

)
{
	.local .align 16 .b8 	__local_depot1[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<1015>;
	.reg .b32 	%r<553>;
	.reg .b64 	%rd<106>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32	%rd4, %r98;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB1_108;

	mad.lo.s32 	%r109, %r104, %r101, %r103;
	ld.const.u32 	%r110, [params+8];
	shl.b32 	%r111, %r110, 4;
	add.s32 	%r112, %r111, -1556008596;
	add.s32 	%r113, %r110, -1640531527;
	shr.u32 	%r114, %r110, 5;
	add.s32 	%r115, %r114, -939442524;
	xor.b32  	%r116, %r112, %r113;
	xor.b32  	%r117, %r116, %r115;
	add.s32 	%r118, %r109, %r117;
	shl.b32 	%r119, %r118, 4;
	add.s32 	%r120, %r119, -1383041155;
	add.s32 	%r121, %r118, -1640531527;
	xor.b32  	%r122, %r120, %r121;
	shr.u32 	%r123, %r118, 5;
	add.s32 	%r124, %r123, 2123724318;
	xor.b32  	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r110;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1556008596;
	add.s32 	%r129, %r126, 1013904242;
	shr.u32 	%r130, %r126, 5;
	add.s32 	%r131, %r130, -939442524;
	xor.b32  	%r132, %r128, %r129;
	xor.b32  	%r133, %r132, %r131;
	add.s32 	%r134, %r133, %r118;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1383041155;
	add.s32 	%r137, %r134, 1013904242;
	xor.b32  	%r138, %r136, %r137;
	shr.u32 	%r139, %r134, 5;
	add.s32 	%r140, %r139, 2123724318;
	xor.b32  	%r141, %r138, %r140;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1556008596;
	add.s32 	%r145, %r142, -626627285;
	shr.u32 	%r146, %r142, 5;
	add.s32 	%r147, %r146, -939442524;
	xor.b32  	%r148, %r144, %r145;
	xor.b32  	%r149, %r148, %r147;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1383041155;
	add.s32 	%r153, %r150, -626627285;
	xor.b32  	%r154, %r152, %r153;
	shr.u32 	%r155, %r150, 5;
	add.s32 	%r156, %r155, 2123724318;
	xor.b32  	%r157, %r154, %r156;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1556008596;
	add.s32 	%r161, %r158, 2027808484;
	shr.u32 	%r162, %r158, 5;
	add.s32 	%r163, %r162, -939442524;
	xor.b32  	%r164, %r160, %r161;
	xor.b32  	%r165, %r164, %r163;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1383041155;
	add.s32 	%r169, %r166, 2027808484;
	xor.b32  	%r170, %r168, %r169;
	shr.u32 	%r171, %r166, 5;
	add.s32 	%r172, %r171, 2123724318;
	xor.b32  	%r173, %r170, %r172;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1556008596;
	add.s32 	%r177, %r174, 387276957;
	shr.u32 	%r178, %r174, 5;
	add.s32 	%r179, %r178, -939442524;
	xor.b32  	%r180, %r176, %r177;
	xor.b32  	%r181, %r180, %r179;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1383041155;
	add.s32 	%r185, %r182, 387276957;
	xor.b32  	%r186, %r184, %r185;
	shr.u32 	%r187, %r182, 5;
	add.s32 	%r188, %r187, 2123724318;
	xor.b32  	%r189, %r186, %r188;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r190, -1253254570;
	shr.u32 	%r194, %r190, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1253254570;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1401181199;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1401181199;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -239350328;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -239350328;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, -1879881855;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, -1879881855;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 774553914;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 774553914;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -865977613;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -865977613;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1788458156;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1788458156;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, 147926629;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, 147926629;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1492604898;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1492604898;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 1161830871;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 1161830871;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -478700656;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	mad.lo.s32 	%r359, %r358, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f255, %r360;
	mov.f32 	%f256, 0f4B800000;
	div.approx.ftz.f32 	%f257, %f255, %f256;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r361;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f258, %r362;
	div.approx.ftz.f32 	%f259, %f258, %f256;
	add.ftz.f32 	%f260, %f257, 0fBF000000;
	add.ftz.f32 	%f261, %f259, 0fBF000000;
	cvt.rn.f32.s32	%f262, %r103;
	add.ftz.f32 	%f263, %f262, %f260;
	cvt.rn.f32.s32	%f264, %r104;
	add.ftz.f32 	%f265, %f264, %f261;
	cvt.rn.f32.s32	%f266, %r101;
	div.approx.ftz.f32 	%f267, %f263, %f266;
	cvt.rn.f32.s32	%f268, %r102;
	div.approx.ftz.f32 	%f269, %f265, %f268;
	mul.ftz.f32 	%f270, %f267, 0f40C90FDB;
	sin.approx.ftz.f32 	%f271, %f270;
	ld.const.v2.f32 	{%f272, %f273}, [params+88];
	mul.ftz.f32 	%f276, %f273, %f273;
	fma.rn.ftz.f32 	%f277, %f272, %f272, %f276;
	ld.const.v2.f32 	{%f278, %f279}, [params+96];
	fma.rn.ftz.f32 	%f282, %f278, %f278, %f277;
	rsqrt.approx.ftz.f32 	%f283, %f282;
	mul.ftz.f32 	%f284, %f283, %f272;
	mul.ftz.f32 	%f285, %f283, %f273;
	mul.ftz.f32 	%f286, %f283, %f278;
	mul.ftz.f32 	%f287, %f271, %f284;
	mul.ftz.f32 	%f288, %f271, %f285;
	mul.ftz.f32 	%f289, %f271, %f286;
	cos.approx.ftz.f32 	%f290, %f270;
	ld.const.v2.f32 	{%f291, %f292}, [params+112];
	mul.ftz.f32 	%f295, %f292, %f292;
	fma.rn.ftz.f32 	%f296, %f291, %f291, %f295;
	ld.const.f32 	%f297, [params+120];
	fma.rn.ftz.f32 	%f298, %f297, %f297, %f296;
	rsqrt.approx.ftz.f32 	%f299, %f298;
	mul.ftz.f32 	%f300, %f299, %f291;
	mul.ftz.f32 	%f301, %f299, %f292;
	mul.ftz.f32 	%f302, %f299, %f297;
	mul.ftz.f32 	%f303, %f290, %f300;
	mul.ftz.f32 	%f304, %f290, %f301;
	mul.ftz.f32 	%f305, %f290, %f302;
	sub.ftz.f32 	%f306, %f287, %f303;
	sub.ftz.f32 	%f307, %f288, %f304;
	sub.ftz.f32 	%f308, %f289, %f305;
	add.ftz.f32 	%f309, %f269, 0fBF000000;
	mul.ftz.f32 	%f310, %f309, 0f40490FDB;
	sin.approx.ftz.f32 	%f311, %f310;
	ld.const.v2.f32 	{%f312, %f313}, [params+104];
	mul.ftz.f32 	%f316, %f312, %f312;
	fma.rn.ftz.f32 	%f317, %f279, %f279, %f316;
	fma.rn.ftz.f32 	%f318, %f313, %f313, %f317;
	rsqrt.approx.ftz.f32 	%f319, %f318;
	mul.ftz.f32 	%f320, %f319, %f279;
	mul.ftz.f32 	%f321, %f319, %f312;
	mul.ftz.f32 	%f322, %f319, %f313;
	mul.ftz.f32 	%f323, %f311, %f322;
	mul.ftz.f32 	%f324, %f269, 0f40490FDB;
	sin.approx.ftz.f32 	%f325, %f324;
	mul.ftz.f32 	%f326, %f306, %f325;
	mul.ftz.f32 	%f327, %f307, %f325;
	fma.rn.ftz.f32 	%f328, %f311, %f320, %f326;
	fma.rn.ftz.f32 	%f329, %f311, %f321, %f327;
	fma.rn.ftz.f32 	%f330, %f308, %f325, %f323;
	mul.ftz.f32 	%f331, %f329, %f329;
	fma.rn.ftz.f32 	%f332, %f328, %f328, %f331;
	fma.rn.ftz.f32 	%f333, %f330, %f330, %f332;
	rsqrt.approx.ftz.f32 	%f334, %f333;
	mul.ftz.f32 	%f1, %f328, %f334;
	mul.ftz.f32 	%f2, %f329, %f334;
	mul.ftz.f32 	%f3, %f330, %f334;
	ld.const.f32 	%f4, [params+84];
	ld.const.f32 	%f5, [params+76];
	ld.const.f32 	%f6, [params+80];
	st.local.v2.f32 	[%rd24+96], {%f5, %f6};
	st.local.f32 	[%rd24+104], %f4;
	st.local.v2.f32 	[%rd24+128], {%f1, %f2};
	st.local.f32 	[%rd24+136], %f3;
	mov.u32 	%r523, 285212672;
	mov.u32 	%r364, 0;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r523};
	mov.f32 	%f335, 0f3F800000;
	st.local.v2.f32 	[%rd24+16], {%f335, %f335};
	mov.u32 	%r365, 1065353216;
	st.local.u32 	[%rd24+24], %r365;
	mov.f32 	%f918, 0f00000000;
	st.local.v4.f32 	[%rd24+80], {%f335, %f335, %f335, %f918};
	st.local.u32 	[%rd24+76], %r364;
	st.local.v4.f32 	[%rd24+144], {%f918, %f918, %f918, %f335};
	st.local.v4.u32 	[%rd24+32], {%r364, %r364, %r365, %r364};
	st.local.u32 	[%rd24+124], %r365;
	mov.u32 	%r366, -1082130432;
	st.local.u32 	[%rd24+140], %r366;
	ld.const.u32 	%r525, [params+204];
	setp.eq.s32	%p8, %r525, 0;
	mov.u32 	%r520, -1;
	mov.pred 	%p111, 0;
	mov.u32 	%r519, %r520;
	mov.f32 	%f917, %f918;
	mov.f32 	%f916, %f918;
	mov.f32 	%f933, %f918;
	mov.f32 	%f934, %f918;
	mov.f32 	%f935, %f918;
	@%p8 bra 	BB1_31;

	add.u64 	%rd103, %SP, 144;
	ld.const.u64 	%rd6, [params+256];
	ld.const.f32 	%f7, [params+196];
	shr.u64 	%rd26, %rd103, 32;
	cvt.u32.u64	%r6, %rd26;
	cvt.u32.u64	%r7, %rd103;
	ld.const.v2.u32 	{%r371, %r525}, [params+200];
	ld.const.v2.f32 	{%f345, %f346}, [params+232];
	mov.u32 	%r524, -1;
	mov.f32 	%f935, 0f00000000;
	ld.const.f32 	%f10, [params+240];
	mov.f32 	%f910, %f335;
	mov.f32 	%f911, %f335;
	mov.f32 	%f912, %f335;
	mov.f32 	%f934, %f935;
	mov.f32 	%f933, %f935;
	mov.f32 	%f916, %f935;
	mov.f32 	%f917, %f935;
	mov.f32 	%f918, %f935;
	mov.u32 	%r519, %r524;
	mov.u32 	%r520, %r524;

BB1_3:
	ld.local.v4.f32 	{%f348, %f349, %f350, %f351}, [%rd5+100];
	neg.ftz.f32 	%f355, %f350;
	neg.ftz.f32 	%f356, %f349;
	neg.ftz.f32 	%f357, %f348;
	st.local.v2.f32 	[%rd5+84], {%f357, %f356};
	st.local.f32 	[%rd5+92], %f355;
	st.local.v2.f32 	[%rd5+132], {%f335, %f335};
	mov.u32 	%r373, 1510874058;
	st.local.u32 	[%rd5+80], %r373;
	and.b32  	%r14, %r523, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f919, 0f5A0E1BCA;
	setp.lt.s32	%p9, %r524, 0;
	@%p9 bra 	BB1_8;

	or.b32  	%r374, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r374;
	mul.wide.s32 	%rd27, %r524, 16;
	add.s64 	%rd7, %rd1, %rd27;
	ld.local.v4.f32 	{%f359, %f360, %f361, %f362}, [%rd7];
	add.s64 	%rd28, %rd2, %rd27;
	ld.local.v4.f32 	{%f367, %f368, %f369, %f370}, [%rd28];
	st.local.v4.f32 	[%rd5+52], {%f367, %f368, %f369, %f370};
	mul.wide.s32 	%rd29, %r524, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.local.f32 	%f20, [%rd30];
	st.local.v4.f32 	[%rd5+36], {%f359, %f360, %f361, %f20};
	st.local.f32 	[%rd5+132], %f362;
	add.s32 	%r375, %r524, -1;
	setp.lt.s32	%p10, %r375, 0;
	@%p10 bra 	BB1_6;

	ld.local.f32 	%f375, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f375;

BB1_6:
	setp.leu.ftz.f32	%p11, %f20, 0f00000000;
	@%p11 bra 	BB1_8;

	ld.local.u32 	%r376, [%rd5];
	mad.lo.s32 	%r377, %r376, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r377;
	and.b32  	%r378, %r377, 16777215;
	cvt.rn.f32.u32	%f377, %r378;
	div.approx.ftz.f32 	%f379, %f377, %f256;
	lg2.approx.ftz.f32 	%f380, %f379;
	mul.ftz.f32 	%f381, %f380, 0fBF317218;
	mul.ftz.f32 	%f919, %f381, %f20;

BB1_8:
	ld.local.v4.f32 	{%f391, %f392, %f393, %f394}, [%rd5+68];
	mov.u32 	%r383, 1;
	mov.u32 	%r386, 2;
	ld.local.v4.f32 	{%f395, %f396, %f397, %f398}, [%rd5+100];
	mov.u32 	%r391, -1;
	mov.f32 	%f390, 0f00000000;
	// inline asm
	call (%r379, %r380, %r381, %r382), _optix_trace_4, (%rd6, %f391, %f392, %f393, %f395, %f396, %f397, %f7, %f919, %f390, %r383, %r364, %r364, %r386, %r364, %r6, %r7, %r391, %r391);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r392, %r19, 1;
	st.local.u32 	[%rd5+16], %r392;
	setp.ne.s32	%p12, %r19, 0;
	@%p12 bra 	BB1_10;

	ld.local.v4.f32 	{%f399, %f400, %f401, %f402}, [%rd5+68];
	add.ftz.f32 	%f918, %f918, %f399;
	add.ftz.f32 	%f917, %f917, %f400;
	add.ftz.f32 	%f916, %f916, %f401;
	mov.u32 	%r520, %r381;
	mov.u32 	%r519, %r382;

BB1_10:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r523, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r523;
	and.b32  	%r393, %r24, 4096;
	setp.eq.s32	%p13, %r393, 0;
	@%p13 bra 	BB1_18;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p14, %r26, 0;
	@%p14 bra 	BB1_14;
	bra.uni 	BB1_12;

BB1_14:
	ld.local.f32 	%f919, [%rd5+80];
	bra.uni 	BB1_15;

BB1_12:
	st.local.f32 	[%rd5+80], %f919;
	ld.local.v4.f32 	{%f406, %f407, %f408, %f409}, [%rd5+100];
	ld.local.v4.f32 	{%f413, %f414, %f415, %f416}, [%rd5+68];
	fma.rn.ftz.f32 	%f420, %f919, %f407, %f414;
	fma.rn.ftz.f32 	%f421, %f919, %f406, %f413;
	st.local.v2.f32 	[%rd5+68], {%f421, %f420};
	fma.rn.ftz.f32 	%f422, %f919, %f408, %f415;
	st.local.f32 	[%rd5+76], %f422;
	setp.lt.u32	%p15, %r392, %r525;
	@%p15 bra 	BB1_15;

	ld.local.v4.f32 	{%f423, %f424, %f425, %f426}, [%rd24];
	add.ftz.f32 	%f430, %f346, %f424;
	add.ftz.f32 	%f431, %f345, %f423;
	st.local.v2.f32 	[%rd24], {%f431, %f430};
	add.ftz.f32 	%f432, %f10, %f425;
	st.local.f32 	[%rd5+-20], %f432;

BB1_15:
	ld.local.v4.f32 	{%f433, %f434, %f435, %f436}, [%rd5+36];
	neg.ftz.f32 	%f440, %f919;
	mul.ftz.f32 	%f441, %f433, %f440;
	mul.ftz.f32 	%f442, %f434, %f440;
	mul.ftz.f32 	%f443, %f435, %f440;
	mul.ftz.f32 	%f444, %f441, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f31, %f444;
	mul.ftz.f32 	%f445, %f442, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f32, %f445;
	mul.ftz.f32 	%f446, %f443, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f33, %f446;
	mul.ftz.f32 	%f912, %f912, %f31;
	mul.ftz.f32 	%f911, %f911, %f32;
	mul.ftz.f32 	%f910, %f910, %f33;
	and.b32  	%r395, %r24, 16777216;
	setp.eq.s32	%p16, %r395, 0;
	@%p16 bra 	BB1_18;

	ld.local.v4.f32 	{%f447, %f448, %f449, %f450}, [%rd5+-12];
	mul.ftz.f32 	%f454, %f32, %f448;
	mul.ftz.f32 	%f455, %f31, %f447;
	st.local.v2.f32 	[%rd5+-12], {%f455, %f454};
	mul.ftz.f32 	%f456, %f33, %f449;
	st.local.f32 	[%rd5+-4], %f456;
	@%p14 bra 	BB1_18;

	and.b32  	%r523, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r523;

BB1_18:
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd24];
	fma.rn.ftz.f32 	%f933, %f912, %f457, %f933;
	fma.rn.ftz.f32 	%f934, %f911, %f458, %f934;
	fma.rn.ftz.f32 	%f935, %f910, %f459, %f935;
	setp.lt.s32	%p18, %r523, 0;
	@%p18 bra 	BB1_30;

	ld.local.f32 	%f464, [%rd5+32];
	setp.le.ftz.f32	%p19, %f464, 0f00000000;
	@%p19 bra 	BB1_30;

	ld.local.v2.f32 	{%f465, %f466}, [%rd5+20];
	setp.neu.ftz.f32	%p20, %f465, 0f00000000;
	setp.neu.ftz.f32	%p21, %f466, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB1_22;

	ld.local.f32 	%f467, [%rd5+28];
	setp.eq.ftz.f32	%p23, %f467, 0f00000000;
	@%p23 bra 	BB1_30;

BB1_22:
	mul.ftz.f32 	%f912, %f912, %f465;
	mul.ftz.f32 	%f911, %f911, %f466;
	ld.local.f32 	%f468, [%rd5+28];
	mul.ftz.f32 	%f910, %f910, %f468;
	setp.ge.u32	%p24, %r371, %r392;
	@%p24 bra 	BB1_25;

	max.ftz.f32 	%f469, %f912, %f911;
	max.ftz.f32 	%f48, %f469, %f910;
	ld.local.u32 	%r397, [%rd5];
	mad.lo.s32 	%r398, %r397, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r398;
	and.b32  	%r399, %r398, 16777215;
	cvt.rn.f32.u32	%f470, %r399;
	div.approx.ftz.f32 	%f472, %f470, %f256;
	setp.lt.ftz.f32	%p25, %f48, %f472;
	@%p25 bra 	BB1_30;

	rcp.approx.ftz.f32 	%f473, %f48;
	mul.ftz.f32 	%f912, %f912, %f473;
	mul.ftz.f32 	%f911, %f911, %f473;
	mul.ftz.f32 	%f910, %f910, %f473;

BB1_25:
	and.b32  	%r400, %r523, 288;
	setp.ne.s32	%p26, %r400, 256;
	@%p26 bra 	BB1_29;

	and.b32  	%r401, %r523, 16;
	setp.eq.s32	%p27, %r401, 0;
	@%p27 bra 	BB1_28;
	bra.uni 	BB1_27;

BB1_28:
	add.s32 	%r412, %r524, -1;
	max.s32 	%r524, %r412, %r391;
	bra.uni 	BB1_29;

BB1_27:
	add.s32 	%r402, %r524, 1;
	mov.u32 	%r403, 3;
	min.s32 	%r524, %r402, %r403;
	mul.wide.s32 	%rd36, %r524, 16;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.v4.u32 	{%r404, %r405, %r406, %r407}, [%rd5+116];
	st.local.v4.u32 	[%rd37], {%r404, %r405, %r406, %r407};
	ld.local.v4.f32 	{%f474, %f475, %f476, %f477}, [%rd5+52];
	add.s64 	%rd38, %rd2, %rd36;
	st.local.v4.f32 	[%rd38], {%f474, %f475, %f476, %f477};
	ld.local.f32 	%f482, [%rd5+48];
	mul.wide.s32 	%rd39, %r524, 4;
	add.s64 	%rd40, %rd3, %rd39;
	st.local.f32 	[%rd40], %f482;

BB1_29:
	setp.lt.u32	%p28, %r392, %r525;
	@%p28 bra 	BB1_3;

BB1_30:
	setp.gt.s32	%p111, %r19, 0;

BB1_31:
	ld.local.v4.f32 	{%f994, %f995, %f996, %f486}, [%rd5+-12];
	ld.local.v4.f32 	{%f991, %f992, %f993, %f490}, [%rd5+4];
	@!%p111 bra 	BB1_100;
	bra.uni 	BB1_32;

BB1_32:
	ld.local.f32 	%f962, [%rd5+96];
	setp.geu.ftz.f32	%p29, %f962, 0f3F800000;
	@%p29 bra 	BB1_100;

	mov.u32 	%r514, -1082130432;
	mov.u32 	%r513, 1065353216;
	ld.const.f32 	%f906, [params+84];
	ld.const.f32 	%f905, [params+80];
	ld.const.f32 	%f904, [params+76];
	st.local.v2.f32 	[%rd5+68], {%f904, %f905};
	st.local.f32 	[%rd5+76], %f906;
	st.local.v2.f32 	[%rd5+100], {%f1, %f2};
	st.local.f32 	[%rd5+108], %f3;
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r57};
	mov.f32 	%f494, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f494, %f494};
	st.local.u32 	[%rd5+-4], %r513;
	mov.f32 	%f959, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f494, %f494, %f494, %f959};
	st.local.u32 	[%rd5+48], %r364;
	st.local.v4.f32 	[%rd5+116], {%f959, %f959, %f959, %f494};
	st.local.v4.u32 	[%rd5+4], {%r364, %r364, %r513, %r364};
	st.local.u32 	[%rd5+96], %r513;
	st.local.u32 	[%rd5+112], %r514;
	setp.eq.s32	%p30, %r525, 0;
	@%p30 bra 	BB1_34;

	add.u64 	%rd104, %SP, 144;
	ld.const.u64 	%rd8, [params+256];
	ld.const.f32 	%f68, [params+196];
	shr.u64 	%rd44, %rd104, 32;
	cvt.u32.u64	%r35, %rd44;
	cvt.u32.u64	%r36, %rd104;
	ld.const.v2.u32 	{%r421, %r525}, [params+200];
	ld.const.v2.f32 	{%f501, %f502}, [params+232];
	mov.f32 	%f961, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f71, [params+240];
	mov.f32 	%f952, %f494;
	mov.f32 	%f951, %f494;
	mov.f32 	%f950, %f494;
	mov.f32 	%f960, %f961;
	mov.f32 	%f959, %f961;

BB1_36:
	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd5+100];
	neg.ftz.f32 	%f511, %f506;
	neg.ftz.f32 	%f512, %f505;
	neg.ftz.f32 	%f513, %f504;
	st.local.v2.f32 	[%rd5+84], {%f513, %f512};
	st.local.f32 	[%rd5+92], %f511;
	st.local.v2.f32 	[%rd5+132], {%f494, %f494};
	mov.u32 	%r423, 1510874058;
	st.local.u32 	[%rd5+80], %r423;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f945, 0f5A0E1BCA;
	setp.lt.s32	%p31, %r40, 0;
	@%p31 bra 	BB1_41;

	or.b32  	%r424, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r424;
	mul.wide.s32 	%rd45, %r40, 16;
	add.s64 	%rd9, %rd1, %rd45;
	ld.local.v4.f32 	{%f515, %f516, %f517, %f518}, [%rd9];
	add.s64 	%rd46, %rd2, %rd45;
	ld.local.v4.f32 	{%f523, %f524, %f525, %f526}, [%rd46];
	st.local.v4.f32 	[%rd5+52], {%f523, %f524, %f525, %f526};
	mul.wide.s32 	%rd47, %r40, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.local.f32 	%f81, [%rd48];
	st.local.v4.f32 	[%rd5+36], {%f515, %f516, %f517, %f81};
	st.local.f32 	[%rd5+132], %f518;
	add.s32 	%r425, %r40, -1;
	setp.lt.s32	%p32, %r425, 0;
	@%p32 bra 	BB1_39;

	ld.local.f32 	%f531, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f531;

BB1_39:
	setp.leu.ftz.f32	%p33, %f81, 0f00000000;
	@%p33 bra 	BB1_41;

	ld.local.u32 	%r426, [%rd5];
	mad.lo.s32 	%r427, %r426, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r427;
	and.b32  	%r428, %r427, 16777215;
	cvt.rn.f32.u32	%f533, %r428;
	div.approx.ftz.f32 	%f535, %f533, %f256;
	lg2.approx.ftz.f32 	%f536, %f535;
	mul.ftz.f32 	%f537, %f536, 0fBF317218;
	mul.ftz.f32 	%f945, %f537, %f81;

BB1_41:
	ld.local.v4.f32 	{%f547, %f548, %f549, %f550}, [%rd5+68];
	mov.u32 	%r433, 1;
	mov.u32 	%r436, 2;
	ld.local.v4.f32 	{%f551, %f552, %f553, %f554}, [%rd5+100];
	mov.u32 	%r441, -1;
	mov.f32 	%f546, 0f00000000;
	// inline asm
	call (%r429, %r430, %r431, %r432), _optix_trace_4, (%rd8, %f547, %f548, %f549, %f551, %f552, %f553, %f68, %f945, %f546, %r433, %r364, %r364, %r436, %r364, %r35, %r36, %r441, %r441);
	// inline asm
	ld.local.u32 	%r442, [%rd5+16];
	add.s32 	%r48, %r442, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p34, %r442, 0;
	@%p34 bra 	BB1_43;

	ld.local.v4.f32 	{%f555, %f556, %f557, %f558}, [%rd5+68];
	add.ftz.f32 	%f918, %f918, %f555;
	add.ftz.f32 	%f917, %f917, %f556;
	add.ftz.f32 	%f916, %f916, %f557;
	mov.u32 	%r520, %r431;
	mov.u32 	%r519, %r432;

BB1_43:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r443, %r53, 4096;
	setp.eq.s32	%p35, %r443, 0;
	@%p35 bra 	BB1_51;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p36, %r55, 0;
	@%p36 bra 	BB1_47;
	bra.uni 	BB1_45;

BB1_47:
	ld.local.f32 	%f945, [%rd5+80];
	bra.uni 	BB1_48;

BB1_45:
	st.local.f32 	[%rd5+80], %f945;
	ld.local.v4.f32 	{%f562, %f563, %f564, %f565}, [%rd5+100];
	ld.local.v4.f32 	{%f569, %f570, %f571, %f572}, [%rd5+68];
	fma.rn.ftz.f32 	%f576, %f945, %f563, %f570;
	fma.rn.ftz.f32 	%f577, %f945, %f562, %f569;
	st.local.v2.f32 	[%rd5+68], {%f577, %f576};
	fma.rn.ftz.f32 	%f578, %f945, %f564, %f571;
	st.local.f32 	[%rd5+76], %f578;
	setp.lt.u32	%p37, %r48, %r525;
	@%p37 bra 	BB1_48;

	ld.local.v4.f32 	{%f579, %f580, %f581, %f582}, [%rd24];
	add.ftz.f32 	%f586, %f502, %f580;
	add.ftz.f32 	%f587, %f501, %f579;
	st.local.v2.f32 	[%rd24], {%f587, %f586};
	add.ftz.f32 	%f588, %f71, %f581;
	st.local.f32 	[%rd5+-20], %f588;

BB1_48:
	ld.local.v4.f32 	{%f589, %f590, %f591, %f592}, [%rd5+36];
	neg.ftz.f32 	%f596, %f945;
	mul.ftz.f32 	%f597, %f589, %f596;
	mul.ftz.f32 	%f598, %f590, %f596;
	mul.ftz.f32 	%f599, %f591, %f596;
	mul.ftz.f32 	%f600, %f597, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f92, %f600;
	mul.ftz.f32 	%f601, %f598, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f93, %f601;
	mul.ftz.f32 	%f602, %f599, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f94, %f602;
	mul.ftz.f32 	%f950, %f950, %f92;
	mul.ftz.f32 	%f951, %f951, %f93;
	mul.ftz.f32 	%f952, %f952, %f94;
	and.b32  	%r444, %r53, 16777216;
	setp.eq.s32	%p38, %r444, 0;
	@%p38 bra 	BB1_51;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd5+-12];
	mul.ftz.f32 	%f610, %f93, %f604;
	mul.ftz.f32 	%f611, %f92, %f603;
	st.local.v2.f32 	[%rd5+-12], {%f611, %f610};
	mul.ftz.f32 	%f612, %f94, %f605;
	st.local.f32 	[%rd5+-4], %f612;
	@%p36 bra 	BB1_51;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB1_51:
	ld.local.v4.f32 	{%f613, %f614, %f615, %f616}, [%rd24];
	fma.rn.ftz.f32 	%f961, %f950, %f613, %f961;
	fma.rn.ftz.f32 	%f960, %f951, %f614, %f960;
	fma.rn.ftz.f32 	%f959, %f952, %f615, %f959;
	setp.lt.s32	%p40, %r57, 0;
	@%p40 bra 	BB1_63;

	ld.local.f32 	%f620, [%rd5+32];
	setp.le.ftz.f32	%p41, %f620, 0f00000000;
	@%p41 bra 	BB1_63;

	ld.local.v2.f32 	{%f621, %f622}, [%rd5+20];
	setp.neu.ftz.f32	%p42, %f621, 0f00000000;
	setp.neu.ftz.f32	%p43, %f622, 0f00000000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB1_55;

	ld.local.f32 	%f623, [%rd5+28];
	setp.eq.ftz.f32	%p45, %f623, 0f00000000;
	@%p45 bra 	BB1_63;

BB1_55:
	mul.ftz.f32 	%f950, %f950, %f621;
	mul.ftz.f32 	%f951, %f951, %f622;
	ld.local.f32 	%f624, [%rd5+28];
	mul.ftz.f32 	%f952, %f952, %f624;
	setp.ge.u32	%p46, %r421, %r48;
	@%p46 bra 	BB1_58;

	max.ftz.f32 	%f625, %f950, %f951;
	max.ftz.f32 	%f109, %f625, %f952;
	ld.local.u32 	%r445, [%rd5];
	mad.lo.s32 	%r446, %r445, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r446;
	and.b32  	%r447, %r446, 16777215;
	cvt.rn.f32.u32	%f626, %r447;
	div.approx.ftz.f32 	%f628, %f626, %f256;
	setp.lt.ftz.f32	%p47, %f109, %f628;
	@%p47 bra 	BB1_63;

	rcp.approx.ftz.f32 	%f629, %f109;
	mul.ftz.f32 	%f950, %f950, %f629;
	mul.ftz.f32 	%f951, %f951, %f629;
	mul.ftz.f32 	%f952, %f952, %f629;

BB1_58:
	and.b32  	%r448, %r57, 288;
	setp.ne.s32	%p48, %r448, 256;
	@%p48 bra 	BB1_62;

	and.b32  	%r449, %r57, 16;
	setp.eq.s32	%p49, %r449, 0;
	@%p49 bra 	BB1_61;
	bra.uni 	BB1_60;

BB1_61:
	add.s32 	%r460, %r40, -1;
	max.s32 	%r40, %r460, %r441;
	bra.uni 	BB1_62;

BB1_60:
	add.s32 	%r450, %r40, 1;
	mov.u32 	%r451, 3;
	min.s32 	%r40, %r450, %r451;
	mul.wide.s32 	%rd54, %r40, 16;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.v4.u32 	{%r452, %r453, %r454, %r455}, [%rd5+116];
	st.local.v4.u32 	[%rd55], {%r452, %r453, %r454, %r455};
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd5+52];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.v4.f32 	[%rd56], {%f630, %f631, %f632, %f633};
	ld.local.f32 	%f638, [%rd5+48];
	mul.wide.s32 	%rd57, %r40, 4;
	add.s64 	%rd58, %rd3, %rd57;
	st.local.f32 	[%rd58], %f638;

BB1_62:
	setp.lt.u32	%p50, %r48, %r525;
	@%p50 bra 	BB1_36;
	bra.uni 	BB1_63;

BB1_34:
	mov.f32 	%f960, %f959;
	mov.f32 	%f961, %f959;

BB1_63:
	ld.local.v4.f32 	{%f639, %f640, %f641, %f642}, [%rd5+-12];
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd5+4];
	ld.local.f32 	%f963, [%rd5+96];
	setp.gt.ftz.f32	%p51, %f962, %f963;
	@%p51 bra 	BB1_66;
	bra.uni 	BB1_64;

BB1_66:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f962, %f962, 0f3F000000;
	bra.uni 	BB1_67;

BB1_64:
	setp.geu.ftz.f32	%p52, %f962, %f963;
	@%p52 bra 	BB1_67;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f963, %f963, 0f3F000000;

BB1_67:
	mov.u32 	%r516, -1082130432;
	mov.u32 	%r515, 1065353216;
	ld.const.f32 	%f909, [params+84];
	ld.const.f32 	%f908, [params+80];
	ld.const.f32 	%f907, [params+76];
	st.local.v2.f32 	[%rd5+68], {%f907, %f908};
	st.local.f32 	[%rd5+76], %f909;
	st.local.v2.f32 	[%rd5+100], {%f1, %f2};
	st.local.f32 	[%rd5+108], %f3;
	and.b32  	%r464, %r57, 805306368;
	or.b32  	%r89, %r464, 16777216;
	st.local.v4.u32 	[%rd24], {%r364, %r364, %r364, %r89};
	mov.f32 	%f650, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f650, %f650};
	st.local.u32 	[%rd5+-4], %r515;
	mov.f32 	%f987, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f650, %f650, %f650, %f987};
	st.local.u32 	[%rd5+48], %r364;
	st.local.v4.f32 	[%rd5+116], {%f987, %f987, %f987, %f650};
	st.local.v4.u32 	[%rd5+4], {%r364, %r364, %r515, %r364};
	st.local.u32 	[%rd5+96], %r515;
	st.local.u32 	[%rd5+112], %r516;
	setp.eq.s32	%p53, %r525, 0;
	@%p53 bra 	BB1_68;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd10, [params+256];
	ld.const.f32 	%f135, [params+196];
	shr.u64 	%rd62, %rd105, 32;
	cvt.u32.u64	%r67, %rd62;
	cvt.u32.u64	%r68, %rd105;
	ld.const.v2.u32 	{%r469, %r470}, [params+200];
	ld.const.v2.f32 	{%f657, %f658}, [params+232];
	mov.f32 	%f989, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f138, [params+240];
	mov.f32 	%f980, %f650;
	mov.f32 	%f979, %f650;
	mov.f32 	%f978, %f650;
	mov.f32 	%f988, %f989;
	mov.f32 	%f987, %f989;

BB1_70:
	ld.local.v4.f32 	{%f660, %f661, %f662, %f663}, [%rd5+100];
	neg.ftz.f32 	%f667, %f662;
	neg.ftz.f32 	%f668, %f661;
	neg.ftz.f32 	%f669, %f660;
	st.local.v2.f32 	[%rd5+84], {%f669, %f668};
	st.local.f32 	[%rd5+92], %f667;
	st.local.v2.f32 	[%rd5+132], {%f650, %f650};
	mov.u32 	%r471, 1510874058;
	st.local.u32 	[%rd5+80], %r471;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f973, 0f5A0E1BCA;
	setp.lt.s32	%p54, %r72, 0;
	@%p54 bra 	BB1_75;

	or.b32  	%r472, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r472;
	mul.wide.s32 	%rd63, %r72, 16;
	add.s64 	%rd11, %rd1, %rd63;
	ld.local.v4.f32 	{%f671, %f672, %f673, %f674}, [%rd11];
	add.s64 	%rd64, %rd2, %rd63;
	ld.local.v4.f32 	{%f679, %f680, %f681, %f682}, [%rd64];
	st.local.v4.f32 	[%rd5+52], {%f679, %f680, %f681, %f682};
	mul.wide.s32 	%rd65, %r72, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.local.f32 	%f148, [%rd66];
	st.local.v4.f32 	[%rd5+36], {%f671, %f672, %f673, %f148};
	st.local.f32 	[%rd5+132], %f674;
	add.s32 	%r473, %r72, -1;
	setp.lt.s32	%p55, %r473, 0;
	@%p55 bra 	BB1_73;

	ld.local.f32 	%f687, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f687;

BB1_73:
	setp.leu.ftz.f32	%p56, %f148, 0f00000000;
	@%p56 bra 	BB1_75;

	ld.local.u32 	%r474, [%rd5];
	mad.lo.s32 	%r475, %r474, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r475;
	and.b32  	%r476, %r475, 16777215;
	cvt.rn.f32.u32	%f689, %r476;
	div.approx.ftz.f32 	%f691, %f689, %f256;
	lg2.approx.ftz.f32 	%f692, %f691;
	mul.ftz.f32 	%f693, %f692, 0fBF317218;
	mul.ftz.f32 	%f973, %f693, %f148;

BB1_75:
	ld.local.v4.f32 	{%f703, %f704, %f705, %f706}, [%rd5+68];
	mov.u32 	%r481, 1;
	mov.u32 	%r484, 2;
	ld.local.v4.f32 	{%f707, %f708, %f709, %f710}, [%rd5+100];
	mov.u32 	%r489, -1;
	mov.f32 	%f702, 0f00000000;
	// inline asm
	call (%r477, %r478, %r479, %r480), _optix_trace_4, (%rd10, %f703, %f704, %f705, %f707, %f708, %f709, %f135, %f973, %f702, %r481, %r364, %r364, %r484, %r364, %r67, %r68, %r489, %r489);
	// inline asm
	ld.local.u32 	%r490, [%rd5+16];
	add.s32 	%r80, %r490, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p57, %r490, 0;
	@%p57 bra 	BB1_77;

	ld.local.v4.f32 	{%f711, %f712, %f713, %f714}, [%rd5+68];
	add.ftz.f32 	%f918, %f918, %f711;
	add.ftz.f32 	%f917, %f917, %f712;
	add.ftz.f32 	%f916, %f916, %f713;
	mov.u32 	%r520, %r479;
	mov.u32 	%r519, %r480;

BB1_77:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r491, %r85, 4096;
	setp.eq.s32	%p58, %r491, 0;
	@%p58 bra 	BB1_85;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p59, %r87, 0;
	@%p59 bra 	BB1_81;
	bra.uni 	BB1_79;

BB1_81:
	ld.local.f32 	%f973, [%rd5+80];
	bra.uni 	BB1_82;

BB1_79:
	st.local.f32 	[%rd5+80], %f973;
	ld.local.v4.f32 	{%f718, %f719, %f720, %f721}, [%rd5+100];
	ld.local.v4.f32 	{%f725, %f726, %f727, %f728}, [%rd5+68];
	fma.rn.ftz.f32 	%f732, %f973, %f719, %f726;
	fma.rn.ftz.f32 	%f733, %f973, %f718, %f725;
	st.local.v2.f32 	[%rd5+68], {%f733, %f732};
	fma.rn.ftz.f32 	%f734, %f973, %f720, %f727;
	st.local.f32 	[%rd5+76], %f734;
	setp.lt.u32	%p60, %r80, %r470;
	@%p60 bra 	BB1_82;

	ld.local.v4.f32 	{%f735, %f736, %f737, %f738}, [%rd24];
	add.ftz.f32 	%f742, %f658, %f736;
	add.ftz.f32 	%f743, %f657, %f735;
	st.local.v2.f32 	[%rd24], {%f743, %f742};
	add.ftz.f32 	%f744, %f138, %f737;
	st.local.f32 	[%rd5+-20], %f744;

BB1_82:
	ld.local.v4.f32 	{%f745, %f746, %f747, %f748}, [%rd5+36];
	neg.ftz.f32 	%f752, %f973;
	mul.ftz.f32 	%f753, %f745, %f752;
	mul.ftz.f32 	%f754, %f746, %f752;
	mul.ftz.f32 	%f755, %f747, %f752;
	mul.ftz.f32 	%f756, %f753, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f159, %f756;
	mul.ftz.f32 	%f757, %f754, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f160, %f757;
	mul.ftz.f32 	%f758, %f755, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f161, %f758;
	mul.ftz.f32 	%f978, %f978, %f159;
	mul.ftz.f32 	%f979, %f979, %f160;
	mul.ftz.f32 	%f980, %f980, %f161;
	and.b32  	%r492, %r85, 16777216;
	setp.eq.s32	%p61, %r492, 0;
	@%p61 bra 	BB1_85;

	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd5+-12];
	mul.ftz.f32 	%f766, %f160, %f760;
	mul.ftz.f32 	%f767, %f159, %f759;
	st.local.v2.f32 	[%rd5+-12], {%f767, %f766};
	mul.ftz.f32 	%f768, %f161, %f761;
	st.local.f32 	[%rd5+-4], %f768;
	@%p59 bra 	BB1_85;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB1_85:
	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd24];
	fma.rn.ftz.f32 	%f989, %f978, %f769, %f989;
	fma.rn.ftz.f32 	%f988, %f979, %f770, %f988;
	fma.rn.ftz.f32 	%f987, %f980, %f771, %f987;
	setp.lt.s32	%p63, %r89, 0;
	@%p63 bra 	BB1_97;

	ld.local.f32 	%f776, [%rd5+32];
	setp.le.ftz.f32	%p64, %f776, 0f00000000;
	@%p64 bra 	BB1_97;

	ld.local.v2.f32 	{%f777, %f778}, [%rd5+20];
	setp.neu.ftz.f32	%p65, %f777, 0f00000000;
	setp.neu.ftz.f32	%p66, %f778, 0f00000000;
	or.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB1_89;

	ld.local.f32 	%f779, [%rd5+28];
	setp.eq.ftz.f32	%p68, %f779, 0f00000000;
	@%p68 bra 	BB1_97;

BB1_89:
	mul.ftz.f32 	%f978, %f978, %f777;
	mul.ftz.f32 	%f979, %f979, %f778;
	ld.local.f32 	%f780, [%rd5+28];
	mul.ftz.f32 	%f980, %f980, %f780;
	setp.ge.u32	%p69, %r469, %r80;
	@%p69 bra 	BB1_92;

	max.ftz.f32 	%f781, %f978, %f979;
	max.ftz.f32 	%f176, %f781, %f980;
	ld.local.u32 	%r493, [%rd5];
	mad.lo.s32 	%r494, %r493, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r494;
	and.b32  	%r495, %r494, 16777215;
	cvt.rn.f32.u32	%f782, %r495;
	div.approx.ftz.f32 	%f784, %f782, %f256;
	setp.lt.ftz.f32	%p70, %f176, %f784;
	@%p70 bra 	BB1_97;

	rcp.approx.ftz.f32 	%f785, %f176;
	mul.ftz.f32 	%f978, %f978, %f785;
	mul.ftz.f32 	%f979, %f979, %f785;
	mul.ftz.f32 	%f980, %f980, %f785;

BB1_92:
	and.b32  	%r496, %r89, 288;
	setp.ne.s32	%p71, %r496, 256;
	@%p71 bra 	BB1_96;

	and.b32  	%r497, %r89, 16;
	setp.eq.s32	%p72, %r497, 0;
	@%p72 bra 	BB1_95;
	bra.uni 	BB1_94;

BB1_95:
	add.s32 	%r508, %r72, -1;
	max.s32 	%r72, %r508, %r489;
	bra.uni 	BB1_96;

BB1_94:
	add.s32 	%r498, %r72, 1;
	mov.u32 	%r499, 3;
	min.s32 	%r72, %r498, %r499;
	mul.wide.s32 	%rd72, %r72, 16;
	add.s64 	%rd73, %rd1, %rd72;
	ld.local.v4.u32 	{%r500, %r501, %r502, %r503}, [%rd5+116];
	st.local.v4.u32 	[%rd73], {%r500, %r501, %r502, %r503};
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd5+52];
	add.s64 	%rd74, %rd2, %rd72;
	st.local.v4.f32 	[%rd74], {%f786, %f787, %f788, %f789};
	ld.local.f32 	%f794, [%rd5+48];
	mul.wide.s32 	%rd75, %r72, 4;
	add.s64 	%rd76, %rd3, %rd75;
	st.local.f32 	[%rd76], %f794;

BB1_96:
	setp.lt.u32	%p73, %r80, %r470;
	@%p73 bra 	BB1_70;
	bra.uni 	BB1_97;

BB1_68:
	mov.f32 	%f988, %f987;
	mov.f32 	%f989, %f987;

BB1_97:
	ld.local.f32 	%f990, [%rd5+96];
	setp.eq.ftz.f32	%p74, %f962, %f963;
	@%p74 bra 	BB1_99;

	mul.ftz.f32 	%f990, %f990, 0f3F000000;
	st.local.f32 	[%rd5+96], %f990;

BB1_99:
	add.ftz.f32 	%f795, %f962, %f963;
	add.ftz.f32 	%f796, %f795, %f990;
	rcp.approx.ftz.f32 	%f797, %f796;
	mul.ftz.f32 	%f798, %f961, %f963;
	fma.rn.ftz.f32 	%f799, %f933, %f962, %f798;
	mul.ftz.f32 	%f800, %f960, %f963;
	fma.rn.ftz.f32 	%f801, %f934, %f962, %f800;
	mul.ftz.f32 	%f802, %f959, %f963;
	fma.rn.ftz.f32 	%f803, %f935, %f962, %f802;
	fma.rn.ftz.f32 	%f804, %f989, %f990, %f799;
	fma.rn.ftz.f32 	%f805, %f988, %f990, %f801;
	fma.rn.ftz.f32 	%f806, %f987, %f990, %f803;
	mul.ftz.f32 	%f933, %f797, %f804;
	mul.ftz.f32 	%f934, %f797, %f805;
	mul.ftz.f32 	%f935, %f797, %f806;
	mul.ftz.f32 	%f807, %f639, %f963;
	fma.rn.ftz.f32 	%f808, %f994, %f962, %f807;
	mul.ftz.f32 	%f809, %f640, %f963;
	fma.rn.ftz.f32 	%f810, %f995, %f962, %f809;
	mul.ftz.f32 	%f811, %f641, %f963;
	fma.rn.ftz.f32 	%f812, %f996, %f962, %f811;
	ld.local.v4.f32 	{%f813, %f814, %f815, %f816}, [%rd5+-12];
	fma.rn.ftz.f32 	%f820, %f990, %f813, %f808;
	fma.rn.ftz.f32 	%f821, %f990, %f814, %f810;
	fma.rn.ftz.f32 	%f822, %f990, %f815, %f812;
	mul.ftz.f32 	%f994, %f797, %f820;
	mul.ftz.f32 	%f995, %f797, %f821;
	mul.ftz.f32 	%f996, %f797, %f822;
	mul.ftz.f32 	%f823, %f643, %f963;
	fma.rn.ftz.f32 	%f824, %f991, %f962, %f823;
	mul.ftz.f32 	%f825, %f644, %f963;
	fma.rn.ftz.f32 	%f826, %f992, %f962, %f825;
	mul.ftz.f32 	%f827, %f645, %f963;
	fma.rn.ftz.f32 	%f828, %f993, %f962, %f827;
	ld.local.v4.f32 	{%f829, %f830, %f831, %f832}, [%rd5+4];
	fma.rn.ftz.f32 	%f836, %f990, %f829, %f824;
	fma.rn.ftz.f32 	%f837, %f990, %f830, %f826;
	fma.rn.ftz.f32 	%f838, %f990, %f831, %f828;
	mul.ftz.f32 	%f991, %f797, %f836;
	mul.ftz.f32 	%f992, %f797, %f837;
	mul.ftz.f32 	%f993, %f797, %f838;
	mul.ftz.f32 	%f918, %f918, 0f3EAAAAAB;
	mul.ftz.f32 	%f917, %f917, 0f3EAAAAAB;
	mul.ftz.f32 	%f916, %f916, 0f3EAAAAAB;

BB1_100:
	mul.ftz.f32 	%f843, %f992, %f992;
	fma.rn.ftz.f32 	%f844, %f991, %f991, %f843;
	fma.rn.ftz.f32 	%f845, %f993, %f993, %f844;
	rsqrt.approx.ftz.f32 	%f846, %f845;
	mul.ftz.f32 	%f216, %f991, %f846;
	mul.ftz.f32 	%f217, %f992, %f846;
	mul.ftz.f32 	%f218, %f993, %f846;
	abs.ftz.f32 	%f847, %f933;
	setp.gtu.ftz.f32	%p75, %f847, 0f7F800000;
	abs.ftz.f32 	%f848, %f934;
	setp.gtu.ftz.f32	%p76, %f848, 0f7F800000;
	or.pred  	%p77, %p75, %p76;
	abs.ftz.f32 	%f849, %f935;
	setp.gtu.ftz.f32	%p78, %f849, 0f7F800000;
	or.pred  	%p79, %p77, %p78;
	setp.eq.ftz.f32	%p80, %f847, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	setp.eq.ftz.f32	%p82, %f848, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f849, 0f7F800000;
	or.pred  	%p3, %p83, %p84;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p85, %r97, 0;
	mov.f32 	%f1011, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1003, %f1011;
	mov.f32 	%f1004, %f1011;
	mov.f32 	%f1005, %f1011;
	mov.f32 	%f1006, %f1011;
	@%p85 bra 	BB1_102;

	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd4, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.v4.f32 	{%f1003, %f1004, %f1005, %f1006}, [%rd79];

BB1_102:
	cvta.to.global.u64 	%rd80, %rd13;
	shl.b64 	%rd81, %rd4, 4;
	add.s64 	%rd82, %rd80, %rd81;
	selp.f32	%f858, 0f00000000, %f933, %p3;
	selp.f32	%f859, 0f00000000, %f934, %p3;
	selp.f32	%f860, 0f00000000, %f935, %p3;
	selp.f32	%f861, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f862, %f861, %f1006;
	add.ftz.f32 	%f863, %f860, %f1005;
	add.ftz.f32 	%f864, %f859, %f1004;
	add.ftz.f32 	%f865, %f858, %f1003;
	st.global.v4.f32 	[%rd82], {%f865, %f864, %f863, %f862};
	abs.ftz.f32 	%f866, %f994;
	setp.gtu.ftz.f32	%p86, %f866, 0f7F800000;
	abs.ftz.f32 	%f867, %f995;
	setp.gtu.ftz.f32	%p87, %f867, 0f7F800000;
	or.pred  	%p88, %p86, %p87;
	abs.ftz.f32 	%f868, %f996;
	setp.gtu.ftz.f32	%p89, %f868, 0f7F800000;
	or.pred  	%p90, %p88, %p89;
	setp.eq.ftz.f32	%p91, %f866, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	setp.eq.ftz.f32	%p93, %f867, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f868, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	selp.f32	%f227, 0f00000000, %f994, %p96;
	selp.f32	%f228, 0f00000000, %f995, %p96;
	selp.f32	%f229, 0f00000000, %f996, %p96;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1007, %f1011;
	mov.f32 	%f1008, %f1011;
	mov.f32 	%f1009, %f1011;
	mov.f32 	%f1010, %f1011;
	@%p85 bra 	BB1_104;

	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd81;
	ld.global.v4.f32 	{%f1007, %f1008, %f1009, %f872}, [%rd85];
	add.ftz.f32 	%f1010, %f872, 0f00000000;

BB1_104:
	cvta.to.global.u64 	%rd86, %rd14;
	add.s64 	%rd88, %rd86, %rd81;
	add.ftz.f32 	%f878, %f229, %f1009;
	add.ftz.f32 	%f879, %f228, %f1008;
	add.ftz.f32 	%f880, %f227, %f1007;
	st.global.v4.f32 	[%rd88], {%f880, %f879, %f878, %f1010};
	abs.ftz.f32 	%f881, %f216;
	setp.gtu.ftz.f32	%p98, %f881, 0f7F800000;
	abs.ftz.f32 	%f882, %f217;
	setp.gtu.ftz.f32	%p99, %f882, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	abs.ftz.f32 	%f883, %f218;
	setp.gtu.ftz.f32	%p101, %f883, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	setp.eq.ftz.f32	%p103, %f881, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f882, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f883, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	selp.f32	%f238, 0f00000000, %f216, %p108;
	selp.f32	%f239, 0f00000000, %f217, %p108;
	selp.f32	%f240, 0f00000000, %f218, %p108;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1012, %f1011;
	mov.f32 	%f1013, %f1011;
	mov.f32 	%f1014, %f1011;
	@%p85 bra 	BB1_106;

	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd81;
	ld.global.v4.f32 	{%f1011, %f1012, %f1013, %f887}, [%rd91];
	add.ftz.f32 	%f1014, %f887, 0f00000000;

BB1_106:
	cvta.to.global.u64 	%rd92, %rd15;
	add.s64 	%rd94, %rd92, %rd81;
	add.ftz.f32 	%f889, %f240, %f1013;
	add.ftz.f32 	%f890, %f239, %f1012;
	add.ftz.f32 	%f891, %f238, %f1011;
	st.global.v4.f32 	[%rd94], {%f891, %f890, %f889, %f1014};
	setp.lt.u64	%p110, %rd12, 4294967296;
	@%p110 bra 	BB1_108;

	not.b32 	%r510, %r104;
	add.s32 	%r511, %r102, %r510;
	mad.lo.s32 	%r512, %r511, %r101, %r103;
	ld.const.f32 	%f892, [params+76];
	sub.ftz.f32 	%f893, %f918, %f892;
	ld.const.v2.f32 	{%f894, %f895}, [params+80];
	sub.ftz.f32 	%f898, %f917, %f894;
	sub.ftz.f32 	%f899, %f916, %f895;
	mul.ftz.f32 	%f900, %f898, %f898;
	fma.rn.ftz.f32 	%f901, %f893, %f893, %f900;
	fma.rn.ftz.f32 	%f902, %f899, %f899, %f901;
	ld.const.u64 	%rd95, [params+48];
	cvta.to.global.u64 	%rd96, %rd95;
	mul.wide.u32 	%rd97, %r512, 16;
	add.s64 	%rd98, %rd96, %rd97;
	sqrt.approx.ftz.f32 	%f903, %f902;
	st.global.v4.f32 	[%rd98], {%f918, %f917, %f916, %f903};
	ld.const.u64 	%rd99, [params+56];
	cvta.to.global.u64 	%rd100, %rd99;
	mul.wide.u32 	%rd101, %r512, 8;
	add.s64 	%rd102, %rd100, %rd101;
	st.global.v2.u32 	[%rd102], {%r520, %r519};

BB1_108:
	ret;
}

	// .globl	__raygen__dof_camera
.visible .entry __raygen__dof_camera(

)
{
	.local .align 16 .b8 	__local_depot2[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1060>;
	.reg .b32 	%r<553>;
	.reg .b64 	%rd<110>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r101, %r102}, [params+64];
	// inline asm
	call (%r98), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r98, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r103, %r104}, [%rd22];
	add.s32 	%r105, %r101, -1;
	setp.gt.s32	%p4, %r103, %r105;
	add.s32 	%r106, %r102, -1;
	setp.gt.s32	%p5, %r104, %r106;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB2_118;

	mad.lo.s32 	%r107, %r104, %r101, %r103;
	ld.const.u32 	%r108, [params+8];
	shl.b32 	%r109, %r108, 4;
	add.s32 	%r110, %r109, -1556008596;
	add.s32 	%r111, %r108, -1640531527;
	shr.u32 	%r112, %r108, 5;
	add.s32 	%r113, %r112, -939442524;
	xor.b32  	%r114, %r110, %r111;
	xor.b32  	%r115, %r114, %r113;
	add.s32 	%r116, %r107, %r115;
	shl.b32 	%r117, %r116, 4;
	add.s32 	%r118, %r117, -1383041155;
	add.s32 	%r119, %r116, -1640531527;
	xor.b32  	%r120, %r118, %r119;
	shr.u32 	%r121, %r116, 5;
	add.s32 	%r122, %r121, 2123724318;
	xor.b32  	%r123, %r120, %r122;
	add.s32 	%r124, %r123, %r108;
	shl.b32 	%r125, %r124, 4;
	add.s32 	%r126, %r125, -1556008596;
	add.s32 	%r127, %r124, 1013904242;
	shr.u32 	%r128, %r124, 5;
	add.s32 	%r129, %r128, -939442524;
	xor.b32  	%r130, %r126, %r127;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r116;
	shl.b32 	%r133, %r132, 4;
	add.s32 	%r134, %r133, -1383041155;
	add.s32 	%r135, %r132, 1013904242;
	xor.b32  	%r136, %r134, %r135;
	shr.u32 	%r137, %r132, 5;
	add.s32 	%r138, %r137, 2123724318;
	xor.b32  	%r139, %r136, %r138;
	add.s32 	%r140, %r139, %r124;
	shl.b32 	%r141, %r140, 4;
	add.s32 	%r142, %r141, -1556008596;
	add.s32 	%r143, %r140, -626627285;
	shr.u32 	%r144, %r140, 5;
	add.s32 	%r145, %r144, -939442524;
	xor.b32  	%r146, %r142, %r143;
	xor.b32  	%r147, %r146, %r145;
	add.s32 	%r148, %r147, %r132;
	shl.b32 	%r149, %r148, 4;
	add.s32 	%r150, %r149, -1383041155;
	add.s32 	%r151, %r148, -626627285;
	xor.b32  	%r152, %r150, %r151;
	shr.u32 	%r153, %r148, 5;
	add.s32 	%r154, %r153, 2123724318;
	xor.b32  	%r155, %r152, %r154;
	add.s32 	%r156, %r155, %r140;
	shl.b32 	%r157, %r156, 4;
	add.s32 	%r158, %r157, -1556008596;
	add.s32 	%r159, %r156, 2027808484;
	shr.u32 	%r160, %r156, 5;
	add.s32 	%r161, %r160, -939442524;
	xor.b32  	%r162, %r158, %r159;
	xor.b32  	%r163, %r162, %r161;
	add.s32 	%r164, %r163, %r148;
	shl.b32 	%r165, %r164, 4;
	add.s32 	%r166, %r165, -1383041155;
	add.s32 	%r167, %r164, 2027808484;
	xor.b32  	%r168, %r166, %r167;
	shr.u32 	%r169, %r164, 5;
	add.s32 	%r170, %r169, 2123724318;
	xor.b32  	%r171, %r168, %r170;
	add.s32 	%r172, %r171, %r156;
	shl.b32 	%r173, %r172, 4;
	add.s32 	%r174, %r173, -1556008596;
	add.s32 	%r175, %r172, 387276957;
	shr.u32 	%r176, %r172, 5;
	add.s32 	%r177, %r176, -939442524;
	xor.b32  	%r178, %r174, %r175;
	xor.b32  	%r179, %r178, %r177;
	add.s32 	%r180, %r179, %r164;
	shl.b32 	%r181, %r180, 4;
	add.s32 	%r182, %r181, -1383041155;
	add.s32 	%r183, %r180, 387276957;
	xor.b32  	%r184, %r182, %r183;
	shr.u32 	%r185, %r180, 5;
	add.s32 	%r186, %r185, 2123724318;
	xor.b32  	%r187, %r184, %r186;
	add.s32 	%r188, %r187, %r172;
	shl.b32 	%r189, %r188, 4;
	add.s32 	%r190, %r189, -1556008596;
	add.s32 	%r191, %r188, -1253254570;
	shr.u32 	%r192, %r188, 5;
	add.s32 	%r193, %r192, -939442524;
	xor.b32  	%r194, %r190, %r191;
	xor.b32  	%r195, %r194, %r193;
	add.s32 	%r196, %r195, %r180;
	shl.b32 	%r197, %r196, 4;
	add.s32 	%r198, %r197, -1383041155;
	add.s32 	%r199, %r196, -1253254570;
	xor.b32  	%r200, %r198, %r199;
	shr.u32 	%r201, %r196, 5;
	add.s32 	%r202, %r201, 2123724318;
	xor.b32  	%r203, %r200, %r202;
	add.s32 	%r204, %r203, %r188;
	shl.b32 	%r205, %r204, 4;
	add.s32 	%r206, %r205, -1556008596;
	add.s32 	%r207, %r204, 1401181199;
	shr.u32 	%r208, %r204, 5;
	add.s32 	%r209, %r208, -939442524;
	xor.b32  	%r210, %r206, %r207;
	xor.b32  	%r211, %r210, %r209;
	add.s32 	%r212, %r211, %r196;
	shl.b32 	%r213, %r212, 4;
	add.s32 	%r214, %r213, -1383041155;
	add.s32 	%r215, %r212, 1401181199;
	xor.b32  	%r216, %r214, %r215;
	shr.u32 	%r217, %r212, 5;
	add.s32 	%r218, %r217, 2123724318;
	xor.b32  	%r219, %r216, %r218;
	add.s32 	%r220, %r219, %r204;
	shl.b32 	%r221, %r220, 4;
	add.s32 	%r222, %r221, -1556008596;
	add.s32 	%r223, %r220, -239350328;
	shr.u32 	%r224, %r220, 5;
	add.s32 	%r225, %r224, -939442524;
	xor.b32  	%r226, %r222, %r223;
	xor.b32  	%r227, %r226, %r225;
	add.s32 	%r228, %r227, %r212;
	shl.b32 	%r229, %r228, 4;
	add.s32 	%r230, %r229, -1383041155;
	add.s32 	%r231, %r228, -239350328;
	xor.b32  	%r232, %r230, %r231;
	shr.u32 	%r233, %r228, 5;
	add.s32 	%r234, %r233, 2123724318;
	xor.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r235, %r220;
	shl.b32 	%r237, %r236, 4;
	add.s32 	%r238, %r237, -1556008596;
	add.s32 	%r239, %r236, -1879881855;
	shr.u32 	%r240, %r236, 5;
	add.s32 	%r241, %r240, -939442524;
	xor.b32  	%r242, %r238, %r239;
	xor.b32  	%r243, %r242, %r241;
	add.s32 	%r244, %r243, %r228;
	shl.b32 	%r245, %r244, 4;
	add.s32 	%r246, %r245, -1383041155;
	add.s32 	%r247, %r244, -1879881855;
	xor.b32  	%r248, %r246, %r247;
	shr.u32 	%r249, %r244, 5;
	add.s32 	%r250, %r249, 2123724318;
	xor.b32  	%r251, %r248, %r250;
	add.s32 	%r252, %r251, %r236;
	shl.b32 	%r253, %r252, 4;
	add.s32 	%r254, %r253, -1556008596;
	add.s32 	%r255, %r252, 774553914;
	shr.u32 	%r256, %r252, 5;
	add.s32 	%r257, %r256, -939442524;
	xor.b32  	%r258, %r254, %r255;
	xor.b32  	%r259, %r258, %r257;
	add.s32 	%r260, %r259, %r244;
	shl.b32 	%r261, %r260, 4;
	add.s32 	%r262, %r261, -1383041155;
	add.s32 	%r263, %r260, 774553914;
	xor.b32  	%r264, %r262, %r263;
	shr.u32 	%r265, %r260, 5;
	add.s32 	%r266, %r265, 2123724318;
	xor.b32  	%r267, %r264, %r266;
	add.s32 	%r268, %r267, %r252;
	shl.b32 	%r269, %r268, 4;
	add.s32 	%r270, %r269, -1556008596;
	add.s32 	%r271, %r268, -865977613;
	shr.u32 	%r272, %r268, 5;
	add.s32 	%r273, %r272, -939442524;
	xor.b32  	%r274, %r270, %r271;
	xor.b32  	%r275, %r274, %r273;
	add.s32 	%r276, %r275, %r260;
	shl.b32 	%r277, %r276, 4;
	add.s32 	%r278, %r277, -1383041155;
	add.s32 	%r279, %r276, -865977613;
	xor.b32  	%r280, %r278, %r279;
	shr.u32 	%r281, %r276, 5;
	add.s32 	%r282, %r281, 2123724318;
	xor.b32  	%r283, %r280, %r282;
	add.s32 	%r284, %r283, %r268;
	shl.b32 	%r285, %r284, 4;
	add.s32 	%r286, %r285, -1556008596;
	add.s32 	%r287, %r284, 1788458156;
	shr.u32 	%r288, %r284, 5;
	add.s32 	%r289, %r288, -939442524;
	xor.b32  	%r290, %r286, %r287;
	xor.b32  	%r291, %r290, %r289;
	add.s32 	%r292, %r291, %r276;
	shl.b32 	%r293, %r292, 4;
	add.s32 	%r294, %r293, -1383041155;
	add.s32 	%r295, %r292, 1788458156;
	xor.b32  	%r296, %r294, %r295;
	shr.u32 	%r297, %r292, 5;
	add.s32 	%r298, %r297, 2123724318;
	xor.b32  	%r299, %r296, %r298;
	add.s32 	%r300, %r299, %r284;
	shl.b32 	%r301, %r300, 4;
	add.s32 	%r302, %r301, -1556008596;
	add.s32 	%r303, %r300, 147926629;
	shr.u32 	%r304, %r300, 5;
	add.s32 	%r305, %r304, -939442524;
	xor.b32  	%r306, %r302, %r303;
	xor.b32  	%r307, %r306, %r305;
	add.s32 	%r308, %r307, %r292;
	shl.b32 	%r309, %r308, 4;
	add.s32 	%r310, %r309, -1383041155;
	add.s32 	%r311, %r308, 147926629;
	xor.b32  	%r312, %r310, %r311;
	shr.u32 	%r313, %r308, 5;
	add.s32 	%r314, %r313, 2123724318;
	xor.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r315, %r300;
	shl.b32 	%r317, %r316, 4;
	add.s32 	%r318, %r317, -1556008596;
	add.s32 	%r319, %r316, -1492604898;
	shr.u32 	%r320, %r316, 5;
	add.s32 	%r321, %r320, -939442524;
	xor.b32  	%r322, %r318, %r319;
	xor.b32  	%r323, %r322, %r321;
	add.s32 	%r324, %r323, %r308;
	shl.b32 	%r325, %r324, 4;
	add.s32 	%r326, %r325, -1383041155;
	add.s32 	%r327, %r324, -1492604898;
	xor.b32  	%r328, %r326, %r327;
	shr.u32 	%r329, %r324, 5;
	add.s32 	%r330, %r329, 2123724318;
	xor.b32  	%r331, %r328, %r330;
	add.s32 	%r332, %r331, %r316;
	shl.b32 	%r333, %r332, 4;
	add.s32 	%r334, %r333, -1556008596;
	add.s32 	%r335, %r332, 1161830871;
	shr.u32 	%r336, %r332, 5;
	add.s32 	%r337, %r336, -939442524;
	xor.b32  	%r338, %r334, %r335;
	xor.b32  	%r339, %r338, %r337;
	add.s32 	%r340, %r339, %r324;
	shl.b32 	%r341, %r340, 4;
	add.s32 	%r342, %r341, -1383041155;
	add.s32 	%r343, %r340, 1161830871;
	xor.b32  	%r344, %r342, %r343;
	shr.u32 	%r345, %r340, 5;
	add.s32 	%r346, %r345, 2123724318;
	xor.b32  	%r347, %r344, %r346;
	add.s32 	%r348, %r347, %r332;
	shl.b32 	%r349, %r348, 4;
	add.s32 	%r350, %r349, -1556008596;
	add.s32 	%r351, %r348, -478700656;
	shr.u32 	%r352, %r348, 5;
	add.s32 	%r353, %r352, -939442524;
	xor.b32  	%r354, %r350, %r351;
	xor.b32  	%r355, %r354, %r353;
	add.s32 	%r356, %r355, %r340;
	mad.lo.s32 	%r357, %r356, 1664525, 1013904223;
	and.b32  	%r358, %r357, 16777215;
	cvt.rn.f32.u32	%f271, %r358;
	mov.f32 	%f272, 0f4B800000;
	div.approx.ftz.f32 	%f273, %f271, %f272;
	mad.lo.s32 	%r359, %r357, 1664525, 1013904223;
	and.b32  	%r360, %r359, 16777215;
	cvt.rn.f32.u32	%f274, %r360;
	div.approx.ftz.f32 	%f275, %f274, %f272;
	add.ftz.f32 	%f276, %f273, 0fBF000000;
	add.ftz.f32 	%f277, %f275, 0fBF000000;
	mad.lo.s32 	%r361, %r359, 1664525, 1013904223;
	and.b32  	%r362, %r361, 16777215;
	cvt.rn.f32.u32	%f278, %r362;
	div.approx.ftz.f32 	%f279, %f278, %f272;
	mad.lo.s32 	%r363, %r361, 1664525, 1013904223;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r363;
	and.b32  	%r364, %r363, 16777215;
	cvt.rn.f32.u32	%f280, %r364;
	div.approx.ftz.f32 	%f281, %f280, %f272;
	cvt.rn.f32.s32	%f282, %r103;
	add.ftz.f32 	%f283, %f282, %f276;
	cvt.rn.f32.s32	%f284, %r104;
	add.ftz.f32 	%f285, %f284, %f277;
	cvt.rn.f32.s32	%f286, %r101;
	div.approx.ftz.f32 	%f287, %f283, %f286;
	cvt.rn.f32.s32	%f288, %r102;
	div.approx.ftz.f32 	%f289, %f285, %f288;
	fma.rn.ftz.f32 	%f290, %f287, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f291, %f289, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f292, %f293}, [params+88];
	ld.const.v2.f32 	{%f296, %f297}, [params+96];
	mul.ftz.f32 	%f300, %f291, %f297;
	ld.const.v2.f32 	{%f301, %f302}, [params+104];
	mul.ftz.f32 	%f305, %f291, %f301;
	mul.ftz.f32 	%f306, %f291, %f302;
	fma.rn.ftz.f32 	%f307, %f290, %f292, %f300;
	fma.rn.ftz.f32 	%f308, %f290, %f293, %f305;
	fma.rn.ftz.f32 	%f309, %f290, %f296, %f306;
	ld.const.v2.f32 	{%f310, %f311}, [params+112];
	add.ftz.f32 	%f314, %f307, %f310;
	add.ftz.f32 	%f315, %f308, %f311;
	ld.const.f32 	%f316, [params+120];
	add.ftz.f32 	%f317, %f309, %f316;
	ld.const.v2.f32 	{%f318, %f319}, [params+160];
	ld.const.f32 	%f3, [params+76];
	fma.rn.ftz.f32 	%f4, %f314, %f318, %f3;
	ld.const.f32 	%f5, [params+80];
	fma.rn.ftz.f32 	%f6, %f315, %f318, %f5;
	ld.const.f32 	%f7, [params+84];
	fma.rn.ftz.f32 	%f8, %f317, %f318, %f7;
	fma.rn.ftz.f32 	%f9, %f279, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f954, %f281, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f320, %f954;
	setp.gt.ftz.f32	%p7, %f9, %f320;
	@%p7 bra 	BB2_7;
	bra.uni 	BB2_2;

BB2_7:
	setp.gt.ftz.f32	%p10, %f9, %f954;
	@%p10 bra 	BB2_9;
	bra.uni 	BB2_8;

BB2_9:
	div.approx.ftz.f32 	%f951, %f954, %f9;
	mov.f32 	%f954, %f9;
	bra.uni 	BB2_10;

BB2_2:
	setp.lt.ftz.f32	%p8, %f9, %f954;
	@%p8 bra 	BB2_5;
	bra.uni 	BB2_3;

BB2_5:
	div.approx.ftz.f32 	%f325, %f954, %f9;
	add.ftz.f32 	%f326, %f325, 0f40800000;
	mul.ftz.f32 	%f949, %f326, 0f3F490FDB;
	mov.f32 	%f954, %f9;
	bra.uni 	BB2_6;

BB2_8:
	div.approx.ftz.f32 	%f327, %f9, %f954;
	mov.f32 	%f328, 0f40000000;
	sub.ftz.f32 	%f951, %f328, %f327;

BB2_10:
	mul.ftz.f32 	%f949, %f951, 0f3F490FDB;
	bra.uni 	BB2_11;

BB2_3:
	mov.f32 	%f949, 0f00000000;
	setp.eq.ftz.f32	%p9, %f954, 0f00000000;
	@%p9 bra 	BB2_6;

	div.approx.ftz.f32 	%f322, %f9, %f954;
	mov.f32 	%f323, 0f40C00000;
	sub.ftz.f32 	%f324, %f323, %f322;
	mul.ftz.f32 	%f949, %f324, 0f3F490FDB;

BB2_6:
	neg.ftz.f32 	%f954, %f954;

BB2_11:
	ld.const.f32 	%f948, [params+84];
	ld.const.f32 	%f947, [params+80];
	ld.const.f32 	%f946, [params+76];
	mov.f32 	%f335, 0f3F800000;
	sub.ftz.f32 	%f336, %f335, %f319;
	fma.rn.ftz.f32 	%f337, %f336, %f954, %f319;
	cos.approx.ftz.f32 	%f338, %f949;
	mul.ftz.f32 	%f339, %f338, %f337;
	sin.approx.ftz.f32 	%f340, %f949;
	mul.ftz.f32 	%f341, %f337, %f340;
	ld.const.f32 	%f342, [params+124];
	ld.const.v2.f32 	{%f343, %f344}, [params+128];
	ld.const.v2.f32 	{%f347, %f348}, [params+136];
	mul.ftz.f32 	%f351, %f341, %f347;
	mul.ftz.f32 	%f352, %f341, %f348;
	ld.const.f32 	%f353, [params+144];
	mul.ftz.f32 	%f354, %f341, %f353;
	fma.rn.ftz.f32 	%f355, %f339, %f342, %f351;
	fma.rn.ftz.f32 	%f356, %f339, %f343, %f352;
	fma.rn.ftz.f32 	%f357, %f339, %f344, %f354;
	ld.const.f32 	%f358, [params+168];
	fma.rn.ftz.f32 	%f23, %f358, %f355, %f946;
	fma.rn.ftz.f32 	%f24, %f358, %f356, %f947;
	fma.rn.ftz.f32 	%f25, %f358, %f357, %f948;
	sub.ftz.f32 	%f359, %f4, %f23;
	sub.ftz.f32 	%f360, %f6, %f24;
	sub.ftz.f32 	%f361, %f8, %f25;
	mul.ftz.f32 	%f362, %f360, %f360;
	fma.rn.ftz.f32 	%f363, %f359, %f359, %f362;
	fma.rn.ftz.f32 	%f364, %f361, %f361, %f363;
	rsqrt.approx.ftz.f32 	%f365, %f364;
	mul.ftz.f32 	%f26, %f365, %f359;
	mul.ftz.f32 	%f27, %f365, %f360;
	mul.ftz.f32 	%f28, %f365, %f361;
	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	st.local.v2.f32 	[%rd5+100], {%f26, %f27};
	st.local.f32 	[%rd5+108], %f28;
	mov.u32 	%r523, 285212672;
	mov.u32 	%r368, 0;
	st.local.v4.u32 	[%rd24], {%r368, %r368, %r368, %r523};
	st.local.v2.f32 	[%rd5+-12], {%f335, %f335};
	mov.u32 	%r369, 1065353216;
	st.local.u32 	[%rd5+-4], %r369;
	mov.f32 	%f963, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f335, %f335, %f335, %f963};
	st.local.u32 	[%rd5+48], %r368;
	st.local.v4.f32 	[%rd5+116], {%f963, %f963, %f963, %f335};
	st.local.v4.u32 	[%rd5+4], {%r368, %r368, %r369, %r368};
	st.local.u32 	[%rd5+96], %r369;
	mov.u32 	%r370, -1082130432;
	st.local.u32 	[%rd5+112], %r370;
	ld.const.u32 	%r525, [params+204];
	setp.eq.s32	%p12, %r525, 0;
	mov.u32 	%r520, -1;
	mov.pred 	%p115, 0;
	mov.u32 	%r519, %r520;
	mov.f32 	%f962, %f963;
	mov.f32 	%f961, %f963;
	mov.f32 	%f978, %f963;
	mov.f32 	%f979, %f963;
	mov.f32 	%f980, %f963;
	@%p12 bra 	BB2_41;

	add.u64 	%rd105, %SP, 144;
	ld.const.u64 	%rd6, [params+256];
	ld.const.f32 	%f29, [params+196];
	shr.u64 	%rd28, %rd105, 32;
	cvt.u32.u64	%r6, %rd28;
	cvt.u32.u64	%r7, %rd105;
	ld.const.v2.u32 	{%r375, %r525}, [params+200];
	ld.const.v2.f32 	{%f375, %f376}, [params+232];
	mov.u32 	%r524, -1;
	mov.f32 	%f980, 0f00000000;
	ld.const.f32 	%f32, [params+240];
	mov.f32 	%f955, %f335;
	mov.f32 	%f956, %f335;
	mov.f32 	%f957, %f335;
	mov.f32 	%f979, %f980;
	mov.f32 	%f978, %f980;
	mov.f32 	%f961, %f980;
	mov.f32 	%f962, %f980;
	mov.f32 	%f963, %f980;
	mov.u32 	%r519, %r524;
	mov.u32 	%r520, %r524;

BB2_13:
	ld.local.v4.f32 	{%f378, %f379, %f380, %f381}, [%rd5+100];
	neg.ftz.f32 	%f385, %f380;
	neg.ftz.f32 	%f386, %f379;
	neg.ftz.f32 	%f387, %f378;
	st.local.v2.f32 	[%rd5+84], {%f387, %f386};
	st.local.f32 	[%rd5+92], %f385;
	st.local.v2.f32 	[%rd5+132], {%f335, %f335};
	mov.u32 	%r377, 1510874058;
	st.local.u32 	[%rd5+80], %r377;
	and.b32  	%r14, %r523, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	mov.f32 	%f964, 0f5A0E1BCA;
	setp.lt.s32	%p13, %r524, 0;
	@%p13 bra 	BB2_18;

	or.b32  	%r378, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r378;
	mul.wide.s32 	%rd29, %r524, 16;
	add.s64 	%rd7, %rd1, %rd29;
	ld.local.v4.f32 	{%f389, %f390, %f391, %f392}, [%rd7];
	add.s64 	%rd30, %rd2, %rd29;
	ld.local.v4.f32 	{%f397, %f398, %f399, %f400}, [%rd30];
	st.local.v4.f32 	[%rd5+52], {%f397, %f398, %f399, %f400};
	mul.wide.s32 	%rd31, %r524, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.local.f32 	%f42, [%rd32];
	st.local.v4.f32 	[%rd5+36], {%f389, %f390, %f391, %f42};
	st.local.f32 	[%rd5+132], %f392;
	add.s32 	%r379, %r524, -1;
	setp.lt.s32	%p14, %r379, 0;
	@%p14 bra 	BB2_16;

	ld.local.f32 	%f405, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f405;

BB2_16:
	setp.leu.ftz.f32	%p15, %f42, 0f00000000;
	@%p15 bra 	BB2_18;

	ld.local.u32 	%r380, [%rd5];
	mad.lo.s32 	%r381, %r380, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r381;
	and.b32  	%r382, %r381, 16777215;
	cvt.rn.f32.u32	%f407, %r382;
	div.approx.ftz.f32 	%f409, %f407, %f272;
	lg2.approx.ftz.f32 	%f410, %f409;
	mul.ftz.f32 	%f411, %f410, 0fBF317218;
	mul.ftz.f32 	%f964, %f411, %f42;

BB2_18:
	ld.local.v4.f32 	{%f421, %f422, %f423, %f424}, [%rd5+68];
	mov.u32 	%r387, 1;
	mov.u32 	%r390, 2;
	ld.local.v4.f32 	{%f425, %f426, %f427, %f428}, [%rd5+100];
	mov.u32 	%r395, -1;
	mov.f32 	%f420, 0f00000000;
	// inline asm
	call (%r383, %r384, %r385, %r386), _optix_trace_4, (%rd6, %f421, %f422, %f423, %f425, %f426, %f427, %f29, %f964, %f420, %r387, %r368, %r368, %r390, %r368, %r6, %r7, %r395, %r395);
	// inline asm
	ld.local.u32 	%r19, [%rd5+16];
	add.s32 	%r396, %r19, 1;
	st.local.u32 	[%rd5+16], %r396;
	setp.ne.s32	%p16, %r19, 0;
	@%p16 bra 	BB2_20;

	ld.local.v4.f32 	{%f429, %f430, %f431, %f432}, [%rd5+68];
	add.ftz.f32 	%f963, %f963, %f429;
	add.ftz.f32 	%f962, %f962, %f430;
	add.ftz.f32 	%f961, %f961, %f431;
	mov.u32 	%r520, %r385;
	mov.u32 	%r519, %r386;

BB2_20:
	ld.local.u32 	%r24, [%rd5+-16];
	and.b32  	%r523, %r24, -805306369;
	st.local.u32 	[%rd5+-16], %r523;
	and.b32  	%r397, %r24, 4096;
	setp.eq.s32	%p17, %r397, 0;
	@%p17 bra 	BB2_28;

	and.b32  	%r26, %r24, 512;
	setp.eq.s32	%p18, %r26, 0;
	@%p18 bra 	BB2_24;
	bra.uni 	BB2_22;

BB2_24:
	ld.local.f32 	%f964, [%rd5+80];
	bra.uni 	BB2_25;

BB2_22:
	st.local.f32 	[%rd5+80], %f964;
	ld.local.v4.f32 	{%f436, %f437, %f438, %f439}, [%rd5+100];
	ld.local.v4.f32 	{%f443, %f444, %f445, %f446}, [%rd5+68];
	fma.rn.ftz.f32 	%f450, %f964, %f437, %f444;
	fma.rn.ftz.f32 	%f451, %f964, %f436, %f443;
	st.local.v2.f32 	[%rd5+68], {%f451, %f450};
	fma.rn.ftz.f32 	%f452, %f964, %f438, %f445;
	st.local.f32 	[%rd5+76], %f452;
	setp.lt.u32	%p19, %r396, %r525;
	@%p19 bra 	BB2_25;

	ld.local.v4.f32 	{%f453, %f454, %f455, %f456}, [%rd24];
	add.ftz.f32 	%f460, %f376, %f454;
	add.ftz.f32 	%f461, %f375, %f453;
	st.local.v2.f32 	[%rd24], {%f461, %f460};
	add.ftz.f32 	%f462, %f32, %f455;
	st.local.f32 	[%rd5+-20], %f462;

BB2_25:
	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd5+36];
	neg.ftz.f32 	%f470, %f964;
	mul.ftz.f32 	%f471, %f463, %f470;
	mul.ftz.f32 	%f472, %f464, %f470;
	mul.ftz.f32 	%f473, %f465, %f470;
	mul.ftz.f32 	%f474, %f471, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f53, %f474;
	mul.ftz.f32 	%f475, %f472, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f54, %f475;
	mul.ftz.f32 	%f476, %f473, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f55, %f476;
	mul.ftz.f32 	%f957, %f957, %f53;
	mul.ftz.f32 	%f956, %f956, %f54;
	mul.ftz.f32 	%f955, %f955, %f55;
	and.b32  	%r399, %r24, 16777216;
	setp.eq.s32	%p20, %r399, 0;
	@%p20 bra 	BB2_28;

	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd5+-12];
	mul.ftz.f32 	%f484, %f54, %f478;
	mul.ftz.f32 	%f485, %f53, %f477;
	st.local.v2.f32 	[%rd5+-12], {%f485, %f484};
	mul.ftz.f32 	%f486, %f55, %f479;
	st.local.f32 	[%rd5+-4], %f486;
	@%p18 bra 	BB2_28;

	and.b32  	%r523, %r24, -822083585;
	st.local.u32 	[%rd5+-16], %r523;

BB2_28:
	ld.local.v4.f32 	{%f487, %f488, %f489, %f490}, [%rd24];
	fma.rn.ftz.f32 	%f978, %f957, %f487, %f978;
	fma.rn.ftz.f32 	%f979, %f956, %f488, %f979;
	fma.rn.ftz.f32 	%f980, %f955, %f489, %f980;
	setp.lt.s32	%p22, %r523, 0;
	@%p22 bra 	BB2_40;

	ld.local.f32 	%f494, [%rd5+32];
	setp.le.ftz.f32	%p23, %f494, 0f00000000;
	@%p23 bra 	BB2_40;

	ld.local.v2.f32 	{%f495, %f496}, [%rd5+20];
	setp.neu.ftz.f32	%p24, %f495, 0f00000000;
	setp.neu.ftz.f32	%p25, %f496, 0f00000000;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB2_32;

	ld.local.f32 	%f497, [%rd5+28];
	setp.eq.ftz.f32	%p27, %f497, 0f00000000;
	@%p27 bra 	BB2_40;

BB2_32:
	mul.ftz.f32 	%f957, %f957, %f495;
	mul.ftz.f32 	%f956, %f956, %f496;
	ld.local.f32 	%f498, [%rd5+28];
	mul.ftz.f32 	%f955, %f955, %f498;
	setp.ge.u32	%p28, %r375, %r396;
	@%p28 bra 	BB2_35;

	max.ftz.f32 	%f499, %f957, %f956;
	max.ftz.f32 	%f70, %f499, %f955;
	ld.local.u32 	%r401, [%rd5];
	mad.lo.s32 	%r402, %r401, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r402;
	and.b32  	%r403, %r402, 16777215;
	cvt.rn.f32.u32	%f500, %r403;
	div.approx.ftz.f32 	%f502, %f500, %f272;
	setp.lt.ftz.f32	%p29, %f70, %f502;
	@%p29 bra 	BB2_40;

	rcp.approx.ftz.f32 	%f503, %f70;
	mul.ftz.f32 	%f957, %f957, %f503;
	mul.ftz.f32 	%f956, %f956, %f503;
	mul.ftz.f32 	%f955, %f955, %f503;

BB2_35:
	and.b32  	%r404, %r523, 288;
	setp.ne.s32	%p30, %r404, 256;
	@%p30 bra 	BB2_39;

	and.b32  	%r405, %r523, 16;
	setp.eq.s32	%p31, %r405, 0;
	@%p31 bra 	BB2_38;
	bra.uni 	BB2_37;

BB2_38:
	add.s32 	%r416, %r524, -1;
	max.s32 	%r524, %r416, %r395;
	bra.uni 	BB2_39;

BB2_37:
	add.s32 	%r406, %r524, 1;
	mov.u32 	%r407, 3;
	min.s32 	%r524, %r406, %r407;
	mul.wide.s32 	%rd38, %r524, 16;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.v4.u32 	{%r408, %r409, %r410, %r411}, [%rd5+116];
	st.local.v4.u32 	[%rd39], {%r408, %r409, %r410, %r411};
	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd5+52];
	add.s64 	%rd40, %rd2, %rd38;
	st.local.v4.f32 	[%rd40], {%f504, %f505, %f506, %f507};
	ld.local.f32 	%f512, [%rd5+48];
	mul.wide.s32 	%rd41, %r524, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.f32 	[%rd42], %f512;

BB2_39:
	setp.lt.u32	%p32, %r396, %r525;
	@%p32 bra 	BB2_13;

BB2_40:
	setp.gt.s32	%p115, %r19, 0;

BB2_41:
	ld.local.v4.f32 	{%f1039, %f1040, %f1041, %f516}, [%rd5+-12];
	ld.local.v4.f32 	{%f1036, %f1037, %f1038, %f520}, [%rd5+4];
	@!%p115 bra 	BB2_110;
	bra.uni 	BB2_42;

BB2_42:
	ld.local.f32 	%f1007, [%rd5+96];
	setp.geu.ftz.f32	%p33, %f1007, 0f3F800000;
	@%p33 bra 	BB2_110;

	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	st.local.v2.f32 	[%rd5+100], {%f26, %f27};
	st.local.f32 	[%rd5+108], %f28;
	mov.u32 	%r57, 553648128;
	st.local.v4.u32 	[%rd24], {%r368, %r368, %r368, %r57};
	mov.f32 	%f524, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f524, %f524};
	st.local.u32 	[%rd5+-4], %r369;
	mov.f32 	%f1004, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f524, %f524, %f524, %f1004};
	st.local.u32 	[%rd5+48], %r368;
	st.local.v4.f32 	[%rd5+116], {%f1004, %f1004, %f1004, %f524};
	st.local.v4.u32 	[%rd5+4], {%r368, %r368, %r369, %r368};
	st.local.u32 	[%rd5+96], %r369;
	st.local.u32 	[%rd5+112], %r370;
	setp.eq.s32	%p34, %r525, 0;
	@%p34 bra 	BB2_44;

	add.u64 	%rd106, %SP, 144;
	ld.const.u64 	%rd8, [params+256];
	ld.const.f32 	%f90, [params+196];
	shr.u64 	%rd46, %rd106, 32;
	cvt.u32.u64	%r35, %rd46;
	cvt.u32.u64	%r36, %rd106;
	ld.const.v2.u32 	{%r425, %r525}, [params+200];
	ld.const.v2.f32 	{%f531, %f532}, [params+232];
	mov.f32 	%f1006, 0f00000000;
	mov.u32 	%r40, -1;
	mov.u32 	%r57, 553648128;
	ld.const.f32 	%f93, [params+240];
	mov.f32 	%f997, %f524;
	mov.f32 	%f996, %f524;
	mov.f32 	%f995, %f524;
	mov.f32 	%f1005, %f1006;
	mov.f32 	%f1004, %f1006;

BB2_46:
	ld.local.v4.f32 	{%f534, %f535, %f536, %f537}, [%rd5+100];
	neg.ftz.f32 	%f541, %f536;
	neg.ftz.f32 	%f542, %f535;
	neg.ftz.f32 	%f543, %f534;
	st.local.v2.f32 	[%rd5+84], {%f543, %f542};
	st.local.f32 	[%rd5+92], %f541;
	st.local.v2.f32 	[%rd5+132], {%f524, %f524};
	mov.u32 	%r427, 1510874058;
	st.local.u32 	[%rd5+80], %r427;
	and.b32  	%r43, %r57, 822083586;
	st.local.u32 	[%rd5+-16], %r43;
	mov.f32 	%f990, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r40, 0;
	@%p35 bra 	BB2_51;

	or.b32  	%r428, %r43, 4096;
	st.local.u32 	[%rd5+-16], %r428;
	mul.wide.s32 	%rd47, %r40, 16;
	add.s64 	%rd9, %rd1, %rd47;
	ld.local.v4.f32 	{%f545, %f546, %f547, %f548}, [%rd9];
	add.s64 	%rd48, %rd2, %rd47;
	ld.local.v4.f32 	{%f553, %f554, %f555, %f556}, [%rd48];
	st.local.v4.f32 	[%rd5+52], {%f553, %f554, %f555, %f556};
	mul.wide.s32 	%rd49, %r40, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.local.f32 	%f103, [%rd50];
	st.local.v4.f32 	[%rd5+36], {%f545, %f546, %f547, %f103};
	st.local.f32 	[%rd5+132], %f548;
	add.s32 	%r429, %r40, -1;
	setp.lt.s32	%p36, %r429, 0;
	@%p36 bra 	BB2_49;

	ld.local.f32 	%f561, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f561;

BB2_49:
	setp.leu.ftz.f32	%p37, %f103, 0f00000000;
	@%p37 bra 	BB2_51;

	ld.local.u32 	%r430, [%rd5];
	mad.lo.s32 	%r431, %r430, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r431;
	and.b32  	%r432, %r431, 16777215;
	cvt.rn.f32.u32	%f563, %r432;
	div.approx.ftz.f32 	%f565, %f563, %f272;
	lg2.approx.ftz.f32 	%f566, %f565;
	mul.ftz.f32 	%f567, %f566, 0fBF317218;
	mul.ftz.f32 	%f990, %f567, %f103;

BB2_51:
	ld.local.v4.f32 	{%f577, %f578, %f579, %f580}, [%rd5+68];
	mov.u32 	%r437, 1;
	mov.u32 	%r440, 2;
	ld.local.v4.f32 	{%f581, %f582, %f583, %f584}, [%rd5+100];
	mov.u32 	%r445, -1;
	mov.f32 	%f576, 0f00000000;
	// inline asm
	call (%r433, %r434, %r435, %r436), _optix_trace_4, (%rd8, %f577, %f578, %f579, %f581, %f582, %f583, %f90, %f990, %f576, %r437, %r368, %r368, %r440, %r368, %r35, %r36, %r445, %r445);
	// inline asm
	ld.local.u32 	%r446, [%rd5+16];
	add.s32 	%r48, %r446, 1;
	st.local.u32 	[%rd5+16], %r48;
	setp.ne.s32	%p38, %r446, 0;
	@%p38 bra 	BB2_53;

	ld.local.v4.f32 	{%f585, %f586, %f587, %f588}, [%rd5+68];
	add.ftz.f32 	%f963, %f963, %f585;
	add.ftz.f32 	%f962, %f962, %f586;
	add.ftz.f32 	%f961, %f961, %f587;
	mov.u32 	%r520, %r435;
	mov.u32 	%r519, %r436;

BB2_53:
	ld.local.u32 	%r53, [%rd5+-16];
	and.b32  	%r57, %r53, -805306369;
	st.local.u32 	[%rd5+-16], %r57;
	and.b32  	%r447, %r53, 4096;
	setp.eq.s32	%p39, %r447, 0;
	@%p39 bra 	BB2_61;

	and.b32  	%r55, %r53, 512;
	setp.eq.s32	%p40, %r55, 0;
	@%p40 bra 	BB2_57;
	bra.uni 	BB2_55;

BB2_57:
	ld.local.f32 	%f990, [%rd5+80];
	bra.uni 	BB2_58;

BB2_55:
	st.local.f32 	[%rd5+80], %f990;
	ld.local.v4.f32 	{%f592, %f593, %f594, %f595}, [%rd5+100];
	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd5+68];
	fma.rn.ftz.f32 	%f606, %f990, %f593, %f600;
	fma.rn.ftz.f32 	%f607, %f990, %f592, %f599;
	st.local.v2.f32 	[%rd5+68], {%f607, %f606};
	fma.rn.ftz.f32 	%f608, %f990, %f594, %f601;
	st.local.f32 	[%rd5+76], %f608;
	setp.lt.u32	%p41, %r48, %r525;
	@%p41 bra 	BB2_58;

	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd24];
	add.ftz.f32 	%f616, %f532, %f610;
	add.ftz.f32 	%f617, %f531, %f609;
	st.local.v2.f32 	[%rd24], {%f617, %f616};
	add.ftz.f32 	%f618, %f93, %f611;
	st.local.f32 	[%rd5+-20], %f618;

BB2_58:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd5+36];
	neg.ftz.f32 	%f626, %f990;
	mul.ftz.f32 	%f627, %f619, %f626;
	mul.ftz.f32 	%f628, %f620, %f626;
	mul.ftz.f32 	%f629, %f621, %f626;
	mul.ftz.f32 	%f630, %f627, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f114, %f630;
	mul.ftz.f32 	%f631, %f628, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f115, %f631;
	mul.ftz.f32 	%f632, %f629, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f116, %f632;
	mul.ftz.f32 	%f995, %f995, %f114;
	mul.ftz.f32 	%f996, %f996, %f115;
	mul.ftz.f32 	%f997, %f997, %f116;
	and.b32  	%r448, %r53, 16777216;
	setp.eq.s32	%p42, %r448, 0;
	@%p42 bra 	BB2_61;

	ld.local.v4.f32 	{%f633, %f634, %f635, %f636}, [%rd5+-12];
	mul.ftz.f32 	%f640, %f115, %f634;
	mul.ftz.f32 	%f641, %f114, %f633;
	st.local.v2.f32 	[%rd5+-12], {%f641, %f640};
	mul.ftz.f32 	%f642, %f116, %f635;
	st.local.f32 	[%rd5+-4], %f642;
	@%p40 bra 	BB2_61;

	and.b32  	%r57, %r53, -822083585;
	st.local.u32 	[%rd5+-16], %r57;

BB2_61:
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd24];
	fma.rn.ftz.f32 	%f1006, %f995, %f643, %f1006;
	fma.rn.ftz.f32 	%f1005, %f996, %f644, %f1005;
	fma.rn.ftz.f32 	%f1004, %f997, %f645, %f1004;
	setp.lt.s32	%p44, %r57, 0;
	@%p44 bra 	BB2_73;

	ld.local.f32 	%f650, [%rd5+32];
	setp.le.ftz.f32	%p45, %f650, 0f00000000;
	@%p45 bra 	BB2_73;

	ld.local.v2.f32 	{%f651, %f652}, [%rd5+20];
	setp.neu.ftz.f32	%p46, %f651, 0f00000000;
	setp.neu.ftz.f32	%p47, %f652, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB2_65;

	ld.local.f32 	%f653, [%rd5+28];
	setp.eq.ftz.f32	%p49, %f653, 0f00000000;
	@%p49 bra 	BB2_73;

BB2_65:
	mul.ftz.f32 	%f995, %f995, %f651;
	mul.ftz.f32 	%f996, %f996, %f652;
	ld.local.f32 	%f654, [%rd5+28];
	mul.ftz.f32 	%f997, %f997, %f654;
	setp.ge.u32	%p50, %r425, %r48;
	@%p50 bra 	BB2_68;

	max.ftz.f32 	%f655, %f995, %f996;
	max.ftz.f32 	%f131, %f655, %f997;
	ld.local.u32 	%r449, [%rd5];
	mad.lo.s32 	%r450, %r449, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r450;
	and.b32  	%r451, %r450, 16777215;
	cvt.rn.f32.u32	%f656, %r451;
	div.approx.ftz.f32 	%f658, %f656, %f272;
	setp.lt.ftz.f32	%p51, %f131, %f658;
	@%p51 bra 	BB2_73;

	rcp.approx.ftz.f32 	%f659, %f131;
	mul.ftz.f32 	%f995, %f995, %f659;
	mul.ftz.f32 	%f996, %f996, %f659;
	mul.ftz.f32 	%f997, %f997, %f659;

BB2_68:
	and.b32  	%r452, %r57, 288;
	setp.ne.s32	%p52, %r452, 256;
	@%p52 bra 	BB2_72;

	and.b32  	%r453, %r57, 16;
	setp.eq.s32	%p53, %r453, 0;
	@%p53 bra 	BB2_71;
	bra.uni 	BB2_70;

BB2_71:
	add.s32 	%r464, %r40, -1;
	max.s32 	%r40, %r464, %r445;
	bra.uni 	BB2_72;

BB2_70:
	add.s32 	%r454, %r40, 1;
	mov.u32 	%r455, 3;
	min.s32 	%r40, %r454, %r455;
	mul.wide.s32 	%rd56, %r40, 16;
	add.s64 	%rd57, %rd1, %rd56;
	ld.local.v4.u32 	{%r456, %r457, %r458, %r459}, [%rd5+116];
	st.local.v4.u32 	[%rd57], {%r456, %r457, %r458, %r459};
	ld.local.v4.f32 	{%f660, %f661, %f662, %f663}, [%rd5+52];
	add.s64 	%rd58, %rd2, %rd56;
	st.local.v4.f32 	[%rd58], {%f660, %f661, %f662, %f663};
	ld.local.f32 	%f668, [%rd5+48];
	mul.wide.s32 	%rd59, %r40, 4;
	add.s64 	%rd60, %rd3, %rd59;
	st.local.f32 	[%rd60], %f668;

BB2_72:
	setp.lt.u32	%p54, %r48, %r525;
	@%p54 bra 	BB2_46;
	bra.uni 	BB2_73;

BB2_44:
	mov.f32 	%f1005, %f1004;
	mov.f32 	%f1006, %f1004;

BB2_73:
	ld.local.v4.f32 	{%f669, %f670, %f671, %f672}, [%rd5+-12];
	ld.local.v4.f32 	{%f673, %f674, %f675, %f676}, [%rd5+4];
	ld.local.f32 	%f1008, [%rd5+96];
	setp.gt.ftz.f32	%p55, %f1007, %f1008;
	@%p55 bra 	BB2_76;
	bra.uni 	BB2_74;

BB2_76:
	mov.u32 	%r57, 268435456;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1007, %f1007, 0f3F000000;
	bra.uni 	BB2_77;

BB2_74:
	setp.geu.ftz.f32	%p56, %f1007, %f1008;
	@%p56 bra 	BB2_77;

	mov.u32 	%r57, 536870912;
	st.local.u32 	[%rd5+-16], %r57;
	mul.ftz.f32 	%f1008, %f1008, 0f3F000000;

BB2_77:
	st.local.v2.f32 	[%rd5+68], {%f23, %f24};
	st.local.f32 	[%rd5+76], %f25;
	st.local.v2.f32 	[%rd5+100], {%f26, %f27};
	st.local.f32 	[%rd5+108], %f28;
	and.b32  	%r468, %r57, 805306368;
	or.b32  	%r89, %r468, 16777216;
	st.local.v4.u32 	[%rd24], {%r368, %r368, %r368, %r89};
	mov.f32 	%f680, 0f3F800000;
	st.local.v2.f32 	[%rd5+-12], {%f680, %f680};
	st.local.u32 	[%rd5+-4], %r369;
	mov.f32 	%f1032, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f680, %f680, %f680, %f1032};
	st.local.u32 	[%rd5+48], %r368;
	st.local.v4.f32 	[%rd5+116], {%f1032, %f1032, %f1032, %f680};
	st.local.v4.u32 	[%rd5+4], {%r368, %r368, %r369, %r368};
	st.local.u32 	[%rd5+96], %r369;
	st.local.u32 	[%rd5+112], %r370;
	setp.eq.s32	%p57, %r525, 0;
	@%p57 bra 	BB2_78;

	add.u64 	%rd107, %SP, 144;
	ld.const.u64 	%rd10, [params+256];
	ld.const.f32 	%f157, [params+196];
	shr.u64 	%rd64, %rd107, 32;
	cvt.u32.u64	%r67, %rd64;
	cvt.u32.u64	%r68, %rd107;
	ld.const.v2.u32 	{%r473, %r474}, [params+200];
	ld.const.v2.f32 	{%f687, %f688}, [params+232];
	mov.f32 	%f1034, 0f00000000;
	mov.u32 	%r72, -1;
	ld.const.f32 	%f160, [params+240];
	mov.f32 	%f1025, %f680;
	mov.f32 	%f1024, %f680;
	mov.f32 	%f1023, %f680;
	mov.f32 	%f1033, %f1034;
	mov.f32 	%f1032, %f1034;

BB2_80:
	ld.local.v4.f32 	{%f690, %f691, %f692, %f693}, [%rd5+100];
	neg.ftz.f32 	%f697, %f692;
	neg.ftz.f32 	%f698, %f691;
	neg.ftz.f32 	%f699, %f690;
	st.local.v2.f32 	[%rd5+84], {%f699, %f698};
	st.local.f32 	[%rd5+92], %f697;
	st.local.v2.f32 	[%rd5+132], {%f680, %f680};
	mov.u32 	%r475, 1510874058;
	st.local.u32 	[%rd5+80], %r475;
	and.b32  	%r75, %r89, 822083586;
	st.local.u32 	[%rd5+-16], %r75;
	mov.f32 	%f1018, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r72, 0;
	@%p58 bra 	BB2_85;

	or.b32  	%r476, %r75, 4096;
	st.local.u32 	[%rd5+-16], %r476;
	mul.wide.s32 	%rd65, %r72, 16;
	add.s64 	%rd11, %rd1, %rd65;
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd11];
	add.s64 	%rd66, %rd2, %rd65;
	ld.local.v4.f32 	{%f709, %f710, %f711, %f712}, [%rd66];
	st.local.v4.f32 	[%rd5+52], {%f709, %f710, %f711, %f712};
	mul.wide.s32 	%rd67, %r72, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.local.f32 	%f170, [%rd68];
	st.local.v4.f32 	[%rd5+36], {%f701, %f702, %f703, %f170};
	st.local.f32 	[%rd5+132], %f704;
	add.s32 	%r477, %r72, -1;
	setp.lt.s32	%p59, %r477, 0;
	@%p59 bra 	BB2_83;

	ld.local.f32 	%f717, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f717;

BB2_83:
	setp.leu.ftz.f32	%p60, %f170, 0f00000000;
	@%p60 bra 	BB2_85;

	ld.local.u32 	%r478, [%rd5];
	mad.lo.s32 	%r479, %r478, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r479;
	and.b32  	%r480, %r479, 16777215;
	cvt.rn.f32.u32	%f719, %r480;
	div.approx.ftz.f32 	%f721, %f719, %f272;
	lg2.approx.ftz.f32 	%f722, %f721;
	mul.ftz.f32 	%f723, %f722, 0fBF317218;
	mul.ftz.f32 	%f1018, %f723, %f170;

BB2_85:
	ld.local.v4.f32 	{%f733, %f734, %f735, %f736}, [%rd5+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	ld.local.v4.f32 	{%f737, %f738, %f739, %f740}, [%rd5+100];
	mov.u32 	%r493, -1;
	mov.f32 	%f732, 0f00000000;
	// inline asm
	call (%r481, %r482, %r483, %r484), _optix_trace_4, (%rd10, %f733, %f734, %f735, %f737, %f738, %f739, %f157, %f1018, %f732, %r485, %r368, %r368, %r488, %r368, %r67, %r68, %r493, %r493);
	// inline asm
	ld.local.u32 	%r494, [%rd5+16];
	add.s32 	%r80, %r494, 1;
	st.local.u32 	[%rd5+16], %r80;
	setp.ne.s32	%p61, %r494, 0;
	@%p61 bra 	BB2_87;

	ld.local.v4.f32 	{%f741, %f742, %f743, %f744}, [%rd5+68];
	add.ftz.f32 	%f963, %f963, %f741;
	add.ftz.f32 	%f962, %f962, %f742;
	add.ftz.f32 	%f961, %f961, %f743;
	mov.u32 	%r520, %r483;
	mov.u32 	%r519, %r484;

BB2_87:
	ld.local.u32 	%r85, [%rd5+-16];
	and.b32  	%r89, %r85, -805306369;
	st.local.u32 	[%rd5+-16], %r89;
	and.b32  	%r495, %r85, 4096;
	setp.eq.s32	%p62, %r495, 0;
	@%p62 bra 	BB2_95;

	and.b32  	%r87, %r85, 512;
	setp.eq.s32	%p63, %r87, 0;
	@%p63 bra 	BB2_91;
	bra.uni 	BB2_89;

BB2_91:
	ld.local.f32 	%f1018, [%rd5+80];
	bra.uni 	BB2_92;

BB2_89:
	st.local.f32 	[%rd5+80], %f1018;
	ld.local.v4.f32 	{%f748, %f749, %f750, %f751}, [%rd5+100];
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd5+68];
	fma.rn.ftz.f32 	%f762, %f1018, %f749, %f756;
	fma.rn.ftz.f32 	%f763, %f1018, %f748, %f755;
	st.local.v2.f32 	[%rd5+68], {%f763, %f762};
	fma.rn.ftz.f32 	%f764, %f1018, %f750, %f757;
	st.local.f32 	[%rd5+76], %f764;
	setp.lt.u32	%p64, %r80, %r474;
	@%p64 bra 	BB2_92;

	ld.local.v4.f32 	{%f765, %f766, %f767, %f768}, [%rd24];
	add.ftz.f32 	%f772, %f688, %f766;
	add.ftz.f32 	%f773, %f687, %f765;
	st.local.v2.f32 	[%rd24], {%f773, %f772};
	add.ftz.f32 	%f774, %f160, %f767;
	st.local.f32 	[%rd5+-20], %f774;

BB2_92:
	ld.local.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd5+36];
	neg.ftz.f32 	%f782, %f1018;
	mul.ftz.f32 	%f783, %f775, %f782;
	mul.ftz.f32 	%f784, %f776, %f782;
	mul.ftz.f32 	%f785, %f777, %f782;
	mul.ftz.f32 	%f786, %f783, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f181, %f786;
	mul.ftz.f32 	%f787, %f784, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f182, %f787;
	mul.ftz.f32 	%f788, %f785, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f183, %f788;
	mul.ftz.f32 	%f1023, %f1023, %f181;
	mul.ftz.f32 	%f1024, %f1024, %f182;
	mul.ftz.f32 	%f1025, %f1025, %f183;
	and.b32  	%r496, %r85, 16777216;
	setp.eq.s32	%p65, %r496, 0;
	@%p65 bra 	BB2_95;

	ld.local.v4.f32 	{%f789, %f790, %f791, %f792}, [%rd5+-12];
	mul.ftz.f32 	%f796, %f182, %f790;
	mul.ftz.f32 	%f797, %f181, %f789;
	st.local.v2.f32 	[%rd5+-12], {%f797, %f796};
	mul.ftz.f32 	%f798, %f183, %f791;
	st.local.f32 	[%rd5+-4], %f798;
	@%p63 bra 	BB2_95;

	and.b32  	%r89, %r85, -822083585;
	st.local.u32 	[%rd5+-16], %r89;

BB2_95:
	ld.local.v4.f32 	{%f799, %f800, %f801, %f802}, [%rd24];
	fma.rn.ftz.f32 	%f1034, %f1023, %f799, %f1034;
	fma.rn.ftz.f32 	%f1033, %f1024, %f800, %f1033;
	fma.rn.ftz.f32 	%f1032, %f1025, %f801, %f1032;
	setp.lt.s32	%p67, %r89, 0;
	@%p67 bra 	BB2_107;

	ld.local.f32 	%f806, [%rd5+32];
	setp.le.ftz.f32	%p68, %f806, 0f00000000;
	@%p68 bra 	BB2_107;

	ld.local.v2.f32 	{%f807, %f808}, [%rd5+20];
	setp.neu.ftz.f32	%p69, %f807, 0f00000000;
	setp.neu.ftz.f32	%p70, %f808, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB2_99;

	ld.local.f32 	%f809, [%rd5+28];
	setp.eq.ftz.f32	%p72, %f809, 0f00000000;
	@%p72 bra 	BB2_107;

BB2_99:
	mul.ftz.f32 	%f1023, %f1023, %f807;
	mul.ftz.f32 	%f1024, %f1024, %f808;
	ld.local.f32 	%f810, [%rd5+28];
	mul.ftz.f32 	%f1025, %f1025, %f810;
	setp.ge.u32	%p73, %r473, %r80;
	@%p73 bra 	BB2_102;

	max.ftz.f32 	%f811, %f1023, %f1024;
	max.ftz.f32 	%f198, %f811, %f1025;
	ld.local.u32 	%r497, [%rd5];
	mad.lo.s32 	%r498, %r497, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r498;
	and.b32  	%r499, %r498, 16777215;
	cvt.rn.f32.u32	%f812, %r499;
	div.approx.ftz.f32 	%f814, %f812, %f272;
	setp.lt.ftz.f32	%p74, %f198, %f814;
	@%p74 bra 	BB2_107;

	rcp.approx.ftz.f32 	%f815, %f198;
	mul.ftz.f32 	%f1023, %f1023, %f815;
	mul.ftz.f32 	%f1024, %f1024, %f815;
	mul.ftz.f32 	%f1025, %f1025, %f815;

BB2_102:
	and.b32  	%r500, %r89, 288;
	setp.ne.s32	%p75, %r500, 256;
	@%p75 bra 	BB2_106;

	and.b32  	%r501, %r89, 16;
	setp.eq.s32	%p76, %r501, 0;
	@%p76 bra 	BB2_105;
	bra.uni 	BB2_104;

BB2_105:
	add.s32 	%r512, %r72, -1;
	max.s32 	%r72, %r512, %r493;
	bra.uni 	BB2_106;

BB2_104:
	add.s32 	%r502, %r72, 1;
	mov.u32 	%r503, 3;
	min.s32 	%r72, %r502, %r503;
	mul.wide.s32 	%rd74, %r72, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.local.v4.u32 	{%r504, %r505, %r506, %r507}, [%rd5+116];
	st.local.v4.u32 	[%rd75], {%r504, %r505, %r506, %r507};
	ld.local.v4.f32 	{%f816, %f817, %f818, %f819}, [%rd5+52];
	add.s64 	%rd76, %rd2, %rd74;
	st.local.v4.f32 	[%rd76], {%f816, %f817, %f818, %f819};
	ld.local.f32 	%f824, [%rd5+48];
	mul.wide.s32 	%rd77, %r72, 4;
	add.s64 	%rd78, %rd3, %rd77;
	st.local.f32 	[%rd78], %f824;

BB2_106:
	setp.lt.u32	%p77, %r80, %r474;
	@%p77 bra 	BB2_80;
	bra.uni 	BB2_107;

BB2_78:
	mov.f32 	%f1033, %f1032;
	mov.f32 	%f1034, %f1032;

BB2_107:
	ld.local.f32 	%f1035, [%rd5+96];
	setp.eq.ftz.f32	%p78, %f1007, %f1008;
	@%p78 bra 	BB2_109;

	mul.ftz.f32 	%f1035, %f1035, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1035;

BB2_109:
	add.ftz.f32 	%f825, %f1007, %f1008;
	add.ftz.f32 	%f826, %f825, %f1035;
	rcp.approx.ftz.f32 	%f827, %f826;
	mul.ftz.f32 	%f828, %f1006, %f1008;
	fma.rn.ftz.f32 	%f829, %f978, %f1007, %f828;
	mul.ftz.f32 	%f830, %f1005, %f1008;
	fma.rn.ftz.f32 	%f831, %f979, %f1007, %f830;
	mul.ftz.f32 	%f832, %f1004, %f1008;
	fma.rn.ftz.f32 	%f833, %f980, %f1007, %f832;
	fma.rn.ftz.f32 	%f834, %f1034, %f1035, %f829;
	fma.rn.ftz.f32 	%f835, %f1033, %f1035, %f831;
	fma.rn.ftz.f32 	%f836, %f1032, %f1035, %f833;
	mul.ftz.f32 	%f978, %f827, %f834;
	mul.ftz.f32 	%f979, %f827, %f835;
	mul.ftz.f32 	%f980, %f827, %f836;
	mul.ftz.f32 	%f837, %f669, %f1008;
	fma.rn.ftz.f32 	%f838, %f1039, %f1007, %f837;
	mul.ftz.f32 	%f839, %f670, %f1008;
	fma.rn.ftz.f32 	%f840, %f1040, %f1007, %f839;
	mul.ftz.f32 	%f841, %f671, %f1008;
	fma.rn.ftz.f32 	%f842, %f1041, %f1007, %f841;
	ld.local.v4.f32 	{%f843, %f844, %f845, %f846}, [%rd5+-12];
	fma.rn.ftz.f32 	%f850, %f1035, %f843, %f838;
	fma.rn.ftz.f32 	%f851, %f1035, %f844, %f840;
	fma.rn.ftz.f32 	%f852, %f1035, %f845, %f842;
	mul.ftz.f32 	%f1039, %f827, %f850;
	mul.ftz.f32 	%f1040, %f827, %f851;
	mul.ftz.f32 	%f1041, %f827, %f852;
	mul.ftz.f32 	%f853, %f673, %f1008;
	fma.rn.ftz.f32 	%f854, %f1036, %f1007, %f853;
	mul.ftz.f32 	%f855, %f674, %f1008;
	fma.rn.ftz.f32 	%f856, %f1037, %f1007, %f855;
	mul.ftz.f32 	%f857, %f675, %f1008;
	fma.rn.ftz.f32 	%f858, %f1038, %f1007, %f857;
	ld.local.v4.f32 	{%f859, %f860, %f861, %f862}, [%rd5+4];
	fma.rn.ftz.f32 	%f866, %f1035, %f859, %f854;
	fma.rn.ftz.f32 	%f867, %f1035, %f860, %f856;
	fma.rn.ftz.f32 	%f868, %f1035, %f861, %f858;
	mul.ftz.f32 	%f1036, %f827, %f866;
	mul.ftz.f32 	%f1037, %f827, %f867;
	mul.ftz.f32 	%f1038, %f827, %f868;
	mul.ftz.f32 	%f963, %f963, 0f3EAAAAAB;
	mul.ftz.f32 	%f962, %f962, 0f3EAAAAAB;
	mul.ftz.f32 	%f961, %f961, 0f3EAAAAAB;

BB2_110:
	mul.ftz.f32 	%f873, %f1037, %f1037;
	fma.rn.ftz.f32 	%f874, %f1036, %f1036, %f873;
	fma.rn.ftz.f32 	%f875, %f1038, %f1038, %f874;
	rsqrt.approx.ftz.f32 	%f876, %f875;
	mul.ftz.f32 	%f238, %f1036, %f876;
	mul.ftz.f32 	%f239, %f1037, %f876;
	mul.ftz.f32 	%f240, %f1038, %f876;
	abs.ftz.f32 	%f877, %f978;
	setp.gtu.ftz.f32	%p79, %f877, 0f7F800000;
	abs.ftz.f32 	%f878, %f979;
	setp.gtu.ftz.f32	%p80, %f878, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f879, %f980;
	setp.gtu.ftz.f32	%p82, %f879, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f877, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f878, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f879, 0f7F800000;
	or.pred  	%p3, %p87, %p88;
	ld.const.u64 	%rd12, [params];
	cvt.u32.u64	%r97, %rd12;
	setp.eq.s32	%p89, %r97, 0;
	mov.f32 	%f1056, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1048, %f1056;
	mov.f32 	%f1049, %f1056;
	mov.f32 	%f1050, %f1056;
	mov.f32 	%f1051, %f1056;
	@%p89 bra 	BB2_112;

	cvt.u64.u32	%rd108, %r98;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd108, 4;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.v4.f32 	{%f1048, %f1049, %f1050, %f1051}, [%rd81];

BB2_112:
	cvt.u64.u32	%rd109, %r98;
	cvta.to.global.u64 	%rd82, %rd13;
	shl.b64 	%rd83, %rd109, 4;
	add.s64 	%rd84, %rd82, %rd83;
	selp.f32	%f888, 0f00000000, %f978, %p3;
	selp.f32	%f889, 0f00000000, %f979, %p3;
	selp.f32	%f890, 0f00000000, %f980, %p3;
	selp.f32	%f891, 0f00000000, 0f3F800000, %p3;
	add.ftz.f32 	%f892, %f891, %f1051;
	add.ftz.f32 	%f893, %f890, %f1050;
	add.ftz.f32 	%f894, %f889, %f1049;
	add.ftz.f32 	%f895, %f888, %f1048;
	st.global.v4.f32 	[%rd84], {%f895, %f894, %f893, %f892};
	abs.ftz.f32 	%f896, %f1039;
	setp.gtu.ftz.f32	%p90, %f896, 0f7F800000;
	abs.ftz.f32 	%f897, %f1040;
	setp.gtu.ftz.f32	%p91, %f897, 0f7F800000;
	or.pred  	%p92, %p90, %p91;
	abs.ftz.f32 	%f898, %f1041;
	setp.gtu.ftz.f32	%p93, %f898, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	setp.eq.ftz.f32	%p95, %f896, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f897, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f898, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	selp.f32	%f249, 0f00000000, %f1039, %p100;
	selp.f32	%f250, 0f00000000, %f1040, %p100;
	selp.f32	%f251, 0f00000000, %f1041, %p100;
	ld.const.u64 	%rd14, [params+32];
	mov.f32 	%f1052, %f1056;
	mov.f32 	%f1053, %f1056;
	mov.f32 	%f1054, %f1056;
	mov.f32 	%f1055, %f1056;
	@%p89 bra 	BB2_114;

	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd83;
	ld.global.v4.f32 	{%f1052, %f1053, %f1054, %f902}, [%rd87];
	add.ftz.f32 	%f1055, %f902, 0f00000000;

BB2_114:
	cvta.to.global.u64 	%rd88, %rd14;
	add.s64 	%rd90, %rd88, %rd83;
	add.ftz.f32 	%f908, %f251, %f1054;
	add.ftz.f32 	%f909, %f250, %f1053;
	add.ftz.f32 	%f910, %f249, %f1052;
	st.global.v4.f32 	[%rd90], {%f910, %f909, %f908, %f1055};
	abs.ftz.f32 	%f911, %f238;
	setp.gtu.ftz.f32	%p102, %f911, 0f7F800000;
	abs.ftz.f32 	%f912, %f239;
	setp.gtu.ftz.f32	%p103, %f912, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	abs.ftz.f32 	%f913, %f240;
	setp.gtu.ftz.f32	%p105, %f913, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f911, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f912, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f913, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f260, 0f00000000, %f238, %p112;
	selp.f32	%f261, 0f00000000, %f239, %p112;
	selp.f32	%f262, 0f00000000, %f240, %p112;
	ld.const.u64 	%rd15, [params+40];
	mov.f32 	%f1057, %f1056;
	mov.f32 	%f1058, %f1056;
	mov.f32 	%f1059, %f1056;
	@%p89 bra 	BB2_116;

	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd83;
	ld.global.v4.f32 	{%f1056, %f1057, %f1058, %f917}, [%rd93];
	add.ftz.f32 	%f1059, %f917, 0f00000000;

BB2_116:
	cvta.to.global.u64 	%rd94, %rd15;
	add.s64 	%rd96, %rd94, %rd83;
	add.ftz.f32 	%f919, %f262, %f1058;
	add.ftz.f32 	%f920, %f261, %f1057;
	add.ftz.f32 	%f921, %f260, %f1056;
	st.global.v4.f32 	[%rd96], {%f921, %f920, %f919, %f1059};
	setp.lt.u64	%p114, %rd12, 4294967296;
	@%p114 bra 	BB2_118;

	not.b32 	%r514, %r104;
	add.s32 	%r515, %r102, %r514;
	mad.lo.s32 	%r516, %r515, %r101, %r103;
	ld.const.f32 	%f922, [params+76];
	sub.ftz.f32 	%f923, %f963, %f922;
	ld.const.v2.f32 	{%f924, %f925}, [params+80];
	sub.ftz.f32 	%f928, %f962, %f924;
	sub.ftz.f32 	%f929, %f961, %f925;
	mul.ftz.f32 	%f930, %f928, %f928;
	fma.rn.ftz.f32 	%f931, %f923, %f923, %f930;
	fma.rn.ftz.f32 	%f932, %f929, %f929, %f931;
	sqrt.approx.ftz.f32 	%f933, %f932;
	ld.const.v2.f32 	{%f934, %f935}, [params+152];
	ld.const.f32 	%f938, [params+148];
	mul.ftz.f32 	%f939, %f26, %f938;
	mul.ftz.f32 	%f940, %f27, %f934;
	neg.ftz.f32 	%f941, %f940;
	sub.ftz.f32 	%f942, %f941, %f939;
	mul.ftz.f32 	%f943, %f28, %f935;
	sub.ftz.f32 	%f944, %f942, %f943;
	ld.const.u64 	%rd97, [params+48];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r516, 16;
	add.s64 	%rd100, %rd98, %rd99;
	mul.ftz.f32 	%f945, %f933, %f944;
	st.global.v4.f32 	[%rd100], {%f963, %f962, %f961, %f945};
	ld.const.u64 	%rd101, [params+56];
	cvta.to.global.u64 	%rd102, %rd101;
	mul.wide.u32 	%rd103, %r516, 8;
	add.s64 	%rd104, %rd102, %rd103;
	st.global.v2.u32 	[%rd104], {%r520, %r519};

BB2_118:
	ret;
}


