#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Aug  1 10:10:50 2024
# Process ID: 3612
# Current directory: C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/top_level.vds
# Journal file: C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1\vivado.jou
# Running On: la_bestia, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16312 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 472.234 ; gain = 182.484
Command: read_checkpoint -auto_incremental -incremental C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/utils_1/imports/synth_1/instruction_fetch.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/utils_1/imports/synth_1/instruction_fetch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.121 ; gain = 439.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:41]
INFO: [Synth 8-3491] module 'instruction_fetch' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd:34' bound to instance 'InstrFetch' of component 'instruction_fetch' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:188]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd:51]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/blk_mem_gen_0_stub.vhdl:6' bound to instance 'instr_mem' of component 'blk_mem_gen_0' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd:69]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd:51]
INFO: [Synth 8-3491] module 'instruction_decode' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:34' bound to instance 'InstrDec' of component 'instruction_decode' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:199]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:55]
WARNING: [Synth 8-614] signal 'rs1' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:108]
WARNING: [Synth 8-614] signal 'rd' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:108]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:34' bound to instance 'dec' of component 'decoder' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:117]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:52]
WARNING: [Synth 8-614] signal 'instr' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:52]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/dist_mem_gen_0_stub.vhdl:6' bound to instance 'register_file' of component 'dist_mem_gen_0' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:131]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/dist_mem_gen_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd:55]
INFO: [Synth 8-3491] module 'execute' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:34' bound to instance 'Exec' of component 'execute' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:216]
INFO: [Synth 8-638] synthesizing module 'execute' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:53]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:34' bound to instance 'alu_unit' of component 'alu' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:83]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:44]
WARNING: [Synth 8-614] signal 'rs1_val' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:49]
WARNING: [Synth 8-614] signal 'rs2_val' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:34' bound to instance 'comp' of component 'comparator' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:90]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:44]
WARNING: [Synth 8-614] signal 'rs1_val' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:48]
WARNING: [Synth 8-614] signal 'rs2_val' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'comparator' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:44]
WARNING: [Synth 8-614] signal 'a_sel' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:120]
WARNING: [Synth 8-614] signal 'b_sel' is read in the process but is not in the sensitivity list [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'execute' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd:53]
INFO: [Synth 8-3491] module 'memory_write_back' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd:34' bound to instance 'Mem_WB' of component 'memory_write_back' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:232]
INFO: [Synth 8-638] synthesizing module 'memory_write_back' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd:53]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/blk_mem_gen_1_stub.vhdl:6' bound to instance 'data_mem' of component 'blk_mem_gen_1' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd:74]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/.Xil/Vivado-3612-la_bestia/realtime/blk_mem_gen_1_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'memory_write_back' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:161]
WARNING: [Synth 8-3848] Net load_en in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:125]
WARNING: [Synth 8-3848] Net instr_res in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:126]
WARNING: [Synth 8-3848] Net write_en in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:132]
WARNING: [Synth 8-3848] Net rd_wr_enable in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:134]
WARNING: [Synth 8-3848] Net mem_we in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:150]
WARNING: [Synth 8-3848] Net rsta in module/entity top_level does not have driver. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd:151]
WARNING: [Synth 8-7129] Port alu_pre_result[31] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[30] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[29] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[28] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[27] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[26] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[25] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[24] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[23] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[22] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[21] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[20] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[19] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[18] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[17] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[16] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[15] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[14] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[13] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port alu_pre_result[12] in module memory_write_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.648 ; gain = 554.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.648 ; gain = 554.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.648 ; gain = 554.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1461.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'InstrFetch/instr_mem'
Finished Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'InstrFetch/instr_mem'
Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Mem_WB/data_mem'
Finished Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Mem_WB/data_mem'
Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'InstrDec/register_file'
Finished Parsing XDC File [c:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'InstrDec/register_file'
Parsing XDC File [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:79]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:359]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:364]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:369]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc:372]
Finished Parsing XDC File [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1557.703 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for InstrFetch/instr_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Mem_WB/data_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for InstrDec/register_file. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'a_sel_reg' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'b_sel_reg' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'value_out_reg' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'branch_cond_reg' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'rd_value_reg' [C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   20 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |blk_mem_gen_0  |         1|
|3     |blk_mem_gen_1  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_0_bbox  |     1|
|2     |blk_mem_gen_1_bbox  |     1|
|3     |dist_mem_gen_0_bbox |     1|
|4     |BUFG                |     3|
|5     |CARRY4              |    23|
|6     |LUT1                |     3|
|7     |LUT2                |     5|
|8     |LUT3                |    98|
|9     |LUT4                |    80|
|10    |LUT5                |    69|
|11    |LUT6                |    52|
|12    |FDRE                |   206|
|13    |LD                  |    67|
|14    |IBUF                |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1557.703 ; gain = 554.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.703 ; gain = 650.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1557.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  LD => LDCE: 66 instances
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: fa964d23
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1557.703 ; gain = 1069.988
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1557.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 10:11:56 2024...
