`timescale 1ns/1ps
module HALF_ADDER_TB;
reg A, B;
wire Y, C;

half_adder ha_inst_1(.Y(Y), .C(C), .A(A), .B(B));

initial
begin
   A=0; B=0;
#5 A=1; B=0;
#5 A=0; B=1;
#5 A=1; B=1;
end
endmodule
