

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Mon Oct 31 21:59:02 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.conv_kernel_1.conv1         |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_2.conv2         |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_3.conv3         |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1        |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc_hidden_layer2.fc2        |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc_hidden_layer3.fc3        |     451|     451|         3|          1|          1|     450|    yes   |
        |- memcpy.mnist_data.in               |     901|     901|         3|          1|          1|     900|    yes   |
        |- memcpy.out.probability_result.gep  |      11|      11|         3|          1|          1|      10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep     |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep     |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv3.conv_kernel_3.gep     |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep    |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep    |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc3.fc_hidden_layer3.gep    |     451|     451|         3|          1|          1|     450|    yes   |
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3
  * Pipeline-12: initiation interval (II) = 1, depth = 3
  * Pipeline-13: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 135
* Pipeline : 14
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-2 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-3 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 35 36 37 }
  Pipeline-5 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-6 : II = 1, D = 3, States = { 52 53 54 }
  Pipeline-7 : II = 1, D = 3, States = { 71 72 73 }
  Pipeline-8 : II = 1, D = 3, States = { 82 83 84 }
  Pipeline-9 : II = 1, D = 3, States = { 92 93 94 }
  Pipeline-10 : II = 1, D = 3, States = { 102 103 104 }
  Pipeline-11 : II = 1, D = 3, States = { 112 113 114 }
  Pipeline-12 : II = 1, D = 3, States = { 122 123 124 }
  Pipeline-13 : II = 1, D = 3, States = { 132 133 134 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 75 64 63 60 2 51 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 38 36 
36 --> 37 
37 --> 35 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 135 
51 --> 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 50 
60 --> 61 
61 --> 62 
62 --> 50 
63 --> 50 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 74 72 
72 --> 73 
73 --> 71 
74 --> 50 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 85 83 
83 --> 84 
84 --> 82 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 95 93 
93 --> 94 
94 --> 92 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 105 103 
103 --> 104 
104 --> 102 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 115 113 
113 --> 114 
114 --> 112 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 125 123 
123 --> 124 
124 --> 122 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 135 133 
133 --> 134 
134 --> 132 
135 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%lr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lr)"   --->   Operation 136 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %label_r)"   --->   Operation 137 'read' 'label_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 138 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%fc3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc3)"   --->   Operation 139 'read' 'fc3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%fc2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc2)"   --->   Operation 140 'read' 'fc2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%fc1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc1)"   --->   Operation 141 'read' 'fc1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%conv3_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv3)"   --->   Operation 142 'read' 'conv3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%conv2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv2)"   --->   Operation 143 'read' 'conv2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (1.00ns)   --->   "%conv1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv1)"   --->   Operation 144 'read' 'conv1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 145 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag)"   --->   Operation 146 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%lr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lr_read, i32 2, i32 31)"   --->   Operation 147 'partselect' 'lr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%out1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 148 'partselect' 'out1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%empty = zext i30 %out1 to i64"   --->   Operation 149 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%data_addr = getelementptr float* %data, i64 %empty"   --->   Operation 150 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%fc = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc3_read, i32 2, i32 31)"   --->   Operation 151 'partselect' 'fc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%empty_23 = zext i30 %fc to i64"   --->   Operation 152 'zext' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr float* %data, i64 %empty_23"   --->   Operation 153 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%fc4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc2_read, i32 2, i32 31)"   --->   Operation 154 'partselect' 'fc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%empty_24 = zext i30 %fc4 to i64"   --->   Operation 155 'zext' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr float* %data, i64 %empty_24"   --->   Operation 156 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%fc5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc1_read, i32 2, i32 31)"   --->   Operation 157 'partselect' 'fc5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%empty_25 = zext i30 %fc5 to i64"   --->   Operation 158 'zext' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr float* %data, i64 %empty_25"   --->   Operation 159 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv3_read, i32 2, i32 31)"   --->   Operation 160 'partselect' 'conv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%empty_26 = zext i30 %conv to i64"   --->   Operation 161 'zext' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr float* %data, i64 %empty_26"   --->   Operation 162 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv2_read, i32 2, i32 31)"   --->   Operation 163 'partselect' 'conv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%empty_27 = zext i30 %conv4 to i64"   --->   Operation 164 'zext' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr float* %data, i64 %empty_27"   --->   Operation 165 'getelementptr' 'data_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv1_read, i32 2, i32 31)"   --->   Operation 166 'partselect' 'conv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%empty_28 = zext i30 %conv5 to i64"   --->   Operation 167 'zext' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr float* %data, i64 %empty_28"   --->   Operation 168 'getelementptr' 'data_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 169 'partselect' 'in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%empty_29 = zext i30 %in1 to i64"   --->   Operation 170 'zext' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr float* %data, i64 %empty_29"   --->   Operation 171 'getelementptr' 'data_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !73"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !87"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %label_r) nounwind, !map !93"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @forw_back_str) nounwind"   --->   Operation 176 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:186]   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32 0, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:186]   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:187]   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %label_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:188]   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:189]   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:190]   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:191]   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv3, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:192]   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:193]   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc1, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:194]   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc2, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:195]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc3, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:196]   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:197]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:205]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.11ns)   --->   "%icmp_ln207 = icmp eq i32 %flag_read, 0" [f_b_1/forw_back_LTL.c:207]   --->   Operation 191 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %burst.rd.header.preheader, label %1" [f_b_1/forw_back_LTL.c:207]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.11ns)   --->   "%icmp_ln215 = icmp eq i32 %flag_read, 1" [f_b_1/forw_back_LTL.c:215]   --->   Operation 193 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln207)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %burst.rd.header72.preheader, label %2" [f_b_1/forw_back_LTL.c:215]   --->   Operation 194 'br' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.11ns)   --->   "%icmp_ln218 = icmp eq i32 %flag_read, 2" [f_b_1/forw_back_LTL.c:218]   --->   Operation 195 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln207 & !icmp_ln215)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %3, label %4" [f_b_1/forw_back_LTL.c:218]   --->   Operation 196 'br' <Predicate = (!icmp_ln207 & !icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.11ns)   --->   "%icmp_ln221 = icmp eq i32 %flag_read, 3" [f_b_1/forw_back_LTL.c:221]   --->   Operation 197 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln207 & !icmp_ln215 & !icmp_ln218)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %5, label %6" [f_b_1/forw_back_LTL.c:221]   --->   Operation 198 'br' <Predicate = (!icmp_ln207 & !icmp_ln215 & !icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.11ns)   --->   "%icmp_ln225 = icmp eq i32 %flag_read, 4" [f_b_1/forw_back_LTL.c:225]   --->   Operation 199 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln207 & !icmp_ln215 & !icmp_ln218 & !icmp_ln221)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %burst.wr.header.preheader, label %burst.wr.header97.preheader" [f_b_1/forw_back_LTL.c:225]   --->   Operation 200 'br' <Predicate = (!icmp_ln207 & !icmp_ln215 & !icmp_ln218 & !icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (0.75ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:222]   --->   Operation 201 'call' <Predicate = (!icmp_ln207 & !icmp_ln215 & !icmp_ln218 & icmp_ln221)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 202 [2/2] (0.75ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:219]   --->   Operation 202 'call' <Predicate = (!icmp_ln207 & !icmp_ln215 & icmp_ln218)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 203 [1/1] (8.75ns)   --->   "%data_addr_6_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 203 'writereq' 'data_addr_6_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 204 [1/1] (0.75ns)   --->   "br label %burst.wr.header97" [f_b_1/forw_back_LTL.c:229]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%phi_ln229 = phi i4 [ %add_ln229, %burstwrite.region1 ], [ 0, %burst.wr.header97.preheader ]" [f_b_1/forw_back_LTL.c:229]   --->   Operation 205 'phi' 'phi_ln229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.88ns)   --->   "%icmp_ln229 = icmp eq i4 %phi_ln229, -7" [f_b_1/forw_back_LTL.c:229]   --->   Operation 206 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 207 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.86ns)   --->   "%add_ln229 = add i4 %phi_ln229, 1" [f_b_1/forw_back_LTL.c:229]   --->   Operation 208 'add' 'add_ln229' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %burst.wr.header121.preheader, label %burstwrite.region1" [f_b_1/forw_back_LTL.c:229]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i4 %phi_ln229 to i64" [f_b_1/forw_back_LTL.c:229]   --->   Operation 210 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr_1 = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln229" [f_b_1/forw_back_LTL.c:229]   --->   Operation 211 'getelementptr' 'conv_kernel_1_addr_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:229]   --->   Operation 212 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln229)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 213 [1/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_1/forw_back_LTL.c:229]   --->   Operation 213 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln229)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:229]   --->   Operation 214 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 215 'specpipeline' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv1_OC_c)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_6, float %conv_kernel_1_load, i4 -1)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 217 'write' <Predicate = (!icmp_ln229)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%burstwrite_rend109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [f_b_1/forw_back_LTL.c:229]   --->   Operation 218 'specregionend' 'burstwrite_rend109' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br label %burst.wr.header97" [f_b_1/forw_back_LTL.c:229]   --->   Operation 219 'br' <Predicate = (!icmp_ln229)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.75>
ST_6 : Operation 220 [5/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 220 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 221 [4/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 221 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 222 [3/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 222 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 223 [2/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 223 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 224 [1/5] (8.75ns)   --->   "%data_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:229]   --->   Operation 224 'writeresp' 'data_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 225 [1/1] (8.75ns)   --->   "%data_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 225 'writereq' 'data_addr_5_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 226 [1/1] (0.75ns)   --->   "br label %burst.wr.header121" [f_b_1/forw_back_LTL.c:230]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 8> <Delay = 1.21>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%phi_ln230 = phi i4 [ %add_ln230, %burstwrite.region2 ], [ 0, %burst.wr.header121.preheader ]" [f_b_1/forw_back_LTL.c:230]   --->   Operation 227 'phi' 'phi_ln230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.88ns)   --->   "%icmp_ln230 = icmp eq i4 %phi_ln230, -7" [f_b_1/forw_back_LTL.c:230]   --->   Operation 228 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.86ns)   --->   "%add_ln230 = add i4 %phi_ln230, 1" [f_b_1/forw_back_LTL.c:230]   --->   Operation 230 'add' 'add_ln230' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %burst.wr.header145.preheader, label %burstwrite.region2" [f_b_1/forw_back_LTL.c:230]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i4 %phi_ln230 to i64" [f_b_1/forw_back_LTL.c:230]   --->   Operation 232 'zext' 'zext_ln230' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr_1 = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln230" [f_b_1/forw_back_LTL.c:230]   --->   Operation 233 'getelementptr' 'conv_kernel_2_addr_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_11 : Operation 234 [2/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:230]   --->   Operation 234 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln230)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 12 <SV = 9> <Delay = 0.79>
ST_12 : Operation 235 [1/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_1/forw_back_LTL.c:230]   --->   Operation 235 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln230)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:230]   --->   Operation 236 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv2_OC_c)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 238 'specloopname' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_5, float %conv_kernel_2_load, i4 -1)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 239 'write' <Predicate = (!icmp_ln230)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%burstwrite_rend133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind" [f_b_1/forw_back_LTL.c:230]   --->   Operation 240 'specregionend' 'burstwrite_rend133' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "br label %burst.wr.header121" [f_b_1/forw_back_LTL.c:230]   --->   Operation 241 'br' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 8.75>
ST_14 : Operation 242 [5/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 242 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 8.75>
ST_15 : Operation 243 [4/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 243 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 8.75>
ST_16 : Operation 244 [3/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 244 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 8.75>
ST_17 : Operation 245 [2/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 245 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 8.75>
ST_18 : Operation 246 [1/5] (8.75ns)   --->   "%data_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:230]   --->   Operation 246 'writeresp' 'data_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 247 [1/1] (8.75ns)   --->   "%data_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 247 'writereq' 'data_addr_4_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 248 [1/1] (0.75ns)   --->   "br label %burst.wr.header145" [f_b_1/forw_back_LTL.c:231]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.75>

State 19 <SV = 14> <Delay = 1.21>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%phi_ln231 = phi i4 [ %add_ln231, %burstwrite.region3 ], [ 0, %burst.wr.header145.preheader ]" [f_b_1/forw_back_LTL.c:231]   --->   Operation 249 'phi' 'phi_ln231' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.88ns)   --->   "%icmp_ln231 = icmp eq i4 %phi_ln231, -7" [f_b_1/forw_back_LTL.c:231]   --->   Operation 250 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 251 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.86ns)   --->   "%add_ln231 = add i4 %phi_ln231, 1" [f_b_1/forw_back_LTL.c:231]   --->   Operation 252 'add' 'add_ln231' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %burst.wr.header169.preheader, label %burstwrite.region3" [f_b_1/forw_back_LTL.c:231]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i4 %phi_ln231 to i64" [f_b_1/forw_back_LTL.c:231]   --->   Operation 254 'zext' 'zext_ln231' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%conv_kernel_3_addr_1 = getelementptr [9 x float]* @conv_kernel_3, i64 0, i64 %zext_ln231" [f_b_1/forw_back_LTL.c:231]   --->   Operation 255 'getelementptr' 'conv_kernel_3_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_19 : Operation 256 [2/2] (0.79ns)   --->   "%conv_kernel_3_load = load float* %conv_kernel_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:231]   --->   Operation 256 'load' 'conv_kernel_3_load' <Predicate = (!icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 20 <SV = 15> <Delay = 0.79>
ST_20 : Operation 257 [1/2] (0.79ns)   --->   "%conv_kernel_3_load = load float* %conv_kernel_3_addr_1, align 4" [f_b_1/forw_back_LTL.c:231]   --->   Operation 257 'load' 'conv_kernel_3_load' <Predicate = (!icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:231]   --->   Operation 258 'specregionbegin' 'burstwrite_rbegin3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 259 'specpipeline' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv3_OC_c)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 260 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %conv_kernel_3_load, i4 -1)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 261 'write' <Predicate = (!icmp_ln231)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%burstwrite_rend157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind" [f_b_1/forw_back_LTL.c:231]   --->   Operation 262 'specregionend' 'burstwrite_rend157' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "br label %burst.wr.header145" [f_b_1/forw_back_LTL.c:231]   --->   Operation 263 'br' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 22 <SV = 15> <Delay = 8.75>
ST_22 : Operation 264 [5/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 264 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 16> <Delay = 8.75>
ST_23 : Operation 265 [4/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 265 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 8.75>
ST_24 : Operation 266 [3/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 266 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 8.75>
ST_25 : Operation 267 [2/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 267 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 8.75>
ST_26 : Operation 268 [1/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:231]   --->   Operation 268 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 269 [1/1] (8.75ns)   --->   "%data_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 269 'writereq' 'data_addr_3_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 270 [1/1] (0.75ns)   --->   "br label %burst.wr.header169" [f_b_1/forw_back_LTL.c:232]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.75>

State 27 <SV = 20> <Delay = 1.35>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%phi_ln232 = phi i17 [ %add_ln232, %burstwrite.region4 ], [ 0, %burst.wr.header169.preheader ]" [f_b_1/forw_back_LTL.c:232]   --->   Operation 271 'phi' 'phi_ln232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.88ns)   --->   "%icmp_ln232 = icmp eq i17 %phi_ln232, -27392" [f_b_1/forw_back_LTL.c:232]   --->   Operation 272 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 273 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (1.02ns)   --->   "%add_ln232 = add i17 %phi_ln232, 1" [f_b_1/forw_back_LTL.c:232]   --->   Operation 274 'add' 'add_ln232' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %burst.wr.header193.preheader, label %burstwrite.region4" [f_b_1/forw_back_LTL.c:232]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i17 %phi_ln232 to i64" [f_b_1/forw_back_LTL.c:232]   --->   Operation 276 'zext' 'zext_ln232' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_1 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln232" [f_b_1/forw_back_LTL.c:232]   --->   Operation 277 'getelementptr' 'fc_hidden_layer1_add_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_27 : Operation 278 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_1/forw_back_LTL.c:232]   --->   Operation 278 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln232)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 28 <SV = 21> <Delay = 1.35>
ST_28 : Operation 279 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_1/forw_back_LTL.c:232]   --->   Operation 279 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln232)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 29 <SV = 22> <Delay = 8.75>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:232]   --->   Operation 280 'specregionbegin' 'burstwrite_rbegin4' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 281 'specpipeline' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 282 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %fc_hidden_layer1_loa, i4 -1)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 283 'write' <Predicate = (!icmp_ln232)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%burstwrite_rend181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind" [f_b_1/forw_back_LTL.c:232]   --->   Operation 284 'specregionend' 'burstwrite_rend181' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "br label %burst.wr.header169" [f_b_1/forw_back_LTL.c:232]   --->   Operation 285 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 30 <SV = 21> <Delay = 8.75>
ST_30 : Operation 286 [5/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 286 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 8.75>
ST_31 : Operation 287 [4/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 287 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 288 [3/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 288 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 8.75>
ST_33 : Operation 289 [2/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 289 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 25> <Delay = 8.75>
ST_34 : Operation 290 [1/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:232]   --->   Operation 290 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 291 [1/1] (8.75ns)   --->   "%data_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 291 'writereq' 'data_addr_2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 292 [1/1] (0.75ns)   --->   "br label %burst.wr.header193" [f_b_1/forw_back_LTL.c:233]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.75>

State 35 <SV = 26> <Delay = 1.19>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%phi_ln233 = phi i13 [ %add_ln233, %burstwrite.region5 ], [ 0, %burst.wr.header193.preheader ]" [f_b_1/forw_back_LTL.c:233]   --->   Operation 293 'phi' 'phi_ln233' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.86ns)   --->   "%icmp_ln233 = icmp eq i13 %phi_ln233, -92" [f_b_1/forw_back_LTL.c:233]   --->   Operation 294 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 295 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (0.97ns)   --->   "%add_ln233 = add i13 %phi_ln233, 1" [f_b_1/forw_back_LTL.c:233]   --->   Operation 296 'add' 'add_ln233' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %burst.wr.header217.preheader, label %burstwrite.region5" [f_b_1/forw_back_LTL.c:233]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i13 %phi_ln233 to i64" [f_b_1/forw_back_LTL.c:233]   --->   Operation 298 'zext' 'zext_ln233' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_1 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln233" [f_b_1/forw_back_LTL.c:233]   --->   Operation 299 'getelementptr' 'fc_hidden_layer2_add_1' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_35 : Operation 300 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_1/forw_back_LTL.c:233]   --->   Operation 300 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln233)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 36 <SV = 27> <Delay = 0.99>
ST_36 : Operation 301 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_1/forw_back_LTL.c:233]   --->   Operation 301 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln233)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 37 <SV = 28> <Delay = 8.75>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:233]   --->   Operation 302 'specregionbegin' 'burstwrite_rbegin5' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 303 'specpipeline' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 304 'specloopname' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %fc_hidden_layer2_loa, i4 -1)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 305 'write' <Predicate = (!icmp_ln233)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%burstwrite_rend205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin5) nounwind" [f_b_1/forw_back_LTL.c:233]   --->   Operation 306 'specregionend' 'burstwrite_rend205' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "br label %burst.wr.header193" [f_b_1/forw_back_LTL.c:233]   --->   Operation 307 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 308 [5/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 308 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 309 [4/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 309 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 310 [3/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 310 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 311 [2/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 311 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 312 [1/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:233]   --->   Operation 312 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 313 [1/1] (8.75ns)   --->   "%data_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 313 'writereq' 'data_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 314 [1/1] (0.75ns)   --->   "br label %burst.wr.header217" [f_b_1/forw_back_LTL.c:234]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.75>

State 43 <SV = 32> <Delay = 1.35>
ST_43 : Operation 315 [1/1] (0.00ns)   --->   "%phi_ln234 = phi i9 [ %add_ln234, %burstwrite.region6 ], [ 0, %burst.wr.header217.preheader ]" [f_b_1/forw_back_LTL.c:234]   --->   Operation 315 'phi' 'phi_ln234' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 316 [1/1] (0.85ns)   --->   "%icmp_ln234 = icmp eq i9 %phi_ln234, -62" [f_b_1/forw_back_LTL.c:234]   --->   Operation 316 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 317 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 317 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 318 [1/1] (0.92ns)   --->   "%add_ln234 = add i9 %phi_ln234, 1" [f_b_1/forw_back_LTL.c:234]   --->   Operation 318 'add' 'add_ln234' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %memcpy.tail.loopexit, label %burstwrite.region6" [f_b_1/forw_back_LTL.c:234]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i9 %phi_ln234 to i64" [f_b_1/forw_back_LTL.c:234]   --->   Operation 320 'zext' 'zext_ln234' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_1 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln234" [f_b_1/forw_back_LTL.c:234]   --->   Operation 321 'getelementptr' 'fc_hidden_layer3_add_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_43 : Operation 322 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_1/forw_back_LTL.c:234]   --->   Operation 322 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln234)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 44 <SV = 33> <Delay = 1.35>
ST_44 : Operation 323 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4" [f_b_1/forw_back_LTL.c:234]   --->   Operation 323 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln234)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 45 <SV = 34> <Delay = 8.75>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%burstwrite_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:234]   --->   Operation 324 'specregionbegin' 'burstwrite_rbegin6' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 325 'specpipeline' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc3_OC_fc_s)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 326 'specloopname' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %fc_hidden_layer3_loa, i4 -1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 327 'write' <Predicate = (!icmp_ln234)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%burstwrite_rend229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin6) nounwind" [f_b_1/forw_back_LTL.c:234]   --->   Operation 328 'specregionend' 'burstwrite_rend229' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_45 : Operation 329 [1/1] (0.00ns)   --->   "br label %burst.wr.header217" [f_b_1/forw_back_LTL.c:234]   --->   Operation 329 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>

State 46 <SV = 33> <Delay = 8.75>
ST_46 : Operation 330 [5/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 330 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 34> <Delay = 8.75>
ST_47 : Operation 331 [4/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 331 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 35> <Delay = 8.75>
ST_48 : Operation 332 [3/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 332 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 36> <Delay = 8.75>
ST_49 : Operation 333 [2/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 333 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 37> <Delay = 8.75>
ST_50 : Operation 334 [1/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:234]   --->   Operation 334 'writeresp' 'data_addr_1_wr_resp' <Predicate = (!icmp_ln215 & !icmp_ln218 & !icmp_ln221 & !icmp_ln225)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 335 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 335 'br' <Predicate = (!icmp_ln215 & !icmp_ln218 & !icmp_ln221 & !icmp_ln225)> <Delay = 0.00>
ST_50 : Operation 336 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 336 'br' <Predicate = (!icmp_ln215 & !icmp_ln218 & !icmp_ln221)> <Delay = 0.00>
ST_50 : Operation 337 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 337 'br' <Predicate = (!icmp_ln215 & !icmp_ln218)> <Delay = 0.00>
ST_50 : Operation 338 [1/1] (0.00ns)   --->   "br label %burst.rd.end71"   --->   Operation 338 'br' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_50 : Operation 339 [1/1] (0.00ns)   --->   "br label %burst.rd.end58"   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 1> <Delay = 8.75>
ST_51 : Operation 340 [1/1] (8.75ns)   --->   "%data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 340 'writereq' 'data_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 341 [1/1] (0.75ns)   --->   "br label %burst.wr.header" [f_b_1/forw_back_LTL.c:226]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.75>

State 52 <SV = 2> <Delay = 1.21>
ST_52 : Operation 342 [1/1] (0.00ns)   --->   "%phi_ln226 = phi i4 [ %add_ln226, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [f_b_1/forw_back_LTL.c:226]   --->   Operation 342 'phi' 'phi_ln226' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 343 [1/1] (0.88ns)   --->   "%icmp_ln226 = icmp eq i4 %phi_ln226, -6" [f_b_1/forw_back_LTL.c:226]   --->   Operation 343 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 344 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 344 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 345 [1/1] (0.86ns)   --->   "%add_ln226 = add i4 %phi_ln226, 1" [f_b_1/forw_back_LTL.c:226]   --->   Operation 345 'add' 'add_ln226' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln226, label %memcpy.tail.loopexit25, label %burstwrite.region" [f_b_1/forw_back_LTL.c:226]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i4 %phi_ln226 to i64" [f_b_1/forw_back_LTL.c:226]   --->   Operation 347 'zext' 'zext_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_52 : Operation 348 [1/1] (0.00ns)   --->   "%probability_result_a = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln226" [f_b_1/forw_back_LTL.c:226]   --->   Operation 348 'getelementptr' 'probability_result_a' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_52 : Operation 349 [2/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:226]   --->   Operation 349 'load' 'probability_result_l' <Predicate = (!icmp_ln226)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 53 <SV = 3> <Delay = 0.79>
ST_53 : Operation 350 [1/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_1/forw_back_LTL.c:226]   --->   Operation 350 'load' 'probability_result_l' <Predicate = (!icmp_ln226)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 54 <SV = 4> <Delay = 8.75>
ST_54 : Operation 351 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_1/forw_back_LTL.c:226]   --->   Operation 351 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_54 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 352 'specpipeline' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_54 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_out_OC_pro)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 353 'specloopname' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_54 : Operation 354 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l, i4 -1)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 354 'write' <Predicate = (!icmp_ln226)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 355 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [f_b_1/forw_back_LTL.c:226]   --->   Operation 355 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_54 : Operation 356 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [f_b_1/forw_back_LTL.c:226]   --->   Operation 356 'br' <Predicate = (!icmp_ln226)> <Delay = 0.00>

State 55 <SV = 3> <Delay = 8.75>
ST_55 : Operation 357 [5/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 357 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 4> <Delay = 8.75>
ST_56 : Operation 358 [4/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 358 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 5> <Delay = 8.75>
ST_57 : Operation 359 [3/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 359 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 6> <Delay = 8.75>
ST_58 : Operation 360 [2/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 360 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 7> <Delay = 8.75>
ST_59 : Operation 361 [1/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_1/forw_back_LTL.c:226]   --->   Operation 361 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 362 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 1> <Delay = 0.00>
ST_60 : Operation 363 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:222]   --->   Operation 363 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 2> <Delay = 0.79>
ST_61 : Operation 364 [2/2] (0.79ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_1/forw_back_LTL.c:223]   --->   Operation 364 'call' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 3> <Delay = 0.00>
ST_62 : Operation 365 [1/2] (0.00ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_1/forw_back_LTL.c:223]   --->   Operation 365 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 366 [1/1] (0.00ns)   --->   "br label %7" [f_b_1/forw_back_LTL.c:224]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 1> <Delay = 0.00>
ST_63 : Operation 367 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_1/forw_back_LTL.c:219]   --->   Operation 367 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 368 [1/1] (0.00ns)   --->   "br label %8" [f_b_1/forw_back_LTL.c:220]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 1> <Delay = 8.75>
ST_64 : Operation 369 [7/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 369 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 2> <Delay = 8.75>
ST_65 : Operation 370 [6/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 370 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 3> <Delay = 8.75>
ST_66 : Operation 371 [5/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 371 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 4> <Delay = 8.75>
ST_67 : Operation 372 [4/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 372 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 5> <Delay = 8.75>
ST_68 : Operation 373 [3/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 373 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 6> <Delay = 8.75>
ST_69 : Operation 374 [2/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 374 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 7> <Delay = 8.75>
ST_70 : Operation 375 [1/7] (8.75ns)   --->   "%data_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_7, i32 900)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 375 'readreq' 'data_addr_7_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 376 [1/1] (0.75ns)   --->   "br label %burst.rd.header72" [f_b_1/forw_back_LTL.c:216]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.75>

State 71 <SV = 8> <Delay = 0.93>
ST_71 : Operation 377 [1/1] (0.00ns)   --->   "%phi_ln216 = phi i10 [ %add_ln216, %burstread.region6 ], [ 0, %burst.rd.header72.preheader ]" [f_b_1/forw_back_LTL.c:216]   --->   Operation 377 'phi' 'phi_ln216' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 378 [1/1] (0.85ns)   --->   "%icmp_ln216 = icmp eq i10 %phi_ln216, -124" [f_b_1/forw_back_LTL.c:216]   --->   Operation 378 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 379 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 379 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 380 [1/1] (0.93ns)   --->   "%add_ln216 = add i10 %phi_ln216, 1" [f_b_1/forw_back_LTL.c:216]   --->   Operation 380 'add' 'add_ln216' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 381 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %burst.rd.end71.loopexit, label %burstread.region6" [f_b_1/forw_back_LTL.c:216]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 9> <Delay = 8.75>
ST_72 : Operation 382 [1/1] (8.75ns)   --->   "%data_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_7)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 382 'read' 'data_addr_7_read' <Predicate = (!icmp_ln216)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 10> <Delay = 1.35>
ST_73 : Operation 383 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:216]   --->   Operation 383 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 384 'specpipeline' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_mnist_data)" [f_b_1/forw_back_LTL.c:216]   --->   Operation 385 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i10 %phi_ln216 to i64" [f_b_1/forw_back_LTL.c:216]   --->   Operation 386 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 387 [1/1] (0.00ns)   --->   "%mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln216" [f_b_1/forw_back_LTL.c:216]   --->   Operation 387 'getelementptr' 'mnist_data_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 388 [1/1] (1.35ns)   --->   "store float %data_addr_7_read, float* %mnist_data_addr, align 4" [f_b_1/forw_back_LTL.c:216]   --->   Operation 388 'store' <Predicate = (!icmp_ln216)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_73 : Operation 389 [1/1] (0.00ns)   --->   "%burstread_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [f_b_1/forw_back_LTL.c:216]   --->   Operation 389 'specregionend' 'burstread_rend81' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_73 : Operation 390 [1/1] (0.00ns)   --->   "br label %burst.rd.header72" [f_b_1/forw_back_LTL.c:216]   --->   Operation 390 'br' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 74 <SV = 9> <Delay = 0.00>
ST_74 : Operation 391 [1/1] (0.00ns)   --->   "br label %burst.rd.end71"   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 1> <Delay = 8.75>
ST_75 : Operation 392 [7/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 392 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 2> <Delay = 8.75>
ST_76 : Operation 393 [6/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 393 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 3> <Delay = 8.75>
ST_77 : Operation 394 [5/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 394 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 4> <Delay = 8.75>
ST_78 : Operation 395 [4/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 395 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 5> <Delay = 8.75>
ST_79 : Operation 396 [3/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 396 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 6> <Delay = 8.75>
ST_80 : Operation 397 [2/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 397 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 7> <Delay = 8.75>
ST_81 : Operation 398 [1/7] (8.75ns)   --->   "%data_addr_6_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_6, i32 9)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 398 'readreq' 'data_addr_6_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 399 [1/1] (0.75ns)   --->   "br label %burst.rd.header" [f_b_1/forw_back_LTL.c:208]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.75>

State 82 <SV = 8> <Delay = 0.88>
ST_82 : Operation 400 [1/1] (0.00ns)   --->   "%phi_ln208 = phi i4 [ %add_ln208, %burstread.region ], [ 0, %burst.rd.header.preheader ]" [f_b_1/forw_back_LTL.c:208]   --->   Operation 400 'phi' 'phi_ln208' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 401 [1/1] (0.88ns)   --->   "%icmp_ln208 = icmp eq i4 %phi_ln208, -7" [f_b_1/forw_back_LTL.c:208]   --->   Operation 401 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 402 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 402 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 403 [1/1] (0.86ns)   --->   "%add_ln208 = add i4 %phi_ln208, 1" [f_b_1/forw_back_LTL.c:208]   --->   Operation 403 'add' 'add_ln208' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %burst.rd.header7.preheader, label %burstread.region" [f_b_1/forw_back_LTL.c:208]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>

State 83 <SV = 9> <Delay = 8.75>
ST_83 : Operation 405 [1/1] (8.75ns)   --->   "%data_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_6)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 405 'read' 'data_addr_6_read' <Predicate = (!icmp_ln208)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 10> <Delay = 0.79>
ST_84 : Operation 406 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:208]   --->   Operation 406 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 407 'specpipeline' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_2)" [f_b_1/forw_back_LTL.c:208]   --->   Operation 408 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %phi_ln208 to i64" [f_b_1/forw_back_LTL.c:208]   --->   Operation 409 'zext' 'zext_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 410 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln208" [f_b_1/forw_back_LTL.c:208]   --->   Operation 410 'getelementptr' 'conv_kernel_1_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 411 [1/1] (0.79ns)   --->   "store float %data_addr_6_read, float* %conv_kernel_1_addr, align 4" [f_b_1/forw_back_LTL.c:208]   --->   Operation 411 'store' <Predicate = (!icmp_ln208)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_84 : Operation 412 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [f_b_1/forw_back_LTL.c:208]   --->   Operation 412 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_84 : Operation 413 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [f_b_1/forw_back_LTL.c:208]   --->   Operation 413 'br' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 85 <SV = 9> <Delay = 8.75>
ST_85 : Operation 414 [7/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 414 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 10> <Delay = 8.75>
ST_86 : Operation 415 [6/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 415 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 11> <Delay = 8.75>
ST_87 : Operation 416 [5/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 416 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 12> <Delay = 8.75>
ST_88 : Operation 417 [4/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 417 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 13> <Delay = 8.75>
ST_89 : Operation 418 [3/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 418 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 14> <Delay = 8.75>
ST_90 : Operation 419 [2/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 419 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 15> <Delay = 8.75>
ST_91 : Operation 420 [1/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 9)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 420 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 421 [1/1] (0.75ns)   --->   "br label %burst.rd.header7" [f_b_1/forw_back_LTL.c:209]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.75>

State 92 <SV = 16> <Delay = 0.88>
ST_92 : Operation 422 [1/1] (0.00ns)   --->   "%phi_ln209 = phi i4 [ %add_ln209, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]" [f_b_1/forw_back_LTL.c:209]   --->   Operation 422 'phi' 'phi_ln209' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 423 [1/1] (0.88ns)   --->   "%icmp_ln209 = icmp eq i4 %phi_ln209, -7" [f_b_1/forw_back_LTL.c:209]   --->   Operation 423 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 424 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 424 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 425 [1/1] (0.86ns)   --->   "%add_ln209 = add i4 %phi_ln209, 1" [f_b_1/forw_back_LTL.c:209]   --->   Operation 425 'add' 'add_ln209' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %burst.rd.header20.preheader, label %burstread.region1" [f_b_1/forw_back_LTL.c:209]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 17> <Delay = 8.75>
ST_93 : Operation 427 [1/1] (8.75ns)   --->   "%data_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_5)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 427 'read' 'data_addr_5_read' <Predicate = (!icmp_ln209)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 18> <Delay = 0.79>
ST_94 : Operation 428 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:209]   --->   Operation 428 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 429 'specpipeline' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_1)" [f_b_1/forw_back_LTL.c:209]   --->   Operation 430 'specloopname' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %phi_ln209 to i64" [f_b_1/forw_back_LTL.c:209]   --->   Operation 431 'zext' 'zext_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 432 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln209" [f_b_1/forw_back_LTL.c:209]   --->   Operation 432 'getelementptr' 'conv_kernel_2_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 433 [1/1] (0.79ns)   --->   "store float %data_addr_5_read, float* %conv_kernel_2_addr, align 4" [f_b_1/forw_back_LTL.c:209]   --->   Operation 433 'store' <Predicate = (!icmp_ln209)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_94 : Operation 434 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [f_b_1/forw_back_LTL.c:209]   --->   Operation 434 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_94 : Operation 435 [1/1] (0.00ns)   --->   "br label %burst.rd.header7" [f_b_1/forw_back_LTL.c:209]   --->   Operation 435 'br' <Predicate = (!icmp_ln209)> <Delay = 0.00>

State 95 <SV = 17> <Delay = 8.75>
ST_95 : Operation 436 [7/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 436 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 18> <Delay = 8.75>
ST_96 : Operation 437 [6/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 437 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 19> <Delay = 8.75>
ST_97 : Operation 438 [5/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 438 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 20> <Delay = 8.75>
ST_98 : Operation 439 [4/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 439 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 21> <Delay = 8.75>
ST_99 : Operation 440 [3/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 440 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 22> <Delay = 8.75>
ST_100 : Operation 441 [2/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 441 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 23> <Delay = 8.75>
ST_101 : Operation 442 [1/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 442 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 443 [1/1] (0.75ns)   --->   "br label %burst.rd.header20" [f_b_1/forw_back_LTL.c:210]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.75>

State 102 <SV = 24> <Delay = 0.88>
ST_102 : Operation 444 [1/1] (0.00ns)   --->   "%phi_ln210 = phi i4 [ %add_ln210, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]" [f_b_1/forw_back_LTL.c:210]   --->   Operation 444 'phi' 'phi_ln210' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 445 [1/1] (0.88ns)   --->   "%icmp_ln210 = icmp eq i4 %phi_ln210, -7" [f_b_1/forw_back_LTL.c:210]   --->   Operation 445 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 446 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 446 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 447 [1/1] (0.86ns)   --->   "%add_ln210 = add i4 %phi_ln210, 1" [f_b_1/forw_back_LTL.c:210]   --->   Operation 447 'add' 'add_ln210' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 448 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %burst.rd.header33.preheader, label %burstread.region2" [f_b_1/forw_back_LTL.c:210]   --->   Operation 448 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 25> <Delay = 8.75>
ST_103 : Operation 449 [1/1] (8.75ns)   --->   "%data_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_4)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 449 'read' 'data_addr_4_read' <Predicate = (!icmp_ln210)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 26> <Delay = 0.79>
ST_104 : Operation 450 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:210]   --->   Operation 450 'specregionbegin' 'burstread_rbegin3' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 451 'specpipeline' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne)" [f_b_1/forw_back_LTL.c:210]   --->   Operation 452 'specloopname' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %phi_ln210 to i64" [f_b_1/forw_back_LTL.c:210]   --->   Operation 453 'zext' 'zext_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 454 [1/1] (0.00ns)   --->   "%conv_kernel_3_addr = getelementptr [9 x float]* @conv_kernel_3, i64 0, i64 %zext_ln210" [f_b_1/forw_back_LTL.c:210]   --->   Operation 454 'getelementptr' 'conv_kernel_3_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 455 [1/1] (0.79ns)   --->   "store float %data_addr_4_read, float* %conv_kernel_3_addr, align 4" [f_b_1/forw_back_LTL.c:210]   --->   Operation 455 'store' <Predicate = (!icmp_ln210)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_104 : Operation 456 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [f_b_1/forw_back_LTL.c:210]   --->   Operation 456 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_104 : Operation 457 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [f_b_1/forw_back_LTL.c:210]   --->   Operation 457 'br' <Predicate = (!icmp_ln210)> <Delay = 0.00>

State 105 <SV = 25> <Delay = 8.75>
ST_105 : Operation 458 [7/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 458 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 26> <Delay = 8.75>
ST_106 : Operation 459 [6/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 459 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 27> <Delay = 8.75>
ST_107 : Operation 460 [5/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 460 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 28> <Delay = 8.75>
ST_108 : Operation 461 [4/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 461 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 29> <Delay = 8.75>
ST_109 : Operation 462 [3/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 462 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 30> <Delay = 8.75>
ST_110 : Operation 463 [2/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 463 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 31> <Delay = 8.75>
ST_111 : Operation 464 [1/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 103680)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 464 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 465 [1/1] (0.75ns)   --->   "br label %burst.rd.header33" [f_b_1/forw_back_LTL.c:211]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.75>

State 112 <SV = 32> <Delay = 1.02>
ST_112 : Operation 466 [1/1] (0.00ns)   --->   "%phi_ln211 = phi i17 [ %add_ln211, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]" [f_b_1/forw_back_LTL.c:211]   --->   Operation 466 'phi' 'phi_ln211' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 467 [1/1] (0.88ns)   --->   "%icmp_ln211 = icmp eq i17 %phi_ln211, -27392" [f_b_1/forw_back_LTL.c:211]   --->   Operation 467 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 468 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 468 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 469 [1/1] (1.02ns)   --->   "%add_ln211 = add i17 %phi_ln211, 1" [f_b_1/forw_back_LTL.c:211]   --->   Operation 469 'add' 'add_ln211' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 470 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %burst.rd.header46.preheader, label %burstread.region3" [f_b_1/forw_back_LTL.c:211]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>

State 113 <SV = 33> <Delay = 8.75>
ST_113 : Operation 471 [1/1] (8.75ns)   --->   "%data_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_3)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 471 'read' 'data_addr_3_read' <Predicate = (!icmp_ln211)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 34> <Delay = 1.35>
ST_114 : Operation 472 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:211]   --->   Operation 472 'specregionbegin' 'burstread_rbegin4' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 473 'specpipeline' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_2)" [f_b_1/forw_back_LTL.c:211]   --->   Operation 474 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i17 %phi_ln211 to i64" [f_b_1/forw_back_LTL.c:211]   --->   Operation 475 'zext' 'zext_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 476 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln211" [f_b_1/forw_back_LTL.c:211]   --->   Operation 476 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 477 [1/1] (1.35ns)   --->   "store float %data_addr_3_read, float* %fc_hidden_layer1_add, align 4" [f_b_1/forw_back_LTL.c:211]   --->   Operation 477 'store' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_114 : Operation 478 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [f_b_1/forw_back_LTL.c:211]   --->   Operation 478 'specregionend' 'burstread_rend43' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_114 : Operation 479 [1/1] (0.00ns)   --->   "br label %burst.rd.header33" [f_b_1/forw_back_LTL.c:211]   --->   Operation 479 'br' <Predicate = (!icmp_ln211)> <Delay = 0.00>

State 115 <SV = 33> <Delay = 8.75>
ST_115 : Operation 480 [7/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 480 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 34> <Delay = 8.75>
ST_116 : Operation 481 [6/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 481 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 35> <Delay = 8.75>
ST_117 : Operation 482 [5/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 482 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 36> <Delay = 8.75>
ST_118 : Operation 483 [4/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 483 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 37> <Delay = 8.75>
ST_119 : Operation 484 [3/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 484 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 38> <Delay = 8.75>
ST_120 : Operation 485 [2/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 485 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 39> <Delay = 8.75>
ST_121 : Operation 486 [1/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 8100)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 486 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 487 [1/1] (0.75ns)   --->   "br label %burst.rd.header46" [f_b_1/forw_back_LTL.c:212]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.75>

State 122 <SV = 40> <Delay = 0.97>
ST_122 : Operation 488 [1/1] (0.00ns)   --->   "%phi_ln212 = phi i13 [ %add_ln212, %burstread.region4 ], [ 0, %burst.rd.header46.preheader ]" [f_b_1/forw_back_LTL.c:212]   --->   Operation 488 'phi' 'phi_ln212' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 489 [1/1] (0.86ns)   --->   "%icmp_ln212 = icmp eq i13 %phi_ln212, -92" [f_b_1/forw_back_LTL.c:212]   --->   Operation 489 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 490 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 490 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 491 [1/1] (0.97ns)   --->   "%add_ln212 = add i13 %phi_ln212, 1" [f_b_1/forw_back_LTL.c:212]   --->   Operation 491 'add' 'add_ln212' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %burst.rd.header59.preheader, label %burstread.region4" [f_b_1/forw_back_LTL.c:212]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>

State 123 <SV = 41> <Delay = 8.75>
ST_123 : Operation 493 [1/1] (8.75ns)   --->   "%data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 493 'read' 'data_addr_2_read' <Predicate = (!icmp_ln212)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 42> <Delay = 0.99>
ST_124 : Operation 494 [1/1] (0.00ns)   --->   "%burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:212]   --->   Operation 494 'specregionbegin' 'burstread_rbegin5' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 495 'specpipeline' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_1)" [f_b_1/forw_back_LTL.c:212]   --->   Operation 496 'specloopname' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i13 %phi_ln212 to i64" [f_b_1/forw_back_LTL.c:212]   --->   Operation 497 'zext' 'zext_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 498 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln212" [f_b_1/forw_back_LTL.c:212]   --->   Operation 498 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 499 [1/1] (0.99ns)   --->   "store float %data_addr_2_read, float* %fc_hidden_layer2_add, align 4" [f_b_1/forw_back_LTL.c:212]   --->   Operation 499 'store' <Predicate = (!icmp_ln212)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_124 : Operation 500 [1/1] (0.00ns)   --->   "%burstread_rend56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5) nounwind" [f_b_1/forw_back_LTL.c:212]   --->   Operation 500 'specregionend' 'burstread_rend56' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_124 : Operation 501 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [f_b_1/forw_back_LTL.c:212]   --->   Operation 501 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>

State 125 <SV = 41> <Delay = 8.75>
ST_125 : Operation 502 [7/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 502 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 42> <Delay = 8.75>
ST_126 : Operation 503 [6/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 503 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 43> <Delay = 8.75>
ST_127 : Operation 504 [5/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 504 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 44> <Delay = 8.75>
ST_128 : Operation 505 [4/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 505 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 45> <Delay = 8.75>
ST_129 : Operation 506 [3/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 506 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 46> <Delay = 8.75>
ST_130 : Operation 507 [2/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 507 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 47> <Delay = 8.75>
ST_131 : Operation 508 [1/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 450)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 508 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 509 [1/1] (0.75ns)   --->   "br label %burst.rd.header59" [f_b_1/forw_back_LTL.c:213]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.75>

State 132 <SV = 48> <Delay = 0.92>
ST_132 : Operation 510 [1/1] (0.00ns)   --->   "%phi_ln213 = phi i9 [ %add_ln213, %burstread.region5 ], [ 0, %burst.rd.header59.preheader ]" [f_b_1/forw_back_LTL.c:213]   --->   Operation 510 'phi' 'phi_ln213' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 511 [1/1] (0.85ns)   --->   "%icmp_ln213 = icmp eq i9 %phi_ln213, -62" [f_b_1/forw_back_LTL.c:213]   --->   Operation 511 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 512 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 512 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 513 [1/1] (0.92ns)   --->   "%add_ln213 = add i9 %phi_ln213, 1" [f_b_1/forw_back_LTL.c:213]   --->   Operation 513 'add' 'add_ln213' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %burst.rd.end58.loopexit, label %burstread.region5" [f_b_1/forw_back_LTL.c:213]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>

State 133 <SV = 49> <Delay = 8.75>
ST_133 : Operation 515 [1/1] (8.75ns)   --->   "%data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 515 'read' 'data_addr_1_read' <Predicate = (!icmp_ln213)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 50> <Delay = 1.35>
ST_134 : Operation 516 [1/1] (0.00ns)   --->   "%burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_1/forw_back_LTL.c:213]   --->   Operation 516 'specregionbegin' 'burstread_rbegin6' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 517 'specpipeline' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_s)" [f_b_1/forw_back_LTL.c:213]   --->   Operation 518 'specloopname' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i9 %phi_ln213 to i64" [f_b_1/forw_back_LTL.c:213]   --->   Operation 519 'zext' 'zext_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 520 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln213" [f_b_1/forw_back_LTL.c:213]   --->   Operation 520 'getelementptr' 'fc_hidden_layer3_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 521 [1/1] (1.35ns)   --->   "store float %data_addr_1_read, float* %fc_hidden_layer3_add, align 4" [f_b_1/forw_back_LTL.c:213]   --->   Operation 521 'store' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_134 : Operation 522 [1/1] (0.00ns)   --->   "%burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6) nounwind" [f_b_1/forw_back_LTL.c:213]   --->   Operation 522 'specregionend' 'burstread_rend69' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_134 : Operation 523 [1/1] (0.00ns)   --->   "br label %burst.rd.header59" [f_b_1/forw_back_LTL.c:213]   --->   Operation 523 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 135 <SV = 49> <Delay = 0.00>
ST_135 : Operation 524 [1/1] (0.00ns)   --->   "br label %burst.rd.end58"   --->   Operation 524 'br' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 525 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:236]   --->   Operation 525 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.11ns
The critical path consists of the following:
	s_axi read on port 'flag' [40]  (1 ns)
	'icmp' operation ('icmp_ln215', f_b_1/forw_back_LTL.c:215) [88]  (1.11 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:229) [100]  (8.75 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln229', f_b_1/forw_back_LTL.c:229) [104]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 4>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_1_load', f_b_1/forw_back_LTL.c:229) on array 'conv_kernel_1' [114]  (0.79 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:229) [115]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [119]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [119]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [119]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [119]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:229) [119]  (8.75 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln230', f_b_1/forw_back_LTL.c:230) [124]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 12>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_2_load', f_b_1/forw_back_LTL.c:230) on array 'conv_kernel_2' [134]  (0.79 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:230) [135]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:230) [139]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:230) [139]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:230) [139]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:230) [139]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:230) [139]  (8.75 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln231', f_b_1/forw_back_LTL.c:231) [144]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 20>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel_3_load', f_b_1/forw_back_LTL.c:231) on array 'conv_kernel_3' [154]  (0.79 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:231) [155]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:231) [159]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:231) [159]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:231) [159]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:231) [159]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:231) [159]  (8.75 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln232', f_b_1/forw_back_LTL.c:232) with incoming values : ('add_ln232', f_b_1/forw_back_LTL.c:232) [163]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer1_add_1', f_b_1/forw_back_LTL.c:232) [173]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:232) on array 'fc_hidden_layer1' [174]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa', f_b_1/forw_back_LTL.c:232) on array 'fc_hidden_layer1' [174]  (1.35 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:232) [175]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:232) [179]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:232) [179]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:232) [179]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:232) [179]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:232) [179]  (8.75 ns)

 <State 35>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln233', f_b_1/forw_back_LTL.c:233) [184]  (0.862 ns)
	blocking operation 0.331 ns on control path)

 <State 36>: 0.99ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa', f_b_1/forw_back_LTL.c:233) on array 'fc_hidden_layer2' [194]  (0.99 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:233) [195]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:233) [199]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:233) [199]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:233) [199]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:233) [199]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:233) [199]  (8.75 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln234', f_b_1/forw_back_LTL.c:234) with incoming values : ('add_ln234', f_b_1/forw_back_LTL.c:234) [203]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer3_add_1', f_b_1/forw_back_LTL.c:234) [213]  (0 ns)
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:234) on array 'fc_hidden_layer3' [214]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer3_loa', f_b_1/forw_back_LTL.c:234) on array 'fc_hidden_layer3' [214]  (1.35 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:234) [215]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:234) [219]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:234) [219]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:234) [219]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:234) [219]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:234) [219]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:226) [222]  (8.75 ns)

 <State 52>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln226', f_b_1/forw_back_LTL.c:226) [226]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 53>: 0.79ns
The critical path consists of the following:
	'load' operation ('probability_result_l', f_b_1/forw_back_LTL.c:226) on array 'probability_result' [236]  (0.79 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus write on port 'data' (f_b_1/forw_back_LTL.c:226) [237]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [241]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [241]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [241]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [241]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus access on port 'data' (f_b_1/forw_back_LTL.c:226) [241]  (8.75 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0.79ns
The critical path consists of the following:
	'call' operation ('call_ln223', f_b_1/forw_back_LTL.c:223) to 'backward' [247]  (0.79 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:216) [257]  (8.75 ns)

 <State 71>: 0.934ns
The critical path consists of the following:
	'phi' operation ('phi_ln216', f_b_1/forw_back_LTL.c:216) with incoming values : ('add_ln216', f_b_1/forw_back_LTL.c:216) [260]  (0 ns)
	'add' operation ('add_ln216', f_b_1/forw_back_LTL.c:216) [263]  (0.934 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:216) [270]  (8.75 ns)

 <State 73>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('mnist_data_addr', f_b_1/forw_back_LTL.c:216) [271]  (0 ns)
	'store' operation ('store_ln216', f_b_1/forw_back_LTL.c:216) of variable 'data_addr_7_read', f_b_1/forw_back_LTL.c:216 on array 'mnist_data' [272]  (1.35 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:208) [280]  (8.75 ns)

 <State 82>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln208', f_b_1/forw_back_LTL.c:208) with incoming values : ('add_ln208', f_b_1/forw_back_LTL.c:208) [283]  (0 ns)
	'icmp' operation ('icmp_ln208', f_b_1/forw_back_LTL.c:208) [284]  (0.884 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:208) [293]  (8.75 ns)

 <State 84>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_1_addr', f_b_1/forw_back_LTL.c:208) [294]  (0 ns)
	'store' operation ('store_ln208', f_b_1/forw_back_LTL.c:208) of variable 'data_addr_6_read', f_b_1/forw_back_LTL.c:208 on array 'conv_kernel_1' [295]  (0.79 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:209) [299]  (8.75 ns)

 <State 92>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln209', f_b_1/forw_back_LTL.c:209) with incoming values : ('add_ln209', f_b_1/forw_back_LTL.c:209) [302]  (0 ns)
	'icmp' operation ('icmp_ln209', f_b_1/forw_back_LTL.c:209) [303]  (0.884 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:209) [312]  (8.75 ns)

 <State 94>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_2_addr', f_b_1/forw_back_LTL.c:209) [313]  (0 ns)
	'store' operation ('store_ln209', f_b_1/forw_back_LTL.c:209) of variable 'data_addr_5_read', f_b_1/forw_back_LTL.c:209 on array 'conv_kernel_2' [314]  (0.79 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 100>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 101>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:210) [318]  (8.75 ns)

 <State 102>: 0.884ns
The critical path consists of the following:
	'phi' operation ('phi_ln210', f_b_1/forw_back_LTL.c:210) with incoming values : ('add_ln210', f_b_1/forw_back_LTL.c:210) [321]  (0 ns)
	'icmp' operation ('icmp_ln210', f_b_1/forw_back_LTL.c:210) [322]  (0.884 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:210) [331]  (8.75 ns)

 <State 104>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('conv_kernel_3_addr', f_b_1/forw_back_LTL.c:210) [332]  (0 ns)
	'store' operation ('store_ln210', f_b_1/forw_back_LTL.c:210) of variable 'data_addr_4_read', f_b_1/forw_back_LTL.c:210 on array 'conv_kernel_3' [333]  (0.79 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 106>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 107>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 108>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 109>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 110>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 111>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:211) [337]  (8.75 ns)

 <State 112>: 1.03ns
The critical path consists of the following:
	'phi' operation ('phi_ln211', f_b_1/forw_back_LTL.c:211) with incoming values : ('add_ln211', f_b_1/forw_back_LTL.c:211) [340]  (0 ns)
	'add' operation ('add_ln211', f_b_1/forw_back_LTL.c:211) [343]  (1.03 ns)

 <State 113>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:211) [350]  (8.75 ns)

 <State 114>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer1_add', f_b_1/forw_back_LTL.c:211) [351]  (0 ns)
	'store' operation ('store_ln211', f_b_1/forw_back_LTL.c:211) of variable 'data_addr_3_read', f_b_1/forw_back_LTL.c:211 on array 'fc_hidden_layer1' [352]  (1.35 ns)

 <State 115>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 116>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 117>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 118>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 119>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 120>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 121>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:212) [356]  (8.75 ns)

 <State 122>: 0.975ns
The critical path consists of the following:
	'phi' operation ('phi_ln212', f_b_1/forw_back_LTL.c:212) with incoming values : ('add_ln212', f_b_1/forw_back_LTL.c:212) [359]  (0 ns)
	'add' operation ('add_ln212', f_b_1/forw_back_LTL.c:212) [362]  (0.975 ns)

 <State 123>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:212) [369]  (8.75 ns)

 <State 124>: 0.99ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer2_add', f_b_1/forw_back_LTL.c:212) [370]  (0 ns)
	'store' operation ('store_ln212', f_b_1/forw_back_LTL.c:212) of variable 'data_addr_2_read', f_b_1/forw_back_LTL.c:212 on array 'fc_hidden_layer2' [371]  (0.99 ns)

 <State 125>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 126>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 127>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 128>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 129>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 130>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	bus request on port 'data' (f_b_1/forw_back_LTL.c:213) [375]  (8.75 ns)

 <State 132>: 0.921ns
The critical path consists of the following:
	'phi' operation ('phi_ln213', f_b_1/forw_back_LTL.c:213) with incoming values : ('add_ln213', f_b_1/forw_back_LTL.c:213) [378]  (0 ns)
	'add' operation ('add_ln213', f_b_1/forw_back_LTL.c:213) [381]  (0.921 ns)

 <State 133>: 8.75ns
The critical path consists of the following:
	bus read on port 'data' (f_b_1/forw_back_LTL.c:213) [388]  (8.75 ns)

 <State 134>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('fc_hidden_layer3_add', f_b_1/forw_back_LTL.c:213) [389]  (0 ns)
	'store' operation ('store_ln213', f_b_1/forw_back_LTL.c:213) of variable 'data_addr_1_read', f_b_1/forw_back_LTL.c:213 on array 'fc_hidden_layer3' [390]  (1.35 ns)

 <State 135>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
