// Seed: 2950792297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_12 = id_8 && 1'd0;
  assign id_7  = id_10;
  wire id_13, id_14;
  uwire id_15 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  wire id_6, id_7, id_8, id_9;
  module_0(
      id_8, id_9, id_6, id_9, id_6, id_6, id_7, id_7, id_8, id_7, id_9, id_6
  );
endmodule
