var F2837xD__upp_8h =
[
    [ "PERCTL_BITS", "structPERCTL__BITS.html", "structPERCTL__BITS" ],
    [ "PERCTL_REG", "unionPERCTL__REG.html", "unionPERCTL__REG" ],
    [ "CHCTL_BITS", "structCHCTL__BITS.html", "structCHCTL__BITS" ],
    [ "CHCTL_REG", "unionCHCTL__REG.html", "unionCHCTL__REG" ],
    [ "IFCFG_BITS", "structIFCFG__BITS.html", "structIFCFG__BITS" ],
    [ "IFCFG_REG", "unionIFCFG__REG.html", "unionIFCFG__REG" ],
    [ "IFIVAL_BITS", "structIFIVAL__BITS.html", "structIFIVAL__BITS" ],
    [ "IFIVAL_REG", "unionIFIVAL__REG.html", "unionIFIVAL__REG" ],
    [ "THCFG_BITS", "structTHCFG__BITS.html", "structTHCFG__BITS" ],
    [ "THCFG_REG", "unionTHCFG__REG.html", "unionTHCFG__REG" ],
    [ "RAWINTST_BITS", "structRAWINTST__BITS.html", "structRAWINTST__BITS" ],
    [ "RAWINTST_REG", "unionRAWINTST__REG.html", "unionRAWINTST__REG" ],
    [ "ENINTST_BITS", "structENINTST__BITS.html", "structENINTST__BITS" ],
    [ "ENINTST_REG", "unionENINTST__REG.html", "unionENINTST__REG" ],
    [ "INTENSET_BITS", "structINTENSET__BITS.html", "structINTENSET__BITS" ],
    [ "INTENSET_REG", "unionINTENSET__REG.html", "unionINTENSET__REG" ],
    [ "INTENCLR_BITS", "structINTENCLR__BITS.html", "structINTENCLR__BITS" ],
    [ "INTENCLR_REG", "unionINTENCLR__REG.html", "unionINTENCLR__REG" ],
    [ "CHIDESC1_BITS", "structCHIDESC1__BITS.html", "structCHIDESC1__BITS" ],
    [ "CHIDESC1_REG", "unionCHIDESC1__REG.html", "unionCHIDESC1__REG" ],
    [ "CHIDESC2_BITS", "structCHIDESC2__BITS.html", "structCHIDESC2__BITS" ],
    [ "CHIDESC2_REG", "unionCHIDESC2__REG.html", "unionCHIDESC2__REG" ],
    [ "CHIST1_BITS", "structCHIST1__BITS.html", "structCHIST1__BITS" ],
    [ "CHIST1_REG", "unionCHIST1__REG.html", "unionCHIST1__REG" ],
    [ "CHIST2_BITS", "structCHIST2__BITS.html", "structCHIST2__BITS" ],
    [ "CHIST2_REG", "unionCHIST2__REG.html", "unionCHIST2__REG" ],
    [ "CHQDESC1_BITS", "structCHQDESC1__BITS.html", "structCHQDESC1__BITS" ],
    [ "CHQDESC1_REG", "unionCHQDESC1__REG.html", "unionCHQDESC1__REG" ],
    [ "CHQDESC2_BITS", "structCHQDESC2__BITS.html", "structCHQDESC2__BITS" ],
    [ "CHQDESC2_REG", "unionCHQDESC2__REG.html", "unionCHQDESC2__REG" ],
    [ "CHQST1_BITS", "structCHQST1__BITS.html", "structCHQST1__BITS" ],
    [ "CHQST1_REG", "unionCHQST1__REG.html", "unionCHQST1__REG" ],
    [ "CHQST2_BITS", "structCHQST2__BITS.html", "structCHQST2__BITS" ],
    [ "CHQST2_REG", "unionCHQST2__REG.html", "unionCHQST2__REG" ],
    [ "GINTEN_BITS", "structGINTEN__BITS.html", "structGINTEN__BITS" ],
    [ "GINTEN_REG", "unionGINTEN__REG.html", "unionGINTEN__REG" ],
    [ "GINTFLG_BITS", "structGINTFLG__BITS.html", "structGINTFLG__BITS" ],
    [ "GINTFLG_REG", "unionGINTFLG__REG.html", "unionGINTFLG__REG" ],
    [ "GINTCLR_BITS", "structGINTCLR__BITS.html", "structGINTCLR__BITS" ],
    [ "GINTCLR_REG", "unionGINTCLR__REG.html", "unionGINTCLR__REG" ],
    [ "DLYCTL_BITS", "structDLYCTL__BITS.html", "structDLYCTL__BITS" ],
    [ "DLYCTL_REG", "unionDLYCTL__REG.html", "unionDLYCTL__REG" ],
    [ "UPP_REGS", "structUPP__REGS.html", "structUPP__REGS" ]
];