Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    VICTOR-PC
Date:        Thu Feb 21 17:15:00 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch shiftRL00_shiftRL00_synplify.tcl
ProductType: synplify_pro




Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\backup\shiftRL00_shiftRL00.srr
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Feb 21 17:15:00 2019

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srf
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr"
Running: shiftRL00 in foreground

Running proj_1|shiftRL00

Running: compile (Compile) on proj_1|shiftRL00
# Thu Feb 21 17:15:01 2019

Running: compile_flow (Compile Process) on proj_1|shiftRL00
# Thu Feb 21 17:15:01 2019

Running: compiler (Compile Input) on proj_1|shiftRL00
# Thu Feb 21 17:15:01 2019
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synwork\shiftRL00_shiftRL00_comp.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srs

compiler completed
# Thu Feb 21 17:15:02 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftRL00
# Thu Feb 21 17:15:02 2019

multi_srs_gen completed
# Thu Feb 21 17:15:03 2019

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synwork\shiftRL00_shiftRL00_mult.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srs
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srf
Complete: Compile Process on proj_1|shiftRL00

Running: premap (Pre-mapping) on proj_1|shiftRL00
# Thu Feb 21 17:15:03 2019

premap completed with warnings
# Thu Feb 21 17:15:04 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|shiftRL00

Running: map (Map) on proj_1|shiftRL00
# Thu Feb 21 17:15:04 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|shiftRL00
# Thu Feb 21 17:15:04 2019
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synwork\shiftRL00_shiftRL00_m.srm to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srm

fpga_mapper completed with warnings
# Thu Feb 21 17:15:06 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|shiftRL00
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srf
Complete: Logic Synthesis on proj_1|shiftRL00
TCL script complete: "shiftRL00_shiftRL00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\proj_1.prj
batch mode default:no
