#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 22 11:21:55 2022
# Process ID: 347144
# Current directory: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache
# Command line: vivado
# Log file: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/vivado.log
# Journal file: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/usr/share/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 70 ns  Iteration: 6  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7442.656 ; gain = 90.816 ; free physical = 14678 ; free virtual = 26198
run 10 us
run 10 us
run 10 us
$stop called at time : 27060 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd" Line 71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/usr/share/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mips_unicycle_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/mips_datapath_unicycle_labo2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3a4d8e80aec948c9a53b69d6ea6a5d47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips_unicycle_tb_behav.wcfg
WARNING: Simulation object /mips_unicycle_tb/dut/inst_Datapath/meminstructionsdram/inst_DramControl/i_cpu_ReadRequest was not found in the design.
WARNING: Simulation object /mips_unicycle_tb/dut/inst_Datapath/meminstructionsdram/inst_DramControl/i_cpu_Addresse was not found in the design.
WARNING: Simulation object /mips_unicycle_tb/dut/inst_Datapath/meminstructionsdram/inst_DramControl/o_cpu_ReadAckow was not found in the design.
WARNING: Simulation object /mips_unicycle_tb/dut/inst_Datapath/meminstructionsdram/inst_DramControl/o_dram_ReadDataAddress was not found in the design.
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: /home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
$stop called at time : 2480 ns : File "/home/raesangur/github/UdeS_S4_APP4/laboratoire/mips32_labo2_cache/mips32_labo2_cache.srcs/sim_1/imports/verif/monitor_unicycle_labo2.vhd" Line 71
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 15:24:15 2022...
