Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 19 23:50:03 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file CPE_Wrapper_drc_routed.rpt -pb CPE_Wrapper_drc_routed.pb -rpx CPE_Wrapper_drc_routed.rpx
| Design       : CPE_Wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_CPE_Wrapper_physopt
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| PDRC-61   | Warning  | SLICEM_5lutO5_C5  | 3          |
| PDRC-62   | Warning  | SLICEM_5lutO5_B5  | 3          |
| PDRC-63   | Warning  | SLICEM_5lutO5_A5  | 5          |
| RTSTAT-10 | Warning  | No routable loads | 1          |
| REQP-181  | Advisory | writefirst        | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-61#1 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X10Y21:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#2 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X12Y21:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#3 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X18Y6:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#1 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X12Y11:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#2 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X12Y23:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#3 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X18Y6:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#1 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X12Y22:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#2 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X12Y23:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#3 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X14Y11:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#4 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X14Y12:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#5 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X14Y14:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
69 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe (the first 15 of 67 listed).
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


