
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.107711                       # Number of seconds simulated
sim_ticks                                107711314000                       # Number of ticks simulated
final_tick                               534911754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57688                       # Simulator instruction rate (inst/s)
host_op_rate                                    96707                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62136948                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209008                       # Number of bytes of host memory used
host_seconds                                  1733.45                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            276864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            400768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               677632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       276864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          276864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        41408                       # Number of bytes written to this memory
system.physmem.bytes_written::total             41408                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               6262                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10588                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             647                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  647                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              2570426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              3720760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6291187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         2570426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2570426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            384435                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 384435                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            384435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             2570426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             3720760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6675622                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           9732                       # number of replacements
system.l2.tagsinuse                        868.776078                       # Cycle average of tags in use
system.l2.total_refs                           390908                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10613                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.832941                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           267.035588                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             139.267103                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             462.473387                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.260777                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.136003                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.451634                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.848414                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 3305                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               211904                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  215209                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230570                       # number of Writeback hits
system.l2.Writeback_hits::total                230570                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186468                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  3305                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                398372                       # number of demand (read+write) hits
system.l2.demand_hits::total                   401677                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3305                       # number of overall hits
system.l2.overall_hits::cpu.data               398372                       # number of overall hits
system.l2.overall_hits::total                  401677                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4326                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               5438                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9764                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 824                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6262                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10588                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4326                       # number of overall misses
system.l2.overall_misses::cpu.data               6262                       # number of overall misses
system.l2.overall_misses::total                 10588                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    226418000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    285102000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       511520000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     43176500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43176500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     226418000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     328278500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        554696500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    226418000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    328278500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       554696500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           217342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              224973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187292                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            404634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412265                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           404634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412265                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.566898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025020                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.043401                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.004400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004400                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.566898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.015476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025683                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.566898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.015476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025683                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52338.881184                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52427.730783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52388.365424                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52398.665049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52398.665049                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52338.881184                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52423.906100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52389.166981                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52338.881184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52423.906100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52389.166981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  647                       # number of writebacks
system.l2.writebacks::total                       647                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          5438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9764                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            824                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10588                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    173515000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    218559500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    392074500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33182500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33182500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    173515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    251742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    425257000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    173515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    251742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    425257000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.566898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.043401                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.004400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004400                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.566898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.015476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.566898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.015476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025683                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40109.801202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40191.154836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40155.110610                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40270.024272                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40270.024272                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40109.801202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40201.533057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40164.053646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40109.801202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40201.533057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40164.053646                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13306199                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13306199                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1103681                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7707616                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7217164                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.636787                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        215422628                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16259300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      105122628                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13306199                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7217164                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50390277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2216417                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              146597488                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15289990                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 71877                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          214358047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.820124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.555052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                165079599     77.01%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2810594      1.31%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3206118      1.50%     79.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6469539      3.02%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36792197     17.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            214358047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061768                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.487983                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 43724189                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             120737845                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30933637                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17851393                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1110982                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              174144726                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1110982                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 53795788                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                69608031                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30393250                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              59449995                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              171511319                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               49045143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                196535                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           204116416                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             420536466                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        258949825                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161586641                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4300652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  98287167                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28741313                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7340731                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            246608                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5860                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  168737755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12957                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168465569                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             76403                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          963703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1968003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     214358047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.785907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.873559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97723981     45.59%     45.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            76316350     35.60%     81.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29213942     13.63%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10693761      4.99%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              410013      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       214358047                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22838      0.35%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6471382     99.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143504      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97311644     57.76%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34974741     20.76%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28694977     17.03%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7340703      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168465569                       # Type of FU issued
system.cpu.iq.rate                           0.782024                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6494220                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038549                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          441269922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114118528                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113049419                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           116589885                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           55596040                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54716202                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113323851                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                61492434                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1392476                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       343682                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       110860                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1110982                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5590461                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4102845                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           168750712                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2165540                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28741313                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7340731                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3717110                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4184                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1011179                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92507                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1103686                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167804964                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28443958                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            660604                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35679745                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626860                       # Number of branches executed
system.cpu.iew.exec_stores                    7235787                       # Number of stores executed
system.cpu.iew.exec_rate                     0.778957                       # Inst execution rate
system.cpu.iew.wb_sent                      167767204                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167765621                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67042212                       # num instructions producing a value
system.cpu.iew.wb_consumers                  84477963                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.778774                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.793606                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1114787                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103681                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    213247065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.786116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.985772                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    108525988     50.89%     50.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61723279     28.94%     79.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25929700     12.16%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14218213      6.67%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2849885      1.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    213247065                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2849885                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    379148825                       # The number of ROB reads
system.cpu.rob.rob_writes                   338614277                       # The number of ROB writes
system.cpu.timesIdled                           77347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1064581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.154226                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.154226                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.464204                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.464204                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250923099                       # number of integer regfile reads
system.cpu.int_regfile_writes               150779104                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92838508                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49166857                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66956817                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   7238                       # number of replacements
system.cpu.icache.tagsinuse                352.521932                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15282323                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7631                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2002.663216                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     352.521932                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.688519                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.688519                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15282323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15282323                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15282323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15282323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15282323                       # number of overall hits
system.cpu.icache.overall_hits::total        15282323                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7667                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7667                       # number of overall misses
system.cpu.icache.overall_misses::total          7667                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    283722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283722500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    283722500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283722500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    283722500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283722500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15289990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15289990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15289990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15289990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15289990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15289990                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000501                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000501                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000501                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000501                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000501                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37005.673666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37005.673666                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 37005.673666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37005.673666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 37005.673666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37005.673666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7631                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    267105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    267105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    267105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    267105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    267105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    267105000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35002.620888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35002.620888                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35002.620888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35002.620888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35002.620888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35002.620888                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 404122                       # number of replacements
system.cpu.dcache.tagsinuse                511.681079                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33777649                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 404634                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  83.477041                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           430357178000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.681079                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999377                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999377                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26735071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26735071                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042578                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33777649                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33777649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33777649                       # number of overall hits
system.cpu.dcache.overall_hits::total        33777649                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       314630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        314630                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187293                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       501923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       501923                       # number of overall misses
system.cpu.dcache.overall_misses::total        501923                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4287419500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4287419500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2470338484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2470338484                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6757757984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6757757984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6757757984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6757757984                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27049701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27049701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34279572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34279572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34279572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34279572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011632                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025905                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014642                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13626.861711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13626.861711                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13189.700010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13189.700010                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13463.734445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13463.734445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13463.734445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13463.734445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        36740                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3040                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.085526                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230570                       # number of writebacks
system.cpu.dcache.writebacks::total            230570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        97288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97288                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        97289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        97289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97289                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       404634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2627310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2627310000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2095714484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2095714484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4723024484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4723024484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4723024484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4723024484                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011804                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12088.367642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12088.367642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11189.556863                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11189.556863                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11672.337184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11672.337184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11672.337184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11672.337184                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
