// Seed: 3752771004
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_2;
  wand id_8;
  final $display(id_6);
  assign id_5 = 1;
  module_0();
  logic [7:0] id_9;
  logic [7:0] id_10, id_11, id_12;
  assign id_9[1-:1] = ~id_8;
  assign id_12 = id_9;
endmodule
