# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:39:11 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work presynth F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/hdl/cyq_comb.v 
# -- Compiling module cyq_cp
# -- Compiling module cyq_jtd
# -- Compiling module cyq_74HC148
# -- Compiling module cyq_74HC138
# -- Compiling module cyq_74HC153
# -- Compiling module cyq_74HC85
# -- Compiling module cyq_74HC283
# -- Compiling module cyq_74HC4511
# -- Compiling module cyq_ori_c
# 
# Top level modules:
# 	cyq_cp
# 	cyq_jtd
# 	cyq_74HC148
# 	cyq_74HC138
# 	cyq_74HC153
# 	cyq_74HC85
# 	cyq_74HC283
# 	cyq_74HC4511
# 	cyq_ori_c
# End time: 17:40:25 on Nov 13,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:41:14 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work presynth F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/component/work/cyq_SD1/cyq_SD1.v 
# -- Compiling module cyq_SD1
# 
# Top level modules:
# 	cyq_SD1
# End time: 17:41:33 on Nov 13,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:41:38 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/stimulus" -vlog01compat -work presynth F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/stimulus/test_comb.v 
# -- Compiling module test_cyq_cp
# -- Compiling module test_cyq_jtd
# -- Compiling module test_cyq_74HC148
# -- Compiling module test_cyq_74HC138
# -- Compiling module test_cyq_74HC153
# -- Compiling module test_cyq_74HC85
# -- Compiling module test_cyq_74HC283
# -- Compiling module test_cyq_74HC4511
# -- Compiling module test_cyq_ori_c
# -- Compiling module test_cyq_SD1
# 
# Top level modules:
# 	test_cyq_cp
# 	test_cyq_jtd
# 	test_cyq_74HC148
# 	test_cyq_74HC138
# 	test_cyq_74HC153
# 	test_cyq_74HC85
# 	test_cyq_74HC283
# 	test_cyq_74HC4511
# 	test_cyq_ori_c
# 	test_cyq_SD1
# End time: 17:42:38 on Nov 13,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.test_cyq_SD1 
# Start time: 17:42:39 on Nov 13,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.test_cyq_SD1
# Loading presynth.cyq_SD1
# Loading presynth.cyq_74HC85
# Loading presynth.cyq_ori_c
# Loading proasic3.INV
# ** Warning: (vsim-3015) F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/stimulus/test_comb.v(191): [PCDPC] - Port size (3) does not match connection size (1) for port 'Q'. The port definition is at: F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/component/work/cyq_SD1/cyq_SD1.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /test_cyq_SD1/u0 File: F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/component/work/cyq_SD1/cyq_SD1.v
# WARNING: No extended dataflow license exists


# End time: 17:54:48 on Nov 13,2023, Elapsed time: 0:12:09
# Errors: 0, Warnings: 2
