[2021-09-09 09:45:22,187]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 09:45:22,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:44,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; ".

Peak memory: 23875584 bytes

[2021-09-09 09:45:44,426]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:44,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37564416 bytes

[2021-09-09 09:45:44,980]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 09:45:44,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:46,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6639
score:100
	Report mapping result:
		klut_size()     :7170
		klut.num_gates():6707
		max delay       :15
		max area        :6639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :204
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :6479
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 58703872 bytes

[2021-09-09 09:45:46,594]mapper_test.py:220:[INFO]: area: 6707 level: 15
[2021-09-09 11:37:18,499]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 11:37:18,500]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:37:44,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; ".

Peak memory: 24018944 bytes

[2021-09-09 11:37:44,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:37:44,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.33 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37756928 bytes

[2021-09-09 11:37:44,944]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 11:37:44,944]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:37:57,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12268
score:100
	Report mapping result:
		klut_size()     :7170
		klut.num_gates():6707
		max delay       :15
		max area        :6639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :204
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :6479
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158580736 bytes

[2021-09-09 11:37:57,057]mapper_test.py:220:[INFO]: area: 6707 level: 15
[2021-09-09 13:08:11,303]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 13:08:11,303]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:08:33,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; ".

Peak memory: 23785472 bytes

[2021-09-09 13:08:33,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:08:34,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37756928 bytes

[2021-09-09 13:08:34,133]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 13:08:34,133]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:08:45,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6841
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12307
score:100
	Report mapping result:
		klut_size()     :7372
		klut.num_gates():6909
		max delay       :16
		max area        :6841
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :198
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :6681
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158605312 bytes

[2021-09-09 13:08:45,481]mapper_test.py:220:[INFO]: area: 6909 level: 16
[2021-09-09 14:58:06,293]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 14:58:06,331]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:06,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:07,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.33 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37781504 bytes

[2021-09-09 14:58:07,124]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 14:58:07,125]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:19,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6826
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12189
score:100
	Report mapping result:
		klut_size()     :7354
		klut.num_gates():6891
		max delay       :15
		max area        :6826
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3715
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158629888 bytes

[2021-09-09 14:58:19,795]mapper_test.py:220:[INFO]: area: 6891 level: 15
[2021-09-09 15:27:09,360]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 15:27:09,360]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:09,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:09,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.34 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 38395904 bytes

[2021-09-09 15:27:10,005]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 15:27:10,005]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:22,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6826
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12189
score:100
	Report mapping result:
		klut_size()     :7354
		klut.num_gates():6891
		max delay       :15
		max area        :6826
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3715
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158498816 bytes

[2021-09-09 15:27:22,772]mapper_test.py:220:[INFO]: area: 6891 level: 15
[2021-09-09 16:05:11,722]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 16:05:11,722]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:11,723]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:12,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.33 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37867520 bytes

[2021-09-09 16:05:12,326]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 16:05:12,326]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:25,085]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6825
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12189
score:100
	Report mapping result:
		klut_size()     :7353
		klut.num_gates():6890
		max delay       :15
		max area        :6825
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1696
		LUT fanins:4	 numbers :3713
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158507008 bytes

[2021-09-09 16:05:25,086]mapper_test.py:220:[INFO]: area: 6890 level: 15
[2021-09-09 16:39:53,007]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 16:39:53,007]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:53,008]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:53,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.33 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37961728 bytes

[2021-09-09 16:39:53,610]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 16:39:53,610]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:06,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6825
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12189
score:100
	Report mapping result:
		klut_size()     :7353
		klut.num_gates():6890
		max delay       :15
		max area        :6825
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1696
		LUT fanins:4	 numbers :3713
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158556160 bytes

[2021-09-09 16:40:06,336]mapper_test.py:220:[INFO]: area: 6890 level: 15
[2021-09-09 17:16:26,831]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-09 17:16:26,832]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:26,832]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:27,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.33 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 38080512 bytes

[2021-09-09 17:16:27,445]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-09 17:16:27,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:40,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12228
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158584832 bytes

[2021-09-09 17:16:40,091]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-13 23:23:10,484]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-13 23:23:10,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:10,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:11,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37720064 bytes

[2021-09-13 23:23:11,033]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-13 23:23:11,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:20,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :14057
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 123953152 bytes

[2021-09-13 23:23:20,914]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-13 23:40:51,450]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-13 23:40:51,450]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:51,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:52,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.31 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37478400 bytes

[2021-09-13 23:40:52,050]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-13 23:40:52,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:53,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 56995840 bytes

[2021-09-13 23:40:53,512]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-14 08:52:15,528]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-14 08:52:15,528]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:15,528]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:16,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37670912 bytes

[2021-09-14 08:52:16,119]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-14 08:52:16,119]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:27,140]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12228
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 158666752 bytes

[2021-09-14 08:52:27,140]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-14 09:19:48,251]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-14 09:19:48,251]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:48,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:48,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37650432 bytes

[2021-09-14 09:19:48,796]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-14 09:19:48,796]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:50,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 58109952 bytes

[2021-09-14 09:19:50,315]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-15 15:26:59,402]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-15 15:26:59,402]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:59,403]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:59,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37445632 bytes

[2021-09-15 15:26:59,901]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-15 15:26:59,901]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:08,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :12629
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 141205504 bytes

[2021-09-15 15:27:08,750]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-15 15:53:21,358]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-15 15:53:21,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:21,359]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:21,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37720064 bytes

[2021-09-15 15:53:21,850]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-15 15:53:21,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:23,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 22904832 bytes

[2021-09-15 15:53:23,128]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-18 13:57:40,948]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-18 13:57:40,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:40,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:41,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37478400 bytes

[2021-09-18 13:57:41,508]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-18 13:57:41,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:50,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:30
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :12563
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 116977664 bytes

[2021-09-18 13:57:50,229]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-18 16:22:23,891]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-18 16:22:23,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:23,891]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:24,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37384192 bytes

[2021-09-18 16:22:24,385]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-18 16:22:24,385]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:32,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
	current map manager:
		current min nodes:13368
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :10202
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1481
		LUT fanins:3	 numbers :1691
		LUT fanins:4	 numbers :3721
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 89919488 bytes

[2021-09-18 16:22:32,786]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-22 08:55:15,962]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-22 08:55:15,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:15,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:16,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37478400 bytes

[2021-09-22 08:55:16,470]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-22 08:55:16,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:21,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :16
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 58654720 bytes

[2021-09-22 08:55:21,104]mapper_test.py:220:[INFO]: area: 6893 level: 16
[2021-09-22 11:21:04,157]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-22 11:21:04,158]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:04,158]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:04,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37777408 bytes

[2021-09-22 11:21:04,653]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-22 11:21:04,653]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:12,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 82087936 bytes

[2021-09-22 11:21:12,926]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-23 16:39:32,379]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-23 16:39:32,379]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:32,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:32,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37609472 bytes

[2021-09-23 16:39:32,873]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-23 16:39:32,873]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:42,320]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
balancing!
	current map manager:
		current min nodes:13368
		current min depth:33
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:33
balancing!
	current map manager:
		current min nodes:13368
		current min depth:31
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 74018816 bytes

[2021-09-23 16:39:42,321]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-23 17:03:06,071]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-23 17:03:06,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:06,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:06,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37363712 bytes

[2021-09-23 17:03:06,573]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-23 17:03:06,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:15,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
balancing!
	current map manager:
		current min nodes:13368
		current min depth:33
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:33
balancing!
	current map manager:
		current min nodes:13368
		current min depth:31
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 82182144 bytes

[2021-09-23 17:03:15,011]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-23 18:04:11,256]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-23 18:04:11,256]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:11,256]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:11,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37605376 bytes

[2021-09-23 18:04:11,749]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-23 18:04:11,749]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:21,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
balancing!
	current map manager:
		current min nodes:13368
		current min depth:33
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:33
balancing!
	current map manager:
		current min nodes:13368
		current min depth:31
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 73953280 bytes

[2021-09-23 18:04:21,127]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-27 16:31:27,817]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-27 16:31:27,817]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:27,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:28,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37421056 bytes

[2021-09-27 16:31:28,377]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-27 16:31:28,377]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:37,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
balancing!
	current map manager:
		current min nodes:13368
		current min depth:33
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:33
balancing!
	current map manager:
		current min nodes:13368
		current min depth:31
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 75624448 bytes

[2021-09-27 16:31:37,242]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-27 17:38:15,336]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-27 17:38:15,336]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:15,336]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:15,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37892096 bytes

[2021-09-27 17:38:15,880]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-27 17:38:15,880]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:24,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
balancing!
	current map manager:
		current min nodes:13368
		current min depth:33
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:33
balancing!
	current map manager:
		current min nodes:13368
		current min depth:31
rewriting!
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12579
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 74584064 bytes

[2021-09-27 17:38:24,712]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-28 02:04:29,938]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-28 02:04:29,938]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:29,938]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:30,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37658624 bytes

[2021-09-28 02:04:30,437]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-28 02:04:30,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:39,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 74313728 bytes

[2021-09-28 02:04:39,455]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-28 16:44:13,234]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-28 16:44:13,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:13,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:13,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37683200 bytes

[2021-09-28 16:44:13,750]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-28 16:44:13,750]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:22,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 66236416 bytes

[2021-09-28 16:44:22,266]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-09-28 17:23:12,541]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-09-28 17:23:12,542]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:12,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:13,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37597184 bytes

[2021-09-28 17:23:13,106]mapper_test.py:156:[INFO]: area: 5146 level: 15
[2021-09-28 17:23:13,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:21,778]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12721
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 108736512 bytes

[2021-09-28 17:23:21,779]mapper_test.py:220:[INFO]: area: 6894 level: 15
[2021-10-09 10:39:30,182]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-09 10:39:30,183]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:30,183]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:30,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37720064 bytes

[2021-10-09 10:39:30,739]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-09 10:39:30,740]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:35,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :13397
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 34775040 bytes

[2021-10-09 10:39:35,088]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-09 11:22:08,331]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-09 11:22:08,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:08,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:08,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37523456 bytes

[2021-10-09 11:22:08,829]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-09 11:22:08,829]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:12,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :13394
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 48578560 bytes

[2021-10-09 11:22:12,931]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-09 16:30:04,651]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-09 16:30:04,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:04,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:05,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37634048 bytes

[2021-10-09 16:30:05,217]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-09 16:30:05,217]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:08,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 30863360 bytes

[2021-10-09 16:30:08,335]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-09 16:47:15,298]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-09 16:47:15,298]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:15,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:15,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37482496 bytes

[2021-10-09 16:47:15,848]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-09 16:47:15,848]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:18,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 30814208 bytes

[2021-10-09 16:47:18,881]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-12 10:54:11,231]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-12 10:54:11,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:11,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:11,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37695488 bytes

[2021-10-12 10:54:11,760]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-12 10:54:11,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:20,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12653
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 54657024 bytes

[2021-10-12 10:54:20,757]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-12 11:16:10,604]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-12 11:16:10,604]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:10,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:11,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37687296 bytes

[2021-10-12 11:16:11,138]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-12 11:16:11,139]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:15,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :13397
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 34422784 bytes

[2021-10-12 11:16:15,635]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-12 13:29:37,616]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-12 13:29:37,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:37,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:38,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37527552 bytes

[2021-10-12 13:29:38,149]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-12 13:29:38,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:47,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12653
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 54673408 bytes

[2021-10-12 13:29:47,178]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-12 15:00:14,178]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-12 15:00:14,178]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:14,178]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:14,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37433344 bytes

[2021-10-12 15:00:14,746]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-12 15:00:14,746]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:23,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12653
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 55357440 bytes

[2021-10-12 15:00:23,745]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-12 18:45:03,378]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-12 18:45:03,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:03,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:03,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37556224 bytes

[2021-10-12 18:45:03,908]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-12 18:45:03,908]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:13,381]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12972
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41136128 bytes

[2021-10-12 18:45:13,382]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-18 11:38:30,937]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-18 11:38:30,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:30,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:31,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37515264 bytes

[2021-10-18 11:38:31,473]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-18 11:38:31,474]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:41,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12972
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41271296 bytes

[2021-10-18 11:38:41,111]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-18 12:03:08,625]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-18 12:03:08,626]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:08,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:09,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37675008 bytes

[2021-10-18 12:03:09,156]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-18 12:03:09,156]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:09,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20742144 bytes

[2021-10-18 12:03:09,939]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-19 14:11:06,011]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-19 14:11:06,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:06,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:06,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37736448 bytes

[2021-10-19 14:11:06,531]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-19 14:11:06,531]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:07,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20799488 bytes

[2021-10-19 14:11:07,300]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-22 13:30:15,656]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-22 13:30:15,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:15,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:16,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37691392 bytes

[2021-10-22 13:30:16,175]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-22 13:30:16,175]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:19,409]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 23658496 bytes

[2021-10-22 13:30:19,410]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-22 13:51:08,867]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-22 13:51:08,867]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:08,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:09,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37519360 bytes

[2021-10-22 13:51:09,394]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-22 13:51:09,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:12,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 23744512 bytes

[2021-10-22 13:51:12,576]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-22 14:01:27,048]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-22 14:01:27,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:27,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:27,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37867520 bytes

[2021-10-22 14:01:27,568]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-22 14:01:27,568]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:28,350]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20951040 bytes

[2021-10-22 14:01:28,351]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-22 14:04:47,766]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-22 14:04:47,767]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:47,767]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:48,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37380096 bytes

[2021-10-22 14:04:48,290]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-22 14:04:48,291]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:49,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20750336 bytes

[2021-10-22 14:04:49,127]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-23 13:28:24,515]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-23 13:28:24,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:24,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:25,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37892096 bytes

[2021-10-23 13:28:25,035]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-23 13:28:25,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:33,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :11797
score:100
	Report mapping result:
		klut_size()     :12253
		klut.num_gates():11790
		max delay       :15
		max area        :11797
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3149
		LUT fanins:3	 numbers :3491
		LUT fanins:4	 numbers :5149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41119744 bytes

[2021-10-23 13:28:33,856]mapper_test.py:224:[INFO]: area: 11790 level: 15
[2021-10-24 17:39:49,298]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-24 17:39:49,299]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:49,299]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:49,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37683200 bytes

[2021-10-24 17:39:49,821]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-24 17:39:49,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:59,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :11797
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41074688 bytes

[2021-10-24 17:39:59,023]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-24 18:00:15,992]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-24 18:00:15,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:15,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:16,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37560320 bytes

[2021-10-24 18:00:16,511]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-24 18:00:16,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:25,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:33
	current map manager:
		current min nodes:13368
		current min depth:31
	current map manager:
		current min nodes:13368
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6829
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12972
score:100
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41123840 bytes

[2021-10-24 18:00:25,811]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-26 10:24:47,631]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-26 10:24:47,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:47,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:48,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37580800 bytes

[2021-10-26 10:24:48,159]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-26 10:24:48,159]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:49,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	current map manager:
		current min nodes:13368
		current min depth:40
	Report mapping result:
		klut_size()     :7340
		klut.num_gates():6877
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :268
		LUT fanins:3	 numbers :2322
		LUT fanins:4	 numbers :4286
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20967424 bytes

[2021-10-26 10:24:49,216]mapper_test.py:224:[INFO]: area: 6877 level: 15
[2021-10-26 10:57:55,107]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-26 10:57:55,107]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:55,107]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:55,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37380096 bytes

[2021-10-26 10:57:55,630]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-26 10:57:55,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:05,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7340
		klut.num_gates():6877
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :268
		LUT fanins:3	 numbers :2322
		LUT fanins:4	 numbers :4286
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41037824 bytes

[2021-10-26 10:58:05,847]mapper_test.py:224:[INFO]: area: 6877 level: 15
[2021-10-26 11:19:10,319]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-26 11:19:10,319]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:10,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:10,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37318656 bytes

[2021-10-26 11:19:10,846]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-26 11:19:10,846]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:20,109]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :11594
		klut.num_gates():11131
		max delay       :15
		max area        :11797
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :471
		LUT fanins:3	 numbers :4494
		LUT fanins:4	 numbers :6165
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41058304 bytes

[2021-10-26 11:19:20,110]mapper_test.py:224:[INFO]: area: 11131 level: 15
[2021-10-26 12:17:18,714]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-26 12:17:18,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:18,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:19,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37900288 bytes

[2021-10-26 12:17:19,246]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-26 12:17:19,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:28,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7357
		klut.num_gates():6894
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1478
		LUT fanins:3	 numbers :1690
		LUT fanins:4	 numbers :3725
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 41000960 bytes

[2021-10-26 12:17:28,355]mapper_test.py:224:[INFO]: area: 6894 level: 15
[2021-10-26 14:12:22,316]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-26 14:12:22,317]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:22,317]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:22,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37486592 bytes

[2021-10-26 14:12:22,839]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-26 14:12:22,840]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:23,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7340
		klut.num_gates():6877
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :268
		LUT fanins:3	 numbers :2322
		LUT fanins:4	 numbers :4286
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 20873216 bytes

[2021-10-26 14:12:23,706]mapper_test.py:224:[INFO]: area: 6877 level: 15
[2021-10-29 16:09:26,990]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-10-29 16:09:26,991]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:26,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:27,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37507072 bytes

[2021-10-29 16:09:27,561]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-10-29 16:09:27,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:28,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9743
		klut.num_gates():9280
		max delay       :16
		max area        :9212
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :382
		LUT fanins:3	 numbers :3003
		LUT fanins:4	 numbers :5894
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
Peak memory: 21123072 bytes

[2021-10-29 16:09:28,449]mapper_test.py:224:[INFO]: area: 9280 level: 16
[2021-11-03 09:50:48,121]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-03 09:50:48,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:48,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:48,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37437440 bytes

[2021-11-03 09:50:48,650]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-03 09:50:48,650]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:50,371]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9743
		klut.num_gates():9280
		max delay       :15
		max area        :6829
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :382
		LUT fanins:3	 numbers :3003
		LUT fanins:4	 numbers :5894
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig_output.v
	Peak memory: 23502848 bytes

[2021-11-03 09:50:50,371]mapper_test.py:226:[INFO]: area: 9280 level: 15
[2021-11-03 10:02:54,162]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-03 10:02:54,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:54,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:54,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37462016 bytes

[2021-11-03 10:02:54,727]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-03 10:02:54,728]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:56,653]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10284
		klut.num_gates():9821
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :372
		LUT fanins:3	 numbers :1693
		LUT fanins:4	 numbers :7755
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig_output.v
	Peak memory: 24068096 bytes

[2021-11-03 10:02:56,653]mapper_test.py:226:[INFO]: area: 9821 level: 15
[2021-11-03 13:42:53,475]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-03 13:42:53,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:53,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:54,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37556224 bytes

[2021-11-03 13:42:54,057]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-03 13:42:54,057]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:55,977]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10284
		klut.num_gates():9821
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :372
		LUT fanins:3	 numbers :1693
		LUT fanins:4	 numbers :7755
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig_output.v
	Peak memory: 24129536 bytes

[2021-11-03 13:42:55,978]mapper_test.py:226:[INFO]: area: 9821 level: 15
[2021-11-03 13:49:09,380]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-03 13:49:09,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:09,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:09,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37806080 bytes

[2021-11-03 13:49:09,910]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-03 13:49:09,911]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:11,820]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10284
		klut.num_gates():9821
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :372
		LUT fanins:3	 numbers :1693
		LUT fanins:4	 numbers :7755
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig_output.v
	Peak memory: 24231936 bytes

[2021-11-03 13:49:11,821]mapper_test.py:226:[INFO]: area: 9821 level: 15
[2021-11-04 15:56:01,020]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-04 15:56:01,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:01,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:01,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.31 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37707776 bytes

[2021-11-04 15:56:01,610]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-04 15:56:01,611]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:03,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7352
		klut.num_gates():6889
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :305
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :5368
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig_output.v
	Peak memory: 23064576 bytes

[2021-11-04 15:56:03,600]mapper_test.py:226:[INFO]: area: 6889 level: 15
[2021-11-16 12:27:28,874]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-16 12:27:28,875]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:28,875]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:29,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37621760 bytes

[2021-11-16 12:27:29,402]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-16 12:27:29,402]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:30,417]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.336386 secs
	Report mapping result:
		klut_size()     :7352
		klut.num_gates():6889
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :305
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :5368
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 20910080 bytes

[2021-11-16 12:27:30,418]mapper_test.py:228:[INFO]: area: 6889 level: 15
[2021-11-16 14:16:24,286]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-16 14:16:24,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:24,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:24,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37777408 bytes

[2021-11-16 14:16:24,815]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-16 14:16:24,815]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:25,834]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.336771 secs
	Report mapping result:
		klut_size()     :7352
		klut.num_gates():6889
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :305
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :5368
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 20885504 bytes

[2021-11-16 14:16:25,834]mapper_test.py:228:[INFO]: area: 6889 level: 15
[2021-11-16 14:22:44,496]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-16 14:22:44,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:44,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:45,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37339136 bytes

[2021-11-16 14:22:45,079]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-16 14:22:45,079]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:46,144]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.336377 secs
	Report mapping result:
		klut_size()     :7352
		klut.num_gates():6889
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :305
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :5368
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 20881408 bytes

[2021-11-16 14:22:46,144]mapper_test.py:228:[INFO]: area: 6889 level: 15
[2021-11-17 16:35:24,047]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-17 16:35:24,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:24,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:24,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37609472 bytes

[2021-11-17 16:35:24,574]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-17 16:35:24,574]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:25,605]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.343623 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 21467136 bytes

[2021-11-17 16:35:25,606]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-18 10:17:52,891]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-18 10:17:52,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:52,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:53,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37322752 bytes

[2021-11-18 10:17:53,417]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-18 10:17:53,417]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:54,683]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.544379 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6893
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 23429120 bytes

[2021-11-18 10:17:54,684]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-23 16:10:43,710]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-23 16:10:43,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:43,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:44,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37539840 bytes

[2021-11-23 16:10:44,247]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-23 16:10:44,247]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:45,465]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.541166 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6893
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 23457792 bytes

[2021-11-23 16:10:45,466]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-23 16:41:41,733]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-23 16:41:41,733]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:41,733]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:42,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37486592 bytes

[2021-11-23 16:41:42,263]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-23 16:41:42,263]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:43,485]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.538495 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6893
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 23437312 bytes

[2021-11-23 16:41:43,486]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 11:38:17,079]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 11:38:17,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:17,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:17,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37912576 bytes

[2021-11-24 11:38:17,606]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 11:38:17,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:18,291]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.013474 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 20877312 bytes

[2021-11-24 11:38:18,291]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 12:01:31,510]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 12:01:31,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:31,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:32,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37699584 bytes

[2021-11-24 12:01:32,039]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 12:01:32,039]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:32,724]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.013259 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 20996096 bytes

[2021-11-24 12:01:32,724]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 12:05:06,174]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 12:05:06,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:06,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:06,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37818368 bytes

[2021-11-24 12:05:06,695]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 12:05:06,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:07,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.334958 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 21483520 bytes

[2021-11-24 12:05:07,704]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 12:10:51,878]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 12:10:51,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:51,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:52,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37732352 bytes

[2021-11-24 12:10:52,402]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 12:10:52,402]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:53,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
[i] total time =  0.11 secs
Mapping time: 0.10619 secs
	Report mapping result:
		klut_size()     :5401
		klut.num_gates():4938
		max delay       :28
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :989
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :3138
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 49459200 bytes

[2021-11-24 12:10:53,150]mapper_test.py:228:[INFO]: area: 4938 level: 28
[2021-11-24 12:57:04,669]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 12:57:04,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:04,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:05,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37482496 bytes

[2021-11-24 12:57:05,187]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 12:57:05,187]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:06,188]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.334301 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 21323776 bytes

[2021-11-24 12:57:06,189]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 13:05:14,657]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 13:05:14,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:14,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:15,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37568512 bytes

[2021-11-24 13:05:15,217]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 13:05:15,217]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:25,034]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.342622 secs
Mapping time: 0.544442 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 40652800 bytes

[2021-11-24 13:05:25,034]mapper_test.py:228:[INFO]: area: 6893 level: 15
[2021-11-24 13:28:35,103]mapper_test.py:79:[INFO]: run case "b20_1_comb"
[2021-11-24 13:28:35,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:35,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:35,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12906.  Ch =     0.  Total mem =    1.90 MB. Peak cut mem =    0.40 MB.
P:  Del =   15.00.  Ar =    6680.0.  Edge =    22272.  Cut =   105230.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5674.0.  Edge =    20667.  Cut =    98300.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5534.0.  Edge =    18892.  Cut =   104051.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5408.0.  Edge =    18623.  Cut =   104051.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5282.0.  Edge =    18311.  Cut =    78205.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5246.0.  Edge =    18227.  Cut =    78205.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5170.0.  Edge =    17601.  Cut =    77491.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5151.0.  Edge =    17570.  Cut =    77491.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5145.0.  Edge =    17563.  Cut =    77253.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %
Peak memory: 37556224 bytes

[2021-11-24 13:28:35,679]mapper_test.py:160:[INFO]: area: 5146 level: 15
[2021-11-24 13:28:35,679]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:44,595]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
Mapping time: 0.013013 secs
Mapping time: 0.023919 secs
	Report mapping result:
		klut_size()     :7356
		klut.num_gates():6893
		max delay       :15
		max area        :6828
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1480
		LUT fanins:3	 numbers :1695
		LUT fanins:4	 numbers :3717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v
	Peak memory: 40538112 bytes

[2021-11-24 13:28:44,595]mapper_test.py:228:[INFO]: area: 6893 level: 15
