module bitcompare #(parameter WIDTH=10) (a, b, out);
	input logic [WIDTH-1:0] a, b;
	output logic out;
	
	assign out = (a - b) > 0;
endmodule

module bitcompare_testbench();
	logic [9:0] a, b;
	logic out;
	
	bitcompare dut (.a, .b, .out);
	
	initial begin
		a=10'b0000000000; b=0000000001; #10;
		a=10'b0000000010; b=0000000101; #10;
		a=10'b0100000000; b=0000101011; #10;
		a=10'b1000000000; b=0010000001; #10;
		end
endmodule
