--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 17.595 ns
From           : nLBCS
To             : test:I0|DATAOUT[29]
From Clock     : --
To Clock       : DPCLK[0]
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.644 ns
From           : test:I0|CTTM_DATA_REG[0]
To             : D_CTTM[0]
From Clock     : DPCLK[0]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 15.676 ns
From           : OR_DEL[24]
To             : TST[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.026 ns
From           : LB[0]
To             : test:I0|CTTM_DATA_REG[0]
From Clock     : --
To Clock       : DPCLK[0]
Failed Paths   : 0

Type           : Clock Setup: 'cttm_pll:I1|altpll:altpll_component|_clk0'
Slack          : 0.372 ns
Required Time  : 300.03 MHz ( period = 3.333 ns )
Actual Time    : 337.72 MHz ( period = 2.961 ns )
From           : test:I0|DELAY_CNT[4]
To             : test:I0|DELAY_CNT[7]
From Clock     : cttm_pll:I1|altpll:altpll_component|_clk0
To Clock       : cttm_pll:I1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[0]'
Slack          : 10.536 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 69.14 MHz ( period = 14.464 ns )
From           : test:I0|ADDR_s[6]
To             : test:I0|DATAOUT[29]
From Clock     : DPCLK[0]
To Clock       : DPCLK[0]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[1]'
Slack          : 21.769 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 309.50 MHz ( period = 3.231 ns )
From           : test:I0|DPCLK_ON[1]
To             : test:I0|DPCLK_CNT_REG[1][15]
From Clock     : DPCLK[1]
To Clock       : DPCLK[1]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[7]'
Slack          : 22.108 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 345.78 MHz ( period = 2.892 ns )
From           : test:I0|DPCLK_ON[7]
To             : test:I0|DPCLK_CNT_REG[7][31]
From Clock     : DPCLK[7]
To Clock       : DPCLK[7]
Failed Paths   : 0

Type           : Clock Setup: 'SCLK'
Slack          : 22.417 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 387.15 MHz ( period = 2.583 ns )
From           : test:I0|SCLK_CNT_REG[1]
To             : test:I0|SCLK_CNT_REG[31]
From Clock     : SCLK
To Clock       : SCLK
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[5]'
Slack          : 22.417 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 387.15 MHz ( period = 2.583 ns )
From           : test:I0|DPCLK_CNT_REG[5][1]
To             : test:I0|DPCLK_CNT_REG[5][31]
From Clock     : DPCLK[5]
To Clock       : DPCLK[5]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[6]'
Slack          : 22.417 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 387.15 MHz ( period = 2.583 ns )
From           : test:I0|DPCLK_CNT_REG[6][1]
To             : test:I0|DPCLK_CNT_REG[6][31]
From Clock     : DPCLK[6]
To Clock       : DPCLK[6]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[3]'
Slack          : 22.417 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 387.15 MHz ( period = 2.583 ns )
From           : test:I0|DPCLK_CNT_REG[3][1]
To             : test:I0|DPCLK_CNT_REG[3][31]
From Clock     : DPCLK[3]
To Clock       : DPCLK[3]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[4]'
Slack          : 22.417 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 387.15 MHz ( period = 2.583 ns )
From           : test:I0|DPCLK_CNT_REG[4][1]
To             : test:I0|DPCLK_CNT_REG[4][31]
From Clock     : DPCLK[4]
To Clock       : DPCLK[4]
Failed Paths   : 0

Type           : Clock Setup: 'DPCLK[2]'
Slack          : 22.442 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : 390.93 MHz ( period = 2.558 ns )
From           : test:I0|DPCLK_CNT_REG[2][1]
To             : test:I0|DPCLK_CNT_REG[2][31]
From Clock     : DPCLK[2]
To Clock       : DPCLK[2]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[0]'
Slack          : 0.633 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|WREN_r
To             : test:I0|WREN_r
From Clock     : DPCLK[0]
To Clock       : DPCLK[0]
Failed Paths   : 0

Type           : Clock Hold: 'cttm_pll:I1|altpll:altpll_component|_clk0'
Slack          : 0.820 ns
Required Time  : 300.03 MHz ( period = 3.333 ns )
Actual Time    : N/A
From           : test:I0|STATE1.s1pdl
To             : test:I0|PDL_DELAY_REG[6]
From Clock     : cttm_pll:I1|altpll:altpll_component|_clk0
To Clock       : cttm_pll:I1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'SCLK'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|SCLK_CNT_REG[31]
To             : test:I0|SCLK_CNT_REG[31]
From Clock     : SCLK
To Clock       : SCLK
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[2]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[2][31]
To             : test:I0|DPCLK_CNT_REG[2][31]
From Clock     : DPCLK[2]
To Clock       : DPCLK[2]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[5]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[5][31]
To             : test:I0|DPCLK_CNT_REG[5][31]
From Clock     : DPCLK[5]
To Clock       : DPCLK[5]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[1]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[1][31]
To             : test:I0|DPCLK_CNT_REG[1][31]
From Clock     : DPCLK[1]
To Clock       : DPCLK[1]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[6]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[6][31]
To             : test:I0|DPCLK_CNT_REG[6][31]
From Clock     : DPCLK[6]
To Clock       : DPCLK[6]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[7]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[7][31]
To             : test:I0|DPCLK_CNT_REG[7][31]
From Clock     : DPCLK[7]
To Clock       : DPCLK[7]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[3]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[3][31]
To             : test:I0|DPCLK_CNT_REG[3][31]
From Clock     : DPCLK[3]
To Clock       : DPCLK[3]
Failed Paths   : 0

Type           : Clock Hold: 'DPCLK[4]'
Slack          : 0.861 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : test:I0|DPCLK_CNT_REG[4][31]
To             : test:I0|DPCLK_CNT_REG[4][31]
From Clock     : DPCLK[4]
To Clock       : DPCLK[4]
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

