5 18 1fd81 2 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always_latch2.vcd) 2 -o (always_latch2.cdd) 2 -v (always_latch2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always_latch2.v 8 24 1 
2 1 0 0 0 0 0 1 1000 0 0 1 1 b
2 2 0 0 0 0 0 29 1000 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 0 1 1000 0 0 1 1 c
2 4 0 0 0 0 0 29 1000 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 0 2b 1000 2 4 1 18 0 1 0 0 0 0
2 6 12 12 12 b 2 50 100a 5 0 1 18 0 1 0 0 0 0
2 7 13 13 13 b000b 0 1 1000 0 0 1 1 c
2 8 13 13 13 70007 0 1 1000 0 0 1 1 b
2 9 13 13 13 7000b 0 8 1000 7 8 1 18 0 1 0 0 0 0
2 10 13 13 13 20002 0 1 1400 0 0 1 1 a
2 11 13 13 13 2000b 1 38 2 9 10
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 6 1 11 0 6
4 11 6 6 6 6
3 1 main.u$0 "main.u$0" 0 always_latch2.v 15 22 1 
