# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "778ddb74"
attribute \hdlname "\\latch"
attribute \top 1
attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:18.1-66.10"
module \latch
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:23.9-23.10"
  wire input 2 \D
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:27.8-27.14"
  wire \D_IBUF
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:28.8-28.13"
  wire \GND_1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:24.10-24.11"
  wire output 3 \Q
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
  wire \Q_OBUF
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:31.8-31.13"
  wire \VCC_1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:22.9-22.11"
  wire input 1 \en
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:33.8-33.15"
  wire \en_IBUF
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:34.8-34.20"
  wire \en_IBUF_BUFG
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:38.5-40.20"
  cell \IBUF \D_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \D
    connect \O \D_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:41.7-42.19"
  cell \GND \GND
    connect \G \GND_1
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:43.8-45.15"
  cell \OBUF \Q_OBUF_inst
    connect \I \Q_OBUF
    connect \O \Q
  end
  attribute \XILINX_LEGACY_PRIM "LD"
  attribute \XILINX_TRANSFORM_PINMAP "VCC:GE GND:CLR"
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:50.5-55.20"
  cell \LDCE \Q_reg_reg
    parameter \INIT 1'0
    connect \CLR \GND_1
    connect \D \D_IBUF
    connect \G \en_IBUF_BUFG
    connect \GE \VCC_1
    connect \Q \Q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:56.7-57.19"
  cell \VCC \VCC
    connect \P \VCC_1
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:58.8-60.26"
  cell \BUFG \en_IBUF_BUFG_inst
    connect \I \en_IBUF
    connect \O \en_IBUF_BUFG
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:63.5-65.21"
  cell \IBUF \en_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \en
    connect \O \en_IBUF
  end
end
