@W: MO160 :"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd":299:4:299:5|Register bit tx_parity (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Sequential instance UART.COREUART_C0_0.make_TX.xmit_state[4] is reduced to a combinational gate by constant propagation.
@W: MO161 :"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Register bit xmit_state[5] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Register bit xmit_state[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT420 |Found inferred clock top_level|clk with period 10.00ns. Please declare a user-defined clock on port clk.
