
Lab_6_Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003378  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08003518  08003518  00013518  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003580  08003580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003588  08003588  00013588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800358c  0800358c  0001358c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000000  08003590  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001ac  20000078  08003608  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000224  08003608  00020224  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001545f  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002902  00000000  00000000  00035507  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006a6d  00000000  00000000  00037e09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000998  00000000  00000000  0003e878  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c98  00000000  00000000  0003f210  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005447  00000000  00000000  0003fea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003cb4  00000000  00000000  000452ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00048fa3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002190  00000000  00000000  00049020  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003500 	.word	0x08003500

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08003500 	.word	0x08003500

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b97a 	b.w	8000e20 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	468c      	mov	ip, r1
 8000b4a:	460d      	mov	r5, r1
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	9e08      	ldr	r6, [sp, #32]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d151      	bne.n	8000bf8 <__udivmoddi4+0xb4>
 8000b54:	428a      	cmp	r2, r1
 8000b56:	4617      	mov	r7, r2
 8000b58:	d96d      	bls.n	8000c36 <__udivmoddi4+0xf2>
 8000b5a:	fab2 fe82 	clz	lr, r2
 8000b5e:	f1be 0f00 	cmp.w	lr, #0
 8000b62:	d00b      	beq.n	8000b7c <__udivmoddi4+0x38>
 8000b64:	f1ce 0c20 	rsb	ip, lr, #32
 8000b68:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b6c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b70:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b74:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b78:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b7c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000b80:	0c25      	lsrs	r5, r4, #16
 8000b82:	fbbc f8fa 	udiv	r8, ip, sl
 8000b86:	fa1f f987 	uxth.w	r9, r7
 8000b8a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000b8e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000b92:	fb08 f309 	mul.w	r3, r8, r9
 8000b96:	42ab      	cmp	r3, r5
 8000b98:	d90a      	bls.n	8000bb0 <__udivmoddi4+0x6c>
 8000b9a:	19ed      	adds	r5, r5, r7
 8000b9c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ba0:	f080 8123 	bcs.w	8000dea <__udivmoddi4+0x2a6>
 8000ba4:	42ab      	cmp	r3, r5
 8000ba6:	f240 8120 	bls.w	8000dea <__udivmoddi4+0x2a6>
 8000baa:	f1a8 0802 	sub.w	r8, r8, #2
 8000bae:	443d      	add	r5, r7
 8000bb0:	1aed      	subs	r5, r5, r3
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000bb8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000bbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bc0:	fb00 f909 	mul.w	r9, r0, r9
 8000bc4:	45a1      	cmp	r9, r4
 8000bc6:	d909      	bls.n	8000bdc <__udivmoddi4+0x98>
 8000bc8:	19e4      	adds	r4, r4, r7
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	f080 810a 	bcs.w	8000de6 <__udivmoddi4+0x2a2>
 8000bd2:	45a1      	cmp	r9, r4
 8000bd4:	f240 8107 	bls.w	8000de6 <__udivmoddi4+0x2a2>
 8000bd8:	3802      	subs	r0, #2
 8000bda:	443c      	add	r4, r7
 8000bdc:	eba4 0409 	sub.w	r4, r4, r9
 8000be0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000be4:	2100      	movs	r1, #0
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	d061      	beq.n	8000cae <__udivmoddi4+0x16a>
 8000bea:	fa24 f40e 	lsr.w	r4, r4, lr
 8000bee:	2300      	movs	r3, #0
 8000bf0:	6034      	str	r4, [r6, #0]
 8000bf2:	6073      	str	r3, [r6, #4]
 8000bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf8:	428b      	cmp	r3, r1
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0xc8>
 8000bfc:	2e00      	cmp	r6, #0
 8000bfe:	d054      	beq.n	8000caa <__udivmoddi4+0x166>
 8000c00:	2100      	movs	r1, #0
 8000c02:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c06:	4608      	mov	r0, r1
 8000c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0c:	fab3 f183 	clz	r1, r3
 8000c10:	2900      	cmp	r1, #0
 8000c12:	f040 808e 	bne.w	8000d32 <__udivmoddi4+0x1ee>
 8000c16:	42ab      	cmp	r3, r5
 8000c18:	d302      	bcc.n	8000c20 <__udivmoddi4+0xdc>
 8000c1a:	4282      	cmp	r2, r0
 8000c1c:	f200 80fa 	bhi.w	8000e14 <__udivmoddi4+0x2d0>
 8000c20:	1a84      	subs	r4, r0, r2
 8000c22:	eb65 0503 	sbc.w	r5, r5, r3
 8000c26:	2001      	movs	r0, #1
 8000c28:	46ac      	mov	ip, r5
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	d03f      	beq.n	8000cae <__udivmoddi4+0x16a>
 8000c2e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	b912      	cbnz	r2, 8000c3e <__udivmoddi4+0xfa>
 8000c38:	2701      	movs	r7, #1
 8000c3a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c3e:	fab7 fe87 	clz	lr, r7
 8000c42:	f1be 0f00 	cmp.w	lr, #0
 8000c46:	d134      	bne.n	8000cb2 <__udivmoddi4+0x16e>
 8000c48:	1beb      	subs	r3, r5, r7
 8000c4a:	0c3a      	lsrs	r2, r7, #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	2101      	movs	r1, #1
 8000c52:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c56:	0c25      	lsrs	r5, r4, #16
 8000c58:	fb02 3318 	mls	r3, r2, r8, r3
 8000c5c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c60:	fb0c f308 	mul.w	r3, ip, r8
 8000c64:	42ab      	cmp	r3, r5
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x134>
 8000c68:	19ed      	adds	r5, r5, r7
 8000c6a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x132>
 8000c70:	42ab      	cmp	r3, r5
 8000c72:	f200 80d1 	bhi.w	8000e18 <__udivmoddi4+0x2d4>
 8000c76:	4680      	mov	r8, r0
 8000c78:	1aed      	subs	r5, r5, r3
 8000c7a:	b2a3      	uxth	r3, r4
 8000c7c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000c80:	fb02 5510 	mls	r5, r2, r0, r5
 8000c84:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c88:	fb0c fc00 	mul.w	ip, ip, r0
 8000c8c:	45a4      	cmp	ip, r4
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x15c>
 8000c90:	19e4      	adds	r4, r4, r7
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x15a>
 8000c98:	45a4      	cmp	ip, r4
 8000c9a:	f200 80b8 	bhi.w	8000e0e <__udivmoddi4+0x2ca>
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	eba4 040c 	sub.w	r4, r4, ip
 8000ca4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ca8:	e79d      	b.n	8000be6 <__udivmoddi4+0xa2>
 8000caa:	4631      	mov	r1, r6
 8000cac:	4630      	mov	r0, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	f1ce 0420 	rsb	r4, lr, #32
 8000cb6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000cba:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cbe:	fa20 f804 	lsr.w	r8, r0, r4
 8000cc2:	0c3a      	lsrs	r2, r7, #16
 8000cc4:	fa25 f404 	lsr.w	r4, r5, r4
 8000cc8:	ea48 0803 	orr.w	r8, r8, r3
 8000ccc:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cd0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cd4:	fb02 4411 	mls	r4, r2, r1, r4
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ce0:	fb01 f30c 	mul.w	r3, r1, ip
 8000ce4:	42ab      	cmp	r3, r5
 8000ce6:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cea:	d909      	bls.n	8000d00 <__udivmoddi4+0x1bc>
 8000cec:	19ed      	adds	r5, r5, r7
 8000cee:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cf2:	f080 808a 	bcs.w	8000e0a <__udivmoddi4+0x2c6>
 8000cf6:	42ab      	cmp	r3, r5
 8000cf8:	f240 8087 	bls.w	8000e0a <__udivmoddi4+0x2c6>
 8000cfc:	3902      	subs	r1, #2
 8000cfe:	443d      	add	r5, r7
 8000d00:	1aeb      	subs	r3, r5, r3
 8000d02:	fa1f f588 	uxth.w	r5, r8
 8000d06:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d0a:	fb02 3310 	mls	r3, r2, r0, r3
 8000d0e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d12:	fb00 f30c 	mul.w	r3, r0, ip
 8000d16:	42ab      	cmp	r3, r5
 8000d18:	d907      	bls.n	8000d2a <__udivmoddi4+0x1e6>
 8000d1a:	19ed      	adds	r5, r5, r7
 8000d1c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d20:	d26f      	bcs.n	8000e02 <__udivmoddi4+0x2be>
 8000d22:	42ab      	cmp	r3, r5
 8000d24:	d96d      	bls.n	8000e02 <__udivmoddi4+0x2be>
 8000d26:	3802      	subs	r0, #2
 8000d28:	443d      	add	r5, r7
 8000d2a:	1aeb      	subs	r3, r5, r3
 8000d2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d30:	e78f      	b.n	8000c52 <__udivmoddi4+0x10e>
 8000d32:	f1c1 0720 	rsb	r7, r1, #32
 8000d36:	fa22 f807 	lsr.w	r8, r2, r7
 8000d3a:	408b      	lsls	r3, r1
 8000d3c:	fa05 f401 	lsl.w	r4, r5, r1
 8000d40:	ea48 0303 	orr.w	r3, r8, r3
 8000d44:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d48:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d4c:	40fd      	lsrs	r5, r7
 8000d4e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d52:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d56:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d5a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d5e:	fa1f f883 	uxth.w	r8, r3
 8000d62:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d66:	fb09 f408 	mul.w	r4, r9, r8
 8000d6a:	42ac      	cmp	r4, r5
 8000d6c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d70:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d74:	d908      	bls.n	8000d88 <__udivmoddi4+0x244>
 8000d76:	18ed      	adds	r5, r5, r3
 8000d78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d7c:	d243      	bcs.n	8000e06 <__udivmoddi4+0x2c2>
 8000d7e:	42ac      	cmp	r4, r5
 8000d80:	d941      	bls.n	8000e06 <__udivmoddi4+0x2c2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	441d      	add	r5, r3
 8000d88:	1b2d      	subs	r5, r5, r4
 8000d8a:	fa1f fe8e 	uxth.w	lr, lr
 8000d8e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000d92:	fb0c 5510 	mls	r5, ip, r0, r5
 8000d96:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000d9a:	fb00 f808 	mul.w	r8, r0, r8
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	d907      	bls.n	8000db2 <__udivmoddi4+0x26e>
 8000da2:	18e4      	adds	r4, r4, r3
 8000da4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000da8:	d229      	bcs.n	8000dfe <__udivmoddi4+0x2ba>
 8000daa:	45a0      	cmp	r8, r4
 8000dac:	d927      	bls.n	8000dfe <__udivmoddi4+0x2ba>
 8000dae:	3802      	subs	r0, #2
 8000db0:	441c      	add	r4, r3
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	eba4 0408 	sub.w	r4, r4, r8
 8000dba:	fba0 8902 	umull	r8, r9, r0, r2
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c6      	mov	lr, r8
 8000dc2:	464d      	mov	r5, r9
 8000dc4:	d315      	bcc.n	8000df2 <__udivmoddi4+0x2ae>
 8000dc6:	d012      	beq.n	8000dee <__udivmoddi4+0x2aa>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x29c>
 8000dca:	ebba 030e 	subs.w	r3, sl, lr
 8000dce:	eb64 0405 	sbc.w	r4, r4, r5
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40cb      	lsrs	r3, r1
 8000dd8:	431f      	orrs	r7, r3
 8000dda:	40cc      	lsrs	r4, r1
 8000ddc:	6037      	str	r7, [r6, #0]
 8000dde:	6074      	str	r4, [r6, #4]
 8000de0:	2100      	movs	r1, #0
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	4618      	mov	r0, r3
 8000de8:	e6f8      	b.n	8000bdc <__udivmoddi4+0x98>
 8000dea:	4690      	mov	r8, r2
 8000dec:	e6e0      	b.n	8000bb0 <__udivmoddi4+0x6c>
 8000dee:	45c2      	cmp	sl, r8
 8000df0:	d2ea      	bcs.n	8000dc8 <__udivmoddi4+0x284>
 8000df2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df6:	eb69 0503 	sbc.w	r5, r9, r3
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7e4      	b.n	8000dc8 <__udivmoddi4+0x284>
 8000dfe:	4628      	mov	r0, r5
 8000e00:	e7d7      	b.n	8000db2 <__udivmoddi4+0x26e>
 8000e02:	4640      	mov	r0, r8
 8000e04:	e791      	b.n	8000d2a <__udivmoddi4+0x1e6>
 8000e06:	4681      	mov	r9, r0
 8000e08:	e7be      	b.n	8000d88 <__udivmoddi4+0x244>
 8000e0a:	4601      	mov	r1, r0
 8000e0c:	e778      	b.n	8000d00 <__udivmoddi4+0x1bc>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	443c      	add	r4, r7
 8000e12:	e745      	b.n	8000ca0 <__udivmoddi4+0x15c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e708      	b.n	8000c2a <__udivmoddi4+0xe6>
 8000e18:	f1a8 0802 	sub.w	r8, r8, #2
 8000e1c:	443d      	add	r5, r7
 8000e1e:	e72b      	b.n	8000c78 <__udivmoddi4+0x134>

08000e20 <__aeabi_idiv0>:
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop

08000e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e24:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e26:	4a0e      	ldr	r2, [pc, #56]	; (8000e60 <HAL_InitTick+0x3c>)
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <HAL_InitTick+0x40>)
{
 8000e2a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e2c:	7818      	ldrb	r0, [r3, #0]
 8000e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e32:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e36:	6810      	ldr	r0, [r2, #0]
 8000e38:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e3c:	f000 fa54 	bl	80012e8 <HAL_SYSTICK_Config>
 8000e40:	4604      	mov	r4, r0
 8000e42:	b958      	cbnz	r0, 8000e5c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e44:	2d0f      	cmp	r5, #15
 8000e46:	d809      	bhi.n	8000e5c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e48:	4602      	mov	r2, r0
 8000e4a:	4629      	mov	r1, r5
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f000 fa0a 	bl	8001268 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <HAL_InitTick+0x44>)
 8000e56:	4620      	mov	r0, r4
 8000e58:	601d      	str	r5, [r3, #0]
 8000e5a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e5c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e5e:	bd38      	pop	{r3, r4, r5, pc}
 8000e60:	2000000c 	.word	0x2000000c
 8000e64:	20000000 	.word	0x20000000
 8000e68:	20000004 	.word	0x20000004

08000e6c <HAL_Init>:
{
 8000e6c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <HAL_Init+0x30>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e76:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e7e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e86:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e88:	2003      	movs	r0, #3
 8000e8a:	f000 f9db 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f7ff ffc8 	bl	8000e24 <HAL_InitTick>
  HAL_MspInit();
 8000e94:	f001 fc2c 	bl	80026f0 <HAL_MspInit>
}
 8000e98:	2000      	movs	r0, #0
 8000e9a:	bd08      	pop	{r3, pc}
 8000e9c:	40023c00 	.word	0x40023c00

08000ea0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ea0:	4a03      	ldr	r2, [pc, #12]	; (8000eb0 <HAL_IncTick+0x10>)
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <HAL_IncTick+0x14>)
 8000ea4:	6811      	ldr	r1, [r2, #0]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	440b      	add	r3, r1
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	200000ac 	.word	0x200000ac
 8000eb4:	20000000 	.word	0x20000000

08000eb8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000eb8:	4b01      	ldr	r3, [pc, #4]	; (8000ec0 <HAL_GetTick+0x8>)
 8000eba:	6818      	ldr	r0, [r3, #0]
}
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	200000ac 	.word	0x200000ac

08000ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ec4:	b538      	push	{r3, r4, r5, lr}
 8000ec6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ec8:	f7ff fff6 	bl	8000eb8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ecc:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000ece:	bf1c      	itt	ne
 8000ed0:	4b05      	ldrne	r3, [pc, #20]	; (8000ee8 <HAL_Delay+0x24>)
 8000ed2:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000ed4:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000ed6:	bf18      	it	ne
 8000ed8:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eda:	f7ff ffed 	bl	8000eb8 <HAL_GetTick>
 8000ede:	1b40      	subs	r0, r0, r5
 8000ee0:	4284      	cmp	r4, r0
 8000ee2:	d8fa      	bhi.n	8000eda <HAL_Delay+0x16>
  {
  }
}
 8000ee4:	bd38      	pop	{r3, r4, r5, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000000 	.word	0x20000000

08000eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000eec:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000eee:	4604      	mov	r4, r0
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	f000 8099 	beq.w	8001028 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000ef6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000ef8:	b923      	cbnz	r3, 8000f04 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000efa:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000efc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f00:	f001 fc3e 	bl	8002780 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f06:	06db      	lsls	r3, r3, #27
 8000f08:	f100 808c 	bmi.w	8001024 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f12:	f023 0302 	bic.w	r3, r3, #2
 8000f16:	f043 0302 	orr.w	r3, r3, #2
 8000f1a:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000f1c:	4b43      	ldr	r3, [pc, #268]	; (800102c <HAL_ADC_Init+0x140>)
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000f24:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	6861      	ldr	r1, [r4, #4]
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f2e:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f30:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f32:	685a      	ldr	r2, [r3, #4]
 8000f34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f42:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f44:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f46:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000f4a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f4c:	685a      	ldr	r2, [r3, #4]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f52:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f54:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f5c:	689a      	ldr	r2, [r3, #8]
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f62:	4933      	ldr	r1, [pc, #204]	; (8001030 <HAL_ADC_Init+0x144>)
 8000f64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f66:	428a      	cmp	r2, r1
 8000f68:	d050      	beq.n	800100c <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f6a:	6899      	ldr	r1, [r3, #8]
 8000f6c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000f70:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000f72:	6899      	ldr	r1, [r3, #8]
 8000f74:	430a      	orrs	r2, r1
 8000f76:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f78:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f86:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f88:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000f8a:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f8c:	f022 0202 	bic.w	r2, r2, #2
 8000f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000f92:	689a      	ldr	r2, [r3, #8]
 8000f94:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000f98:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f9a:	6a22      	ldr	r2, [r4, #32]
 8000f9c:	2a00      	cmp	r2, #0
 8000f9e:	d03d      	beq.n	800101c <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fa0:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fa2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fa8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000fb0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	3901      	subs	r1, #1
 8000fb6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000fba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000fbe:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000fc0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000fc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fc8:	3901      	subs	r1, #1
 8000fca:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000fce:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000fd0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000fd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000fd4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000fe0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000fe2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fe4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fec:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000fee:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000ff0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000ff4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000ff6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000ff8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ffa:	f023 0303 	bic.w	r3, r3, #3
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001004:	2300      	movs	r3, #0
 8001006:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800100a:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001012:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001014:	689a      	ldr	r2, [r3, #8]
 8001016:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800101a:	e7b4      	b.n	8000f86 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001022:	e7ca      	b.n	8000fba <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8001024:	2001      	movs	r0, #1
 8001026:	e7ed      	b.n	8001004 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001028:	2001      	movs	r0, #1
}
 800102a:	bd10      	pop	{r4, pc}
 800102c:	40012300 	.word	0x40012300
 8001030:	0f000001 	.word	0x0f000001

08001034 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001034:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001038:	2b01      	cmp	r3, #1
 800103a:	d017      	beq.n	800106c <HAL_ADC_Stop+0x38>
 800103c:	2301      	movs	r3, #1
 800103e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8001042:	6803      	ldr	r3, [r0, #0]
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	f022 0201 	bic.w	r2, r2, #1
 800104a:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	07db      	lsls	r3, r3, #31
 8001050:	d407      	bmi.n	8001062 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 8001052:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001054:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001058:	f023 0301 	bic.w	r3, r3, #1
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001062:	2300      	movs	r3, #0
 8001064:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001068:	4618      	mov	r0, r3
 800106a:	4770      	bx	lr
  __HAL_LOCK(hadc);
 800106c:	2002      	movs	r0, #2
}
 800106e:	4770      	bx	lr

08001070 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001070:	6803      	ldr	r3, [r0, #0]
 8001072:	689a      	ldr	r2, [r3, #8]
{
 8001074:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001076:	0556      	lsls	r6, r2, #21
{
 8001078:	4604      	mov	r4, r0
 800107a:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800107c:	d50b      	bpl.n	8001096 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800107e:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001080:	05d8      	lsls	r0, r3, #23
 8001082:	d508      	bpl.n	8001096 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001084:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001086:	f043 0320 	orr.w	r3, r3, #32
 800108a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 800108c:	2300      	movs	r3, #0
 800108e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8001092:	2001      	movs	r0, #1
 8001094:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8001096:	f7ff ff0f 	bl	8000eb8 <HAL_GetTick>
 800109a:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800109c:	6823      	ldr	r3, [r4, #0]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	0792      	lsls	r2, r2, #30
 80010a2:	d50c      	bpl.n	80010be <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010a4:	f06f 0212 	mvn.w	r2, #18
 80010a8:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80010ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010b0:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80010b8:	d013      	beq.n	80010e2 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 80010ba:	2000      	movs	r0, #0
 80010bc:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80010be:	1c69      	adds	r1, r5, #1
 80010c0:	d0ed      	beq.n	800109e <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80010c2:	b945      	cbnz	r5, 80010d6 <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80010c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010c6:	f043 0304 	orr.w	r3, r3, #4
 80010ca:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80010cc:	2300      	movs	r3, #0
 80010ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80010d2:	2003      	movs	r0, #3
 80010d4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80010d6:	f7ff feef 	bl	8000eb8 <HAL_GetTick>
 80010da:	1b80      	subs	r0, r0, r6
 80010dc:	4285      	cmp	r5, r0
 80010de:	d2dd      	bcs.n	800109c <HAL_ADC_PollForConversion+0x2c>
 80010e0:	e7f0      	b.n	80010c4 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010e2:	69a2      	ldr	r2, [r4, #24]
 80010e4:	2a00      	cmp	r2, #0
 80010e6:	d1e8      	bne.n	80010ba <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010ea:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80010ee:	d002      	beq.n	80010f6 <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80010f0:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010f2:	055b      	lsls	r3, r3, #21
 80010f4:	d4e1      	bmi.n	80010ba <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010fc:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010fe:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001100:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001104:	d1d9      	bne.n	80010ba <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001106:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800110e:	bd70      	pop	{r4, r5, r6, pc}

08001110 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001110:	6803      	ldr	r3, [r0, #0]
 8001112:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001114:	4770      	bx	lr
	...

08001118 <HAL_ADC_ConfigChannel>:
{
 8001118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800111a:	2300      	movs	r3, #0
 800111c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800111e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001122:	2b01      	cmp	r3, #1
 8001124:	f000 8083 	beq.w	800122e <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001128:	680d      	ldr	r5, [r1, #0]
 800112a:	6804      	ldr	r4, [r0, #0]
 800112c:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800112e:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001130:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001132:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001136:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001138:	d92a      	bls.n	8001190 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800113a:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800113e:	68e7      	ldr	r7, [r4, #12]
 8001140:	3b1e      	subs	r3, #30
 8001142:	f04f 0e07 	mov.w	lr, #7
 8001146:	fa0e fe03 	lsl.w	lr, lr, r3
 800114a:	ea27 070e 	bic.w	r7, r7, lr
 800114e:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001150:	68e7      	ldr	r7, [r4, #12]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	433b      	orrs	r3, r7
 8001158:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800115a:	684a      	ldr	r2, [r1, #4]
 800115c:	2a06      	cmp	r2, #6
 800115e:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001162:	d825      	bhi.n	80011b0 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001164:	4413      	add	r3, r2
 8001166:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001168:	1f59      	subs	r1, r3, #5
 800116a:	231f      	movs	r3, #31
 800116c:	408b      	lsls	r3, r1
 800116e:	ea27 0303 	bic.w	r3, r7, r3
 8001172:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001174:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001176:	fa06 f101 	lsl.w	r1, r6, r1
 800117a:	4311      	orrs	r1, r2
 800117c:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800117e:	4b2d      	ldr	r3, [pc, #180]	; (8001234 <HAL_ADC_ConfigChannel+0x11c>)
 8001180:	429c      	cmp	r4, r3
 8001182:	d034      	beq.n	80011ee <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001184:	2300      	movs	r3, #0
 8001186:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800118a:	4618      	mov	r0, r3
}
 800118c:	b003      	add	sp, #12
 800118e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001190:	6927      	ldr	r7, [r4, #16]
 8001192:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001196:	f04f 0e07 	mov.w	lr, #7
 800119a:	fa0e fe03 	lsl.w	lr, lr, r3
 800119e:	ea27 070e 	bic.w	r7, r7, lr
 80011a2:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011a4:	6927      	ldr	r7, [r4, #16]
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	433b      	orrs	r3, r7
 80011ac:	6123      	str	r3, [r4, #16]
 80011ae:	e7d4      	b.n	800115a <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80011b0:	2a0c      	cmp	r2, #12
 80011b2:	d80e      	bhi.n	80011d2 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011b4:	4413      	add	r3, r2
 80011b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80011b8:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80011bc:	231f      	movs	r3, #31
 80011be:	4093      	lsls	r3, r2
 80011c0:	ea21 0303 	bic.w	r3, r1, r3
 80011c4:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80011c8:	fa06 f202 	lsl.w	r2, r6, r2
 80011cc:	431a      	orrs	r2, r3
 80011ce:	6322      	str	r2, [r4, #48]	; 0x30
 80011d0:	e7d5      	b.n	800117e <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80011d2:	4413      	add	r3, r2
 80011d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80011d6:	3b41      	subs	r3, #65	; 0x41
 80011d8:	221f      	movs	r2, #31
 80011da:	409a      	lsls	r2, r3
 80011dc:	ea21 0202 	bic.w	r2, r1, r2
 80011e0:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011e4:	fa06 f103 	lsl.w	r1, r6, r3
 80011e8:	4311      	orrs	r1, r2
 80011ea:	62e1      	str	r1, [r4, #44]	; 0x2c
 80011ec:	e7c7      	b.n	800117e <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80011ee:	2d12      	cmp	r5, #18
 80011f0:	d104      	bne.n	80011fc <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80011f2:	4a11      	ldr	r2, [pc, #68]	; (8001238 <HAL_ADC_ConfigChannel+0x120>)
 80011f4:	6853      	ldr	r3, [r2, #4]
 80011f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011fa:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80011fc:	f1a5 0310 	sub.w	r3, r5, #16
 8001200:	2b01      	cmp	r3, #1
 8001202:	d8bf      	bhi.n	8001184 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001204:	4a0c      	ldr	r2, [pc, #48]	; (8001238 <HAL_ADC_ConfigChannel+0x120>)
 8001206:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001208:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800120a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800120e:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001210:	d1b8      	bne.n	8001184 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_ADC_ConfigChannel+0x124>)
 8001214:	4a0a      	ldr	r2, [pc, #40]	; (8001240 <HAL_ADC_ConfigChannel+0x128>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	fbb3 f2f2 	udiv	r2, r3, r2
 800121c:	230a      	movs	r3, #10
 800121e:	4353      	muls	r3, r2
        counter--;
 8001220:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001222:	9b01      	ldr	r3, [sp, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0ad      	beq.n	8001184 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001228:	9b01      	ldr	r3, [sp, #4]
 800122a:	3b01      	subs	r3, #1
 800122c:	e7f8      	b.n	8001220 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800122e:	2002      	movs	r0, #2
 8001230:	e7ac      	b.n	800118c <HAL_ADC_ConfigChannel+0x74>
 8001232:	bf00      	nop
 8001234:	40012000 	.word	0x40012000
 8001238:	40012300 	.word	0x40012300
 800123c:	2000000c 	.word	0x2000000c
 8001240:	000f4240 	.word	0x000f4240

08001244 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001244:	4a07      	ldr	r2, [pc, #28]	; (8001264 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001246:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001248:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800124c:	041b      	lsls	r3, r3, #16
 800124e:	0c1b      	lsrs	r3, r3, #16
 8001250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001254:	0200      	lsls	r0, r0, #8
 8001256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800125a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800125e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001260:	60d3      	str	r3, [r2, #12]
 8001262:	4770      	bx	lr
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001268:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126a:	b530      	push	{r4, r5, lr}
 800126c:	68dc      	ldr	r4, [r3, #12]
 800126e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001272:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001276:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001278:	2b04      	cmp	r3, #4
 800127a:	bf28      	it	cs
 800127c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001280:	f04f 0501 	mov.w	r5, #1
 8001284:	fa05 f303 	lsl.w	r3, r5, r3
 8001288:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128c:	bf8c      	ite	hi
 800128e:	3c03      	subhi	r4, #3
 8001290:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001292:	4019      	ands	r1, r3
 8001294:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001296:	fa05 f404 	lsl.w	r4, r5, r4
 800129a:	3c01      	subs	r4, #1
 800129c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800129e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a0:	ea42 0201 	orr.w	r2, r2, r1
 80012a4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	bfaf      	iteee	ge
 80012aa:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	f000 000f 	andlt.w	r0, r0, #15
 80012b2:	4b06      	ldrlt	r3, [pc, #24]	; (80012cc <HAL_NVIC_SetPriority+0x64>)
 80012b4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b6:	bfa5      	ittet	ge
 80012b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80012bc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80012c4:	bd30      	pop	{r4, r5, pc}
 80012c6:	bf00      	nop
 80012c8:	e000ed00 	.word	0xe000ed00
 80012cc:	e000ed14 	.word	0xe000ed14

080012d0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012d0:	0942      	lsrs	r2, r0, #5
 80012d2:	2301      	movs	r3, #1
 80012d4:	f000 001f 	and.w	r0, r0, #31
 80012d8:	fa03 f000 	lsl.w	r0, r3, r0
 80012dc:	4b01      	ldr	r3, [pc, #4]	; (80012e4 <HAL_NVIC_EnableIRQ+0x14>)
 80012de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80012e2:	4770      	bx	lr
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e8:	3801      	subs	r0, #1
 80012ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80012ee:	d20a      	bcs.n	8001306 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f2:	4a07      	ldr	r2, [pc, #28]	; (8001310 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f6:	21f0      	movs	r1, #240	; 0xf0
 80012f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001300:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001306:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001316:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001318:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800131a:	bf0c      	ite	eq
 800131c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001320:	f022 0204 	bicne.w	r2, r2, #4
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	4770      	bx	lr
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800132c:	4770      	bx	lr

0800132e <HAL_SYSTICK_IRQHandler>:
{
 800132e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001330:	f7ff fffc 	bl	800132c <HAL_SYSTICK_Callback>
 8001334:	bd08      	pop	{r3, pc}
	...

08001338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800133c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800133e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001340:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80014e0 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001344:	4a64      	ldr	r2, [pc, #400]	; (80014d8 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001346:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8001348:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134c:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001350:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001354:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8001358:	42b7      	cmp	r7, r6
 800135a:	f040 80ad 	bne.w	80014b8 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800135e:	684c      	ldr	r4, [r1, #4]
 8001360:	f024 0a10 	bic.w	sl, r4, #16
 8001364:	f1ba 0f02 	cmp.w	sl, #2
 8001368:	d116      	bne.n	8001398 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 800136a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800136e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001372:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001376:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800137a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800137e:	f04f 0e0f 	mov.w	lr, #15
 8001382:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001386:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800138a:	690d      	ldr	r5, [r1, #16]
 800138c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001390:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001394:	f8cc 5020 	str.w	r5, [ip, #32]
 8001398:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800139c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800139e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013a2:	fa05 f50c 	lsl.w	r5, r5, ip
 80013a6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a8:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ac:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013b0:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013b4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013b8:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013bc:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013c0:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 80013c2:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013c6:	d815      	bhi.n	80013f4 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80013c8:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013cc:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013d0:	68cd      	ldr	r5, [r1, #12]
 80013d2:	fa05 fa0c 	lsl.w	sl, r5, ip
 80013d6:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80013da:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80013de:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013e2:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013e6:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80013ea:	fa0e fe03 	lsl.w	lr, lr, r3
 80013ee:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80013f2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013f4:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013f6:	9d00      	ldr	r5, [sp, #0]
 80013f8:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013fa:	688f      	ldr	r7, [r1, #8]
 80013fc:	fa07 f70c 	lsl.w	r7, r7, ip
 8001400:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001402:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001404:	00e5      	lsls	r5, r4, #3
 8001406:	d557      	bpl.n	80014b8 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001408:	f04f 0b00 	mov.w	fp, #0
 800140c:	f8cd b00c 	str.w	fp, [sp, #12]
 8001410:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001414:	4d31      	ldr	r5, [pc, #196]	; (80014dc <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001416:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800141a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800141e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001422:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001426:	9703      	str	r7, [sp, #12]
 8001428:	9f03      	ldr	r7, [sp, #12]
 800142a:	f023 0703 	bic.w	r7, r3, #3
 800142e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001432:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001436:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800143a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800143e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001442:	f04f 0e0f 	mov.w	lr, #15
 8001446:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800144a:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800144c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001450:	d039      	beq.n	80014c6 <HAL_GPIO_Init+0x18e>
 8001452:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001456:	42a8      	cmp	r0, r5
 8001458:	d037      	beq.n	80014ca <HAL_GPIO_Init+0x192>
 800145a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800145e:	42a8      	cmp	r0, r5
 8001460:	d035      	beq.n	80014ce <HAL_GPIO_Init+0x196>
 8001462:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001466:	42a8      	cmp	r0, r5
 8001468:	d033      	beq.n	80014d2 <HAL_GPIO_Init+0x19a>
 800146a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800146e:	42a8      	cmp	r0, r5
 8001470:	bf14      	ite	ne
 8001472:	2507      	movne	r5, #7
 8001474:	2504      	moveq	r5, #4
 8001476:	fa05 f50c 	lsl.w	r5, r5, ip
 800147a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800147e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001480:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001482:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001484:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001488:	bf0c      	ite	eq
 800148a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800148c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800148e:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001490:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001492:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001496:	bf0c      	ite	eq
 8001498:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800149a:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800149c:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800149e:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014a0:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80014a4:	bf0c      	ite	eq
 80014a6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014a8:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80014aa:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80014ac:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ae:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80014b0:	bf54      	ite	pl
 80014b2:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80014b4:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80014b6:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014b8:	3301      	adds	r3, #1
 80014ba:	2b10      	cmp	r3, #16
 80014bc:	f47f af47 	bne.w	800134e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80014c0:	b005      	add	sp, #20
 80014c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014c6:	465d      	mov	r5, fp
 80014c8:	e7d5      	b.n	8001476 <HAL_GPIO_Init+0x13e>
 80014ca:	2501      	movs	r5, #1
 80014cc:	e7d3      	b.n	8001476 <HAL_GPIO_Init+0x13e>
 80014ce:	2502      	movs	r5, #2
 80014d0:	e7d1      	b.n	8001476 <HAL_GPIO_Init+0x13e>
 80014d2:	2503      	movs	r5, #3
 80014d4:	e7cf      	b.n	8001476 <HAL_GPIO_Init+0x13e>
 80014d6:	bf00      	nop
 80014d8:	40013c00 	.word	0x40013c00
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40023800 	.word	0x40023800

080014e4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014e4:	6903      	ldr	r3, [r0, #16]
 80014e6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80014e8:	bf14      	ite	ne
 80014ea:	2001      	movne	r0, #1
 80014ec:	2000      	moveq	r0, #0
 80014ee:	4770      	bx	lr

080014f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f0:	b10a      	cbz	r2, 80014f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014f2:	6181      	str	r1, [r0, #24]
 80014f4:	4770      	bx	lr
 80014f6:	0409      	lsls	r1, r1, #16
 80014f8:	e7fb      	b.n	80014f2 <HAL_GPIO_WritePin+0x2>

080014fa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80014fa:	6943      	ldr	r3, [r0, #20]
 80014fc:	4059      	eors	r1, r3
 80014fe:	6141      	str	r1, [r0, #20]
 8001500:	4770      	bx	lr
	...

08001504 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001504:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001508:	4604      	mov	r4, r0
 800150a:	b918      	cbnz	r0, 8001514 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800150c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800150e:	b002      	add	sp, #8
 8001510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001514:	6803      	ldr	r3, [r0, #0]
 8001516:	07dd      	lsls	r5, r3, #31
 8001518:	d410      	bmi.n	800153c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151a:	6823      	ldr	r3, [r4, #0]
 800151c:	0798      	lsls	r0, r3, #30
 800151e:	d458      	bmi.n	80015d2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001520:	6823      	ldr	r3, [r4, #0]
 8001522:	071a      	lsls	r2, r3, #28
 8001524:	f100 809a 	bmi.w	800165c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001528:	6823      	ldr	r3, [r4, #0]
 800152a:	075b      	lsls	r3, r3, #29
 800152c:	f100 80b8 	bmi.w	80016a0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001530:	69a2      	ldr	r2, [r4, #24]
 8001532:	2a00      	cmp	r2, #0
 8001534:	f040 8119 	bne.w	800176a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001538:	2000      	movs	r0, #0
 800153a:	e7e8      	b.n	800150e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800153c:	4ba6      	ldr	r3, [pc, #664]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 800153e:	689a      	ldr	r2, [r3, #8]
 8001540:	f002 020c 	and.w	r2, r2, #12
 8001544:	2a04      	cmp	r2, #4
 8001546:	d007      	beq.n	8001558 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001548:	689a      	ldr	r2, [r3, #8]
 800154a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800154e:	2a08      	cmp	r2, #8
 8001550:	d10a      	bne.n	8001568 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	0259      	lsls	r1, r3, #9
 8001556:	d507      	bpl.n	8001568 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001558:	4b9f      	ldr	r3, [pc, #636]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	039a      	lsls	r2, r3, #14
 800155e:	d5dc      	bpl.n	800151a <HAL_RCC_OscConfig+0x16>
 8001560:	6863      	ldr	r3, [r4, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1d9      	bne.n	800151a <HAL_RCC_OscConfig+0x16>
 8001566:	e7d1      	b.n	800150c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001568:	6863      	ldr	r3, [r4, #4]
 800156a:	4d9b      	ldr	r5, [pc, #620]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d111      	bne.n	8001596 <HAL_RCC_OscConfig+0x92>
 8001572:	682b      	ldr	r3, [r5, #0]
 8001574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001578:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800157a:	f7ff fc9d 	bl	8000eb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157e:	4d96      	ldr	r5, [pc, #600]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001580:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001582:	682b      	ldr	r3, [r5, #0]
 8001584:	039b      	lsls	r3, r3, #14
 8001586:	d4c8      	bmi.n	800151a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001588:	f7ff fc96 	bl	8000eb8 <HAL_GetTick>
 800158c:	1b80      	subs	r0, r0, r6
 800158e:	2864      	cmp	r0, #100	; 0x64
 8001590:	d9f7      	bls.n	8001582 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001592:	2003      	movs	r0, #3
 8001594:	e7bb      	b.n	800150e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001596:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800159a:	d104      	bne.n	80015a6 <HAL_RCC_OscConfig+0xa2>
 800159c:	682b      	ldr	r3, [r5, #0]
 800159e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a2:	602b      	str	r3, [r5, #0]
 80015a4:	e7e5      	b.n	8001572 <HAL_RCC_OscConfig+0x6e>
 80015a6:	682a      	ldr	r2, [r5, #0]
 80015a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80015ac:	602a      	str	r2, [r5, #0]
 80015ae:	682a      	ldr	r2, [r5, #0]
 80015b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80015b4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1df      	bne.n	800157a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80015ba:	f7ff fc7d 	bl	8000eb8 <HAL_GetTick>
 80015be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c0:	682b      	ldr	r3, [r5, #0]
 80015c2:	039f      	lsls	r7, r3, #14
 80015c4:	d5a9      	bpl.n	800151a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015c6:	f7ff fc77 	bl	8000eb8 <HAL_GetTick>
 80015ca:	1b80      	subs	r0, r0, r6
 80015cc:	2864      	cmp	r0, #100	; 0x64
 80015ce:	d9f7      	bls.n	80015c0 <HAL_RCC_OscConfig+0xbc>
 80015d0:	e7df      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015d2:	4b81      	ldr	r3, [pc, #516]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	f012 0f0c 	tst.w	r2, #12
 80015da:	d007      	beq.n	80015ec <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015dc:	689a      	ldr	r2, [r3, #8]
 80015de:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015e2:	2a08      	cmp	r2, #8
 80015e4:	d111      	bne.n	800160a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	025e      	lsls	r6, r3, #9
 80015ea:	d40e      	bmi.n	800160a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ec:	4b7a      	ldr	r3, [pc, #488]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	0795      	lsls	r5, r2, #30
 80015f2:	d502      	bpl.n	80015fa <HAL_RCC_OscConfig+0xf6>
 80015f4:	68e2      	ldr	r2, [r4, #12]
 80015f6:	2a01      	cmp	r2, #1
 80015f8:	d188      	bne.n	800150c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	6921      	ldr	r1, [r4, #16]
 80015fe:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001602:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001606:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001608:	e78a      	b.n	8001520 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800160a:	68e2      	ldr	r2, [r4, #12]
 800160c:	4b73      	ldr	r3, [pc, #460]	; (80017dc <HAL_RCC_OscConfig+0x2d8>)
 800160e:	b1b2      	cbz	r2, 800163e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001610:	2201      	movs	r2, #1
 8001612:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001614:	f7ff fc50 	bl	8000eb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001618:	4d6f      	ldr	r5, [pc, #444]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800161a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161c:	682b      	ldr	r3, [r5, #0]
 800161e:	0798      	lsls	r0, r3, #30
 8001620:	d507      	bpl.n	8001632 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001622:	682b      	ldr	r3, [r5, #0]
 8001624:	6922      	ldr	r2, [r4, #16]
 8001626:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800162a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800162e:	602b      	str	r3, [r5, #0]
 8001630:	e776      	b.n	8001520 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001632:	f7ff fc41 	bl	8000eb8 <HAL_GetTick>
 8001636:	1b80      	subs	r0, r0, r6
 8001638:	2802      	cmp	r0, #2
 800163a:	d9ef      	bls.n	800161c <HAL_RCC_OscConfig+0x118>
 800163c:	e7a9      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800163e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001640:	f7ff fc3a 	bl	8000eb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001644:	4d64      	ldr	r5, [pc, #400]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001646:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001648:	682b      	ldr	r3, [r5, #0]
 800164a:	0799      	lsls	r1, r3, #30
 800164c:	f57f af68 	bpl.w	8001520 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001650:	f7ff fc32 	bl	8000eb8 <HAL_GetTick>
 8001654:	1b80      	subs	r0, r0, r6
 8001656:	2802      	cmp	r0, #2
 8001658:	d9f6      	bls.n	8001648 <HAL_RCC_OscConfig+0x144>
 800165a:	e79a      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800165c:	6962      	ldr	r2, [r4, #20]
 800165e:	4b60      	ldr	r3, [pc, #384]	; (80017e0 <HAL_RCC_OscConfig+0x2dc>)
 8001660:	b17a      	cbz	r2, 8001682 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001662:	2201      	movs	r2, #1
 8001664:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001666:	f7ff fc27 	bl	8000eb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166a:	4d5b      	ldr	r5, [pc, #364]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800166c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001670:	079f      	lsls	r7, r3, #30
 8001672:	f53f af59 	bmi.w	8001528 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001676:	f7ff fc1f 	bl	8000eb8 <HAL_GetTick>
 800167a:	1b80      	subs	r0, r0, r6
 800167c:	2802      	cmp	r0, #2
 800167e:	d9f6      	bls.n	800166e <HAL_RCC_OscConfig+0x16a>
 8001680:	e787      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001682:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001684:	f7ff fc18 	bl	8000eb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001688:	4d53      	ldr	r5, [pc, #332]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800168a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800168c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800168e:	0798      	lsls	r0, r3, #30
 8001690:	f57f af4a 	bpl.w	8001528 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001694:	f7ff fc10 	bl	8000eb8 <HAL_GetTick>
 8001698:	1b80      	subs	r0, r0, r6
 800169a:	2802      	cmp	r0, #2
 800169c:	d9f6      	bls.n	800168c <HAL_RCC_OscConfig+0x188>
 800169e:	e778      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016a0:	4b4d      	ldr	r3, [pc, #308]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 80016a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016a4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80016a8:	d128      	bne.n	80016fc <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	9201      	str	r2, [sp, #4]
 80016ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016b2:	641a      	str	r2, [r3, #64]	; 0x40
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80016be:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c0:	4d48      	ldr	r5, [pc, #288]	; (80017e4 <HAL_RCC_OscConfig+0x2e0>)
 80016c2:	682b      	ldr	r3, [r5, #0]
 80016c4:	05d9      	lsls	r1, r3, #23
 80016c6:	d51b      	bpl.n	8001700 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c8:	68a3      	ldr	r3, [r4, #8]
 80016ca:	4d43      	ldr	r5, [pc, #268]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d127      	bne.n	8001720 <HAL_RCC_OscConfig+0x21c>
 80016d0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80016d8:	f7ff fbee 	bl	8000eb8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016dc:	4d3e      	ldr	r5, [pc, #248]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80016de:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80016e6:	079b      	lsls	r3, r3, #30
 80016e8:	d539      	bpl.n	800175e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80016ea:	2e00      	cmp	r6, #0
 80016ec:	f43f af20 	beq.w	8001530 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f0:	4a39      	ldr	r2, [pc, #228]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 80016f2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80016f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f8:	6413      	str	r3, [r2, #64]	; 0x40
 80016fa:	e719      	b.n	8001530 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80016fc:	2600      	movs	r6, #0
 80016fe:	e7df      	b.n	80016c0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001700:	682b      	ldr	r3, [r5, #0]
 8001702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001706:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001708:	f7ff fbd6 	bl	8000eb8 <HAL_GetTick>
 800170c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170e:	682b      	ldr	r3, [r5, #0]
 8001710:	05da      	lsls	r2, r3, #23
 8001712:	d4d9      	bmi.n	80016c8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001714:	f7ff fbd0 	bl	8000eb8 <HAL_GetTick>
 8001718:	1bc0      	subs	r0, r0, r7
 800171a:	2802      	cmp	r0, #2
 800171c:	d9f7      	bls.n	800170e <HAL_RCC_OscConfig+0x20a>
 800171e:	e738      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001720:	2b05      	cmp	r3, #5
 8001722:	d104      	bne.n	800172e <HAL_RCC_OscConfig+0x22a>
 8001724:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001726:	f043 0304 	orr.w	r3, r3, #4
 800172a:	672b      	str	r3, [r5, #112]	; 0x70
 800172c:	e7d0      	b.n	80016d0 <HAL_RCC_OscConfig+0x1cc>
 800172e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001730:	f022 0201 	bic.w	r2, r2, #1
 8001734:	672a      	str	r2, [r5, #112]	; 0x70
 8001736:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001738:	f022 0204 	bic.w	r2, r2, #4
 800173c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1ca      	bne.n	80016d8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001742:	f7ff fbb9 	bl	8000eb8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001746:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800174a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800174c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800174e:	0798      	lsls	r0, r3, #30
 8001750:	d5cb      	bpl.n	80016ea <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff fbb1 	bl	8000eb8 <HAL_GetTick>
 8001756:	1bc0      	subs	r0, r0, r7
 8001758:	4540      	cmp	r0, r8
 800175a:	d9f7      	bls.n	800174c <HAL_RCC_OscConfig+0x248>
 800175c:	e719      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7ff fbab 	bl	8000eb8 <HAL_GetTick>
 8001762:	1bc0      	subs	r0, r0, r7
 8001764:	4540      	cmp	r0, r8
 8001766:	d9bd      	bls.n	80016e4 <HAL_RCC_OscConfig+0x1e0>
 8001768:	e713      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800176a:	4d1b      	ldr	r5, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
 800176c:	68ab      	ldr	r3, [r5, #8]
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	2b08      	cmp	r3, #8
 8001774:	f43f aeca 	beq.w	800150c <HAL_RCC_OscConfig+0x8>
 8001778:	4e1b      	ldr	r6, [pc, #108]	; (80017e8 <HAL_RCC_OscConfig+0x2e4>)
 800177a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800177c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800177e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001780:	d134      	bne.n	80017ec <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001782:	f7ff fb99 	bl	8000eb8 <HAL_GetTick>
 8001786:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	0199      	lsls	r1, r3, #6
 800178c:	d41e      	bmi.n	80017cc <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800178e:	6a22      	ldr	r2, [r4, #32]
 8001790:	69e3      	ldr	r3, [r4, #28]
 8001792:	4313      	orrs	r3, r2
 8001794:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001796:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800179a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800179c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a2:	4c0d      	ldr	r4, [pc, #52]	; (80017d8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017a4:	0852      	lsrs	r2, r2, #1
 80017a6:	3a01      	subs	r2, #1
 80017a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80017ac:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80017ae:	2301      	movs	r3, #1
 80017b0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017b2:	f7ff fb81 	bl	8000eb8 <HAL_GetTick>
 80017b6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	019a      	lsls	r2, r3, #6
 80017bc:	f53f aebc 	bmi.w	8001538 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c0:	f7ff fb7a 	bl	8000eb8 <HAL_GetTick>
 80017c4:	1b40      	subs	r0, r0, r5
 80017c6:	2802      	cmp	r0, #2
 80017c8:	d9f6      	bls.n	80017b8 <HAL_RCC_OscConfig+0x2b4>
 80017ca:	e6e2      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff fb74 	bl	8000eb8 <HAL_GetTick>
 80017d0:	1bc0      	subs	r0, r0, r7
 80017d2:	2802      	cmp	r0, #2
 80017d4:	d9d8      	bls.n	8001788 <HAL_RCC_OscConfig+0x284>
 80017d6:	e6dc      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
 80017d8:	40023800 	.word	0x40023800
 80017dc:	42470000 	.word	0x42470000
 80017e0:	42470e80 	.word	0x42470e80
 80017e4:	40007000 	.word	0x40007000
 80017e8:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80017ec:	f7ff fb64 	bl	8000eb8 <HAL_GetTick>
 80017f0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f2:	682b      	ldr	r3, [r5, #0]
 80017f4:	019b      	lsls	r3, r3, #6
 80017f6:	f57f ae9f 	bpl.w	8001538 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017fa:	f7ff fb5d 	bl	8000eb8 <HAL_GetTick>
 80017fe:	1b00      	subs	r0, r0, r4
 8001800:	2802      	cmp	r0, #2
 8001802:	d9f6      	bls.n	80017f2 <HAL_RCC_OscConfig+0x2ee>
 8001804:	e6c5      	b.n	8001592 <HAL_RCC_OscConfig+0x8e>
 8001806:	bf00      	nop

08001808 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001808:	4913      	ldr	r1, [pc, #76]	; (8001858 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800180a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800180c:	688b      	ldr	r3, [r1, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	2b04      	cmp	r3, #4
 8001814:	d003      	beq.n	800181e <HAL_RCC_GetSysClockFreq+0x16>
 8001816:	2b08      	cmp	r3, #8
 8001818:	d003      	beq.n	8001822 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800181a:	4810      	ldr	r0, [pc, #64]	; (800185c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800181c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800181e:	4810      	ldr	r0, [pc, #64]	; (8001860 <HAL_RCC_GetSysClockFreq+0x58>)
 8001820:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001822:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001824:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001826:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001828:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182c:	bf14      	ite	ne
 800182e:	480c      	ldrne	r0, [pc, #48]	; (8001860 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001830:	480a      	ldreq	r0, [pc, #40]	; (800185c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001832:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001836:	bf18      	it	ne
 8001838:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800183a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800183e:	fba1 0100 	umull	r0, r1, r1, r0
 8001842:	f7ff f967 	bl	8000b14 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001846:	4b04      	ldr	r3, [pc, #16]	; (8001858 <HAL_RCC_GetSysClockFreq+0x50>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800184e:	3301      	adds	r3, #1
 8001850:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001852:	fbb0 f0f3 	udiv	r0, r0, r3
 8001856:	bd08      	pop	{r3, pc}
 8001858:	40023800 	.word	0x40023800
 800185c:	00f42400 	.word	0x00f42400
 8001860:	007a1200 	.word	0x007a1200

08001864 <HAL_RCC_ClockConfig>:
{
 8001864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001868:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800186a:	4604      	mov	r4, r0
 800186c:	b910      	cbnz	r0, 8001874 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800186e:	2001      	movs	r0, #1
 8001870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001874:	4b44      	ldr	r3, [pc, #272]	; (8001988 <HAL_RCC_ClockConfig+0x124>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	f002 020f 	and.w	r2, r2, #15
 800187c:	428a      	cmp	r2, r1
 800187e:	d328      	bcc.n	80018d2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001880:	6821      	ldr	r1, [r4, #0]
 8001882:	078f      	lsls	r7, r1, #30
 8001884:	d42d      	bmi.n	80018e2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001886:	07c8      	lsls	r0, r1, #31
 8001888:	d440      	bmi.n	800190c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800188a:	4b3f      	ldr	r3, [pc, #252]	; (8001988 <HAL_RCC_ClockConfig+0x124>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	f002 020f 	and.w	r2, r2, #15
 8001892:	4295      	cmp	r5, r2
 8001894:	d366      	bcc.n	8001964 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001896:	6822      	ldr	r2, [r4, #0]
 8001898:	0751      	lsls	r1, r2, #29
 800189a:	d46c      	bmi.n	8001976 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189c:	0713      	lsls	r3, r2, #28
 800189e:	d507      	bpl.n	80018b0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018a0:	4a3a      	ldr	r2, [pc, #232]	; (800198c <HAL_RCC_ClockConfig+0x128>)
 80018a2:	6921      	ldr	r1, [r4, #16]
 80018a4:	6893      	ldr	r3, [r2, #8]
 80018a6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018aa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018ae:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018b0:	f7ff ffaa 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80018b4:	4b35      	ldr	r3, [pc, #212]	; (800198c <HAL_RCC_ClockConfig+0x128>)
 80018b6:	4a36      	ldr	r2, [pc, #216]	; (8001990 <HAL_RCC_ClockConfig+0x12c>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018be:	5cd3      	ldrb	r3, [r2, r3]
 80018c0:	40d8      	lsrs	r0, r3
 80018c2:	4b34      	ldr	r3, [pc, #208]	; (8001994 <HAL_RCC_ClockConfig+0x130>)
 80018c4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f7ff faac 	bl	8000e24 <HAL_InitTick>
  return HAL_OK;
 80018cc:	2000      	movs	r0, #0
 80018ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d2:	b2ca      	uxtb	r2, r1
 80018d4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 030f 	and.w	r3, r3, #15
 80018dc:	4299      	cmp	r1, r3
 80018de:	d1c6      	bne.n	800186e <HAL_RCC_ClockConfig+0xa>
 80018e0:	e7ce      	b.n	8001880 <HAL_RCC_ClockConfig+0x1c>
 80018e2:	4b2a      	ldr	r3, [pc, #168]	; (800198c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e8:	bf1e      	ittt	ne
 80018ea:	689a      	ldrne	r2, [r3, #8]
 80018ec:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80018f0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f4:	bf42      	ittt	mi
 80018f6:	689a      	ldrmi	r2, [r3, #8]
 80018f8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80018fc:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	68a0      	ldr	r0, [r4, #8]
 8001902:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001906:	4302      	orrs	r2, r0
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	e7bc      	b.n	8001886 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190c:	6862      	ldr	r2, [r4, #4]
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <HAL_RCC_ClockConfig+0x128>)
 8001910:	2a01      	cmp	r2, #1
 8001912:	d11d      	bne.n	8001950 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191a:	d0a8      	beq.n	800186e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191c:	4e1b      	ldr	r6, [pc, #108]	; (800198c <HAL_RCC_ClockConfig+0x128>)
 800191e:	68b3      	ldr	r3, [r6, #8]
 8001920:	f023 0303 	bic.w	r3, r3, #3
 8001924:	4313      	orrs	r3, r2
 8001926:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001928:	f7ff fac6 	bl	8000eb8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800192c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001930:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001932:	68b3      	ldr	r3, [r6, #8]
 8001934:	6862      	ldr	r2, [r4, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800193e:	d0a4      	beq.n	800188a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001940:	f7ff faba 	bl	8000eb8 <HAL_GetTick>
 8001944:	1bc0      	subs	r0, r0, r7
 8001946:	4540      	cmp	r0, r8
 8001948:	d9f3      	bls.n	8001932 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800194a:	2003      	movs	r0, #3
}
 800194c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001950:	1e91      	subs	r1, r2, #2
 8001952:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001954:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001956:	d802      	bhi.n	800195e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001958:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800195c:	e7dd      	b.n	800191a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195e:	f013 0f02 	tst.w	r3, #2
 8001962:	e7da      	b.n	800191a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001964:	b2ea      	uxtb	r2, r5
 8001966:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	429d      	cmp	r5, r3
 8001970:	f47f af7d 	bne.w	800186e <HAL_RCC_ClockConfig+0xa>
 8001974:	e78f      	b.n	8001896 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001976:	4905      	ldr	r1, [pc, #20]	; (800198c <HAL_RCC_ClockConfig+0x128>)
 8001978:	68e0      	ldr	r0, [r4, #12]
 800197a:	688b      	ldr	r3, [r1, #8]
 800197c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001980:	4303      	orrs	r3, r0
 8001982:	608b      	str	r3, [r1, #8]
 8001984:	e78a      	b.n	800189c <HAL_RCC_ClockConfig+0x38>
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00
 800198c:	40023800 	.word	0x40023800
 8001990:	0800352e 	.word	0x0800352e
 8001994:	2000000c 	.word	0x2000000c

08001998 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001998:	4b01      	ldr	r3, [pc, #4]	; (80019a0 <HAL_RCC_GetHCLKFreq+0x8>)
 800199a:	6818      	ldr	r0, [r3, #0]
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	2000000c 	.word	0x2000000c

080019a4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019a6:	4a05      	ldr	r2, [pc, #20]	; (80019bc <HAL_RCC_GetPCLK1Freq+0x18>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	4a03      	ldr	r2, [pc, #12]	; (80019c0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80019b2:	6810      	ldr	r0, [r2, #0]
}
 80019b4:	40d8      	lsrs	r0, r3
 80019b6:	4770      	bx	lr
 80019b8:	40023800 	.word	0x40023800
 80019bc:	0800353e 	.word	0x0800353e
 80019c0:	2000000c 	.word	0x2000000c

080019c4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80019c6:	4a05      	ldr	r2, [pc, #20]	; (80019dc <HAL_RCC_GetPCLK2Freq+0x18>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80019ce:	5cd3      	ldrb	r3, [r2, r3]
 80019d0:	4a03      	ldr	r2, [pc, #12]	; (80019e0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80019d2:	6810      	ldr	r0, [r2, #0]
}
 80019d4:	40d8      	lsrs	r0, r3
 80019d6:	4770      	bx	lr
 80019d8:	40023800 	.word	0x40023800
 80019dc:	0800353e 	.word	0x0800353e
 80019e0:	2000000c 	.word	0x2000000c

080019e4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019e4:	6803      	ldr	r3, [r0, #0]
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	f042 0201 	orr.w	r2, r2, #1
 80019ec:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	f042 0201 	orr.w	r2, r2, #1
 80019f4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80019f6:	2000      	movs	r0, #0
 80019f8:	4770      	bx	lr

080019fa <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80019fa:	6803      	ldr	r3, [r0, #0]
 80019fc:	68da      	ldr	r2, [r3, #12]
 80019fe:	f022 0201 	bic.w	r2, r2, #1
 8001a02:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001a04:	6a19      	ldr	r1, [r3, #32]
 8001a06:	f241 1211 	movw	r2, #4369	; 0x1111
 8001a0a:	4211      	tst	r1, r2
 8001a0c:	d108      	bne.n	8001a20 <HAL_TIM_Base_Stop_IT+0x26>
 8001a0e:	6a19      	ldr	r1, [r3, #32]
 8001a10:	f240 4244 	movw	r2, #1092	; 0x444
 8001a14:	4211      	tst	r1, r2
 8001a16:	bf02      	ittt	eq
 8001a18:	681a      	ldreq	r2, [r3, #0]
 8001a1a:	f022 0201 	biceq.w	r2, r2, #1
 8001a1e:	601a      	streq	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8001a20:	2000      	movs	r0, #0
 8001a22:	4770      	bx	lr

08001a24 <HAL_TIM_PeriodElapsedCallback>:
 8001a24:	4770      	bx	lr

08001a26 <HAL_TIM_OC_DelayElapsedCallback>:
 8001a26:	4770      	bx	lr

08001a28 <HAL_TIM_IC_CaptureCallback>:
 8001a28:	4770      	bx	lr

08001a2a <HAL_TIM_PWM_PulseFinishedCallback>:
 8001a2a:	4770      	bx	lr

08001a2c <HAL_TIM_TriggerCallback>:
 8001a2c:	4770      	bx	lr

08001a2e <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a2e:	6803      	ldr	r3, [r0, #0]
 8001a30:	691a      	ldr	r2, [r3, #16]
 8001a32:	0791      	lsls	r1, r2, #30
{
 8001a34:	b510      	push	{r4, lr}
 8001a36:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a38:	d50e      	bpl.n	8001a58 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	0792      	lsls	r2, r2, #30
 8001a3e:	d50b      	bpl.n	8001a58 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a40:	f06f 0202 	mvn.w	r2, #2
 8001a44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a46:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a48:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a4a:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a4c:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a4e:	d077      	beq.n	8001b40 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001a50:	f7ff ffea 	bl	8001a28 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a54:	2300      	movs	r3, #0
 8001a56:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	691a      	ldr	r2, [r3, #16]
 8001a5c:	0750      	lsls	r0, r2, #29
 8001a5e:	d510      	bpl.n	8001a82 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	0751      	lsls	r1, r2, #29
 8001a64:	d50d      	bpl.n	8001a82 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a66:	f06f 0204 	mvn.w	r2, #4
 8001a6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a6c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a6e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a70:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a74:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001a76:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a78:	d068      	beq.n	8001b4c <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001a7a:	f7ff ffd5 	bl	8001a28 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a82:	6823      	ldr	r3, [r4, #0]
 8001a84:	691a      	ldr	r2, [r3, #16]
 8001a86:	0712      	lsls	r2, r2, #28
 8001a88:	d50f      	bpl.n	8001aaa <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001a8a:	68da      	ldr	r2, [r3, #12]
 8001a8c:	0710      	lsls	r0, r2, #28
 8001a8e:	d50c      	bpl.n	8001aaa <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a90:	f06f 0208 	mvn.w	r2, #8
 8001a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a96:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a98:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a9a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a9c:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001a9e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aa0:	d05a      	beq.n	8001b58 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001aa2:	f7ff ffc1 	bl	8001a28 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001aaa:	6823      	ldr	r3, [r4, #0]
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	06d2      	lsls	r2, r2, #27
 8001ab0:	d510      	bpl.n	8001ad4 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	06d0      	lsls	r0, r2, #27
 8001ab6:	d50d      	bpl.n	8001ad4 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ab8:	f06f 0210 	mvn.w	r2, #16
 8001abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001abe:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ac0:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ac2:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ac6:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001ac8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001aca:	d04b      	beq.n	8001b64 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001acc:	f7ff ffac 	bl	8001a28 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ad4:	6823      	ldr	r3, [r4, #0]
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	07d1      	lsls	r1, r2, #31
 8001ada:	d508      	bpl.n	8001aee <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	07d2      	lsls	r2, r2, #31
 8001ae0:	d505      	bpl.n	8001aee <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ae2:	f06f 0201 	mvn.w	r2, #1
 8001ae6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ae8:	4620      	mov	r0, r4
 8001aea:	f7ff ff9b 	bl	8001a24 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001aee:	6823      	ldr	r3, [r4, #0]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	0610      	lsls	r0, r2, #24
 8001af4:	d508      	bpl.n	8001b08 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	0611      	lsls	r1, r2, #24
 8001afa:	d505      	bpl.n	8001b08 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001afc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b00:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001b02:	4620      	mov	r0, r4
 8001b04:	f000 f89d 	bl	8001c42 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b08:	6823      	ldr	r3, [r4, #0]
 8001b0a:	691a      	ldr	r2, [r3, #16]
 8001b0c:	0652      	lsls	r2, r2, #25
 8001b0e:	d508      	bpl.n	8001b22 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	0650      	lsls	r0, r2, #25
 8001b14:	d505      	bpl.n	8001b22 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b16:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b1a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f7ff ff85 	bl	8001a2c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b22:	6823      	ldr	r3, [r4, #0]
 8001b24:	691a      	ldr	r2, [r3, #16]
 8001b26:	0691      	lsls	r1, r2, #26
 8001b28:	d522      	bpl.n	8001b70 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	0692      	lsls	r2, r2, #26
 8001b2e:	d51f      	bpl.n	8001b70 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b30:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001b34:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b36:	611a      	str	r2, [r3, #16]
    }
  }
}
 8001b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001b3c:	f000 b880 	b.w	8001c40 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b40:	f7ff ff71 	bl	8001a26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b44:	4620      	mov	r0, r4
 8001b46:	f7ff ff70 	bl	8001a2a <HAL_TIM_PWM_PulseFinishedCallback>
 8001b4a:	e783      	b.n	8001a54 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b4c:	f7ff ff6b 	bl	8001a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b50:	4620      	mov	r0, r4
 8001b52:	f7ff ff6a 	bl	8001a2a <HAL_TIM_PWM_PulseFinishedCallback>
 8001b56:	e792      	b.n	8001a7e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b58:	f7ff ff65 	bl	8001a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f7ff ff64 	bl	8001a2a <HAL_TIM_PWM_PulseFinishedCallback>
 8001b62:	e7a0      	b.n	8001aa6 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b64:	f7ff ff5f 	bl	8001a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b68:	4620      	mov	r0, r4
 8001b6a:	f7ff ff5e 	bl	8001a2a <HAL_TIM_PWM_PulseFinishedCallback>
 8001b6e:	e7af      	b.n	8001ad0 <HAL_TIM_IRQHandler+0xa2>
 8001b70:	bd10      	pop	{r4, pc}
	...

08001b74 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001b74:	4a22      	ldr	r2, [pc, #136]	; (8001c00 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8001b76:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001b78:	4290      	cmp	r0, r2
 8001b7a:	d00e      	beq.n	8001b9a <TIM_Base_SetConfig+0x26>
 8001b7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b80:	d00b      	beq.n	8001b9a <TIM_Base_SetConfig+0x26>
 8001b82:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001b86:	4290      	cmp	r0, r2
 8001b88:	d007      	beq.n	8001b9a <TIM_Base_SetConfig+0x26>
 8001b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8e:	4290      	cmp	r0, r2
 8001b90:	d003      	beq.n	8001b9a <TIM_Base_SetConfig+0x26>
 8001b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b96:	4290      	cmp	r0, r2
 8001b98:	d119      	bne.n	8001bce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001b9a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ba0:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001ba2:	4a17      	ldr	r2, [pc, #92]	; (8001c00 <TIM_Base_SetConfig+0x8c>)
 8001ba4:	4290      	cmp	r0, r2
 8001ba6:	d104      	bne.n	8001bb2 <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ba8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	e018      	b.n	8001be4 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001bb2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001bb6:	d0f7      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bb8:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <TIM_Base_SetConfig+0x90>)
 8001bba:	4290      	cmp	r0, r2
 8001bbc:	d0f4      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bc2:	4290      	cmp	r0, r2
 8001bc4:	d0f0      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bca:	4290      	cmp	r0, r2
 8001bcc:	d0ec      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bce:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <TIM_Base_SetConfig+0x94>)
 8001bd0:	4290      	cmp	r0, r2
 8001bd2:	d0e9      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bd4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bd8:	4290      	cmp	r0, r2
 8001bda:	d0e5      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
 8001bdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001be0:	4290      	cmp	r0, r2
 8001be2:	d0e1      	beq.n	8001ba8 <TIM_Base_SetConfig+0x34>
  }

  TIMx->CR1 = tmpcr1;
 8001be4:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001be6:	688b      	ldr	r3, [r1, #8]
 8001be8:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001bea:	680b      	ldr	r3, [r1, #0]
 8001bec:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001bee:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <TIM_Base_SetConfig+0x8c>)
 8001bf0:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bf2:	bf04      	itt	eq
 8001bf4:	690b      	ldreq	r3, [r1, #16]
 8001bf6:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	6143      	str	r3, [r0, #20]
}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40010000 	.word	0x40010000
 8001c04:	40000400 	.word	0x40000400
 8001c08:	40014000 	.word	0x40014000

08001c0c <HAL_TIM_Base_Init>:
{ 
 8001c0c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001c0e:	4604      	mov	r4, r0
 8001c10:	b1a0      	cbz	r0, 8001c3c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c12:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c1a:	b91b      	cbnz	r3, 8001c24 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c1c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001c20:	f000 fdd0 	bl	80027c4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c24:	2302      	movs	r3, #2
 8001c26:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001c2a:	6820      	ldr	r0, [r4, #0]
 8001c2c:	1d21      	adds	r1, r4, #4
 8001c2e:	f7ff ffa1 	bl	8001b74 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c32:	2301      	movs	r3, #1
 8001c34:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001c38:	2000      	movs	r0, #0
 8001c3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c3c:	2001      	movs	r0, #1
}
 8001c3e:	bd10      	pop	{r4, pc}

08001c40 <HAL_TIMEx_CommutationCallback>:
 8001c40:	4770      	bx	lr

08001c42 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001c42:	4770      	bx	lr

08001c44 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001c48:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001c4a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001c4c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c4e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001c50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001c54:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001c56:	6133      	str	r3, [r6, #16]
{
 8001c58:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c5a:	6883      	ldr	r3, [r0, #8]
 8001c5c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001c5e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c60:	4303      	orrs	r3, r0
 8001c62:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001c64:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c68:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001c6a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001c72:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001c74:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001c76:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001c7c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c7e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001c82:	6173      	str	r3, [r6, #20]
 8001c84:	4b7a      	ldr	r3, [pc, #488]	; (8001e70 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c86:	d17c      	bne.n	8001d82 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001c88:	429e      	cmp	r6, r3
 8001c8a:	d003      	beq.n	8001c94 <UART_SetConfig+0x50>
 8001c8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001c90:	429e      	cmp	r6, r3
 8001c92:	d144      	bne.n	8001d1e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001c94:	f7ff fe96 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001c98:	2519      	movs	r5, #25
 8001c9a:	fb05 f300 	mul.w	r3, r5, r0
 8001c9e:	6860      	ldr	r0, [r4, #4]
 8001ca0:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001ca4:	0040      	lsls	r0, r0, #1
 8001ca6:	fbb3 f3f0 	udiv	r3, r3, r0
 8001caa:	fbb3 f3f9 	udiv	r3, r3, r9
 8001cae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001cb2:	f7ff fe87 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001cb6:	6863      	ldr	r3, [r4, #4]
 8001cb8:	4368      	muls	r0, r5
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	fbb0 f7f3 	udiv	r7, r0, r3
 8001cc0:	f7ff fe80 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001cc4:	6863      	ldr	r3, [r4, #4]
 8001cc6:	4368      	muls	r0, r5
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cce:	fbb3 f3f9 	udiv	r3, r3, r9
 8001cd2:	fb09 7313 	mls	r3, r9, r3, r7
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	3332      	adds	r3, #50	; 0x32
 8001cda:	fbb3 f3f9 	udiv	r3, r3, r9
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001ce4:	f7ff fe6e 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001ce8:	6862      	ldr	r2, [r4, #4]
 8001cea:	4368      	muls	r0, r5
 8001cec:	0052      	lsls	r2, r2, #1
 8001cee:	fbb0 faf2 	udiv	sl, r0, r2
 8001cf2:	f7ff fe67 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001cf6:	6863      	ldr	r3, [r4, #4]
 8001cf8:	4368      	muls	r0, r5
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d00:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d04:	fb09 a313 	mls	r3, r9, r3, sl
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	3332      	adds	r3, #50	; 0x32
 8001d0c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d16:	443b      	add	r3, r7
 8001d18:	60b3      	str	r3, [r6, #8]
 8001d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001d1e:	f7ff fe41 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001d22:	2519      	movs	r5, #25
 8001d24:	fb05 f300 	mul.w	r3, r5, r0
 8001d28:	6860      	ldr	r0, [r4, #4]
 8001d2a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d2e:	0040      	lsls	r0, r0, #1
 8001d30:	fbb3 f3f0 	udiv	r3, r3, r0
 8001d34:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001d3c:	f7ff fe32 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001d40:	6863      	ldr	r3, [r4, #4]
 8001d42:	4368      	muls	r0, r5
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	fbb0 f7f3 	udiv	r7, r0, r3
 8001d4a:	f7ff fe2b 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001d4e:	6863      	ldr	r3, [r4, #4]
 8001d50:	4368      	muls	r0, r5
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d58:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d5c:	fb09 7313 	mls	r3, r9, r3, r7
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	3332      	adds	r3, #50	; 0x32
 8001d64:	fbb3 f3f9 	udiv	r3, r3, r9
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001d6e:	f7ff fe19 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001d72:	6862      	ldr	r2, [r4, #4]
 8001d74:	4368      	muls	r0, r5
 8001d76:	0052      	lsls	r2, r2, #1
 8001d78:	fbb0 faf2 	udiv	sl, r0, r2
 8001d7c:	f7ff fe12 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001d80:	e7b9      	b.n	8001cf6 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d82:	429e      	cmp	r6, r3
 8001d84:	d002      	beq.n	8001d8c <UART_SetConfig+0x148>
 8001d86:	4b3b      	ldr	r3, [pc, #236]	; (8001e74 <UART_SetConfig+0x230>)
 8001d88:	429e      	cmp	r6, r3
 8001d8a:	d140      	bne.n	8001e0e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d8c:	f7ff fe1a 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001d90:	6867      	ldr	r7, [r4, #4]
 8001d92:	2519      	movs	r5, #25
 8001d94:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001d98:	fb05 f300 	mul.w	r3, r5, r0
 8001d9c:	00bf      	lsls	r7, r7, #2
 8001d9e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001da2:	fbb3 f3f9 	udiv	r3, r3, r9
 8001da6:	011f      	lsls	r7, r3, #4
 8001da8:	f7ff fe0c 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001dac:	6863      	ldr	r3, [r4, #4]
 8001dae:	4368      	muls	r0, r5
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	fbb0 f8f3 	udiv	r8, r0, r3
 8001db6:	f7ff fe05 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001dba:	6863      	ldr	r3, [r4, #4]
 8001dbc:	4368      	muls	r0, r5
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dc4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dc8:	fb09 8313 	mls	r3, r9, r3, r8
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	3332      	adds	r3, #50	; 0x32
 8001dd0:	fbb3 f3f9 	udiv	r3, r3, r9
 8001dd4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001dd8:	f7ff fdf4 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001ddc:	6862      	ldr	r2, [r4, #4]
 8001dde:	4368      	muls	r0, r5
 8001de0:	0092      	lsls	r2, r2, #2
 8001de2:	fbb0 faf2 	udiv	sl, r0, r2
 8001de6:	f7ff fded 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001dea:	6863      	ldr	r3, [r4, #4]
 8001dec:	4368      	muls	r0, r5
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001df4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001df8:	fb09 a313 	mls	r3, r9, r3, sl
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	3332      	adds	r3, #50	; 0x32
 8001e00:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e04:	f003 030f 	and.w	r3, r3, #15
 8001e08:	ea43 0308 	orr.w	r3, r3, r8
 8001e0c:	e783      	b.n	8001d16 <UART_SetConfig+0xd2>
 8001e0e:	f7ff fdc9 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001e12:	6867      	ldr	r7, [r4, #4]
 8001e14:	2519      	movs	r5, #25
 8001e16:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001e1a:	fb05 f300 	mul.w	r3, r5, r0
 8001e1e:	00bf      	lsls	r7, r7, #2
 8001e20:	fbb3 f3f7 	udiv	r3, r3, r7
 8001e24:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e28:	011f      	lsls	r7, r3, #4
 8001e2a:	f7ff fdbb 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001e2e:	6863      	ldr	r3, [r4, #4]
 8001e30:	4368      	muls	r0, r5
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fbb0 f8f3 	udiv	r8, r0, r3
 8001e38:	f7ff fdb4 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001e3c:	6863      	ldr	r3, [r4, #4]
 8001e3e:	4368      	muls	r0, r5
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e46:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e4a:	fb09 8313 	mls	r3, r9, r3, r8
 8001e4e:	011b      	lsls	r3, r3, #4
 8001e50:	3332      	adds	r3, #50	; 0x32
 8001e52:	fbb3 f3f9 	udiv	r3, r3, r9
 8001e56:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001e5a:	f7ff fda3 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001e5e:	6862      	ldr	r2, [r4, #4]
 8001e60:	4368      	muls	r0, r5
 8001e62:	0092      	lsls	r2, r2, #2
 8001e64:	fbb0 faf2 	udiv	sl, r0, r2
 8001e68:	f7ff fd9c 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8001e6c:	e7bd      	b.n	8001dea <UART_SetConfig+0x1a6>
 8001e6e:	bf00      	nop
 8001e70:	40011000 	.word	0x40011000
 8001e74:	40011400 	.word	0x40011400

08001e78 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7a:	4604      	mov	r4, r0
 8001e7c:	460e      	mov	r6, r1
 8001e7e:	4617      	mov	r7, r2
 8001e80:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001e82:	6821      	ldr	r1, [r4, #0]
 8001e84:	680b      	ldr	r3, [r1, #0]
 8001e86:	ea36 0303 	bics.w	r3, r6, r3
 8001e8a:	d101      	bne.n	8001e90 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001e8c:	2000      	movs	r0, #0
}
 8001e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001e90:	1c6b      	adds	r3, r5, #1
 8001e92:	d0f7      	beq.n	8001e84 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001e94:	b995      	cbnz	r5, 8001ebc <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e96:	6823      	ldr	r3, [r4, #0]
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001e9e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	f022 0201 	bic.w	r2, r2, #1
 8001ea6:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001ea8:	2320      	movs	r3, #32
 8001eaa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001eae:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001eb8:	2003      	movs	r0, #3
 8001eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ebc:	f7fe fffc 	bl	8000eb8 <HAL_GetTick>
 8001ec0:	1bc0      	subs	r0, r0, r7
 8001ec2:	4285      	cmp	r5, r0
 8001ec4:	d2dd      	bcs.n	8001e82 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001ec6:	e7e6      	b.n	8001e96 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001ec8 <HAL_UART_Init>:
{
 8001ec8:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001eca:	4604      	mov	r4, r0
 8001ecc:	b340      	cbz	r0, 8001f20 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001ece:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001ed2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ed6:	b91b      	cbnz	r3, 8001ee0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001ed8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001edc:	f000 fca8 	bl	8002830 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ee0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ee2:	2324      	movs	r3, #36	; 0x24
 8001ee4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001ee8:	68d3      	ldr	r3, [r2, #12]
 8001eea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001eee:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	f7ff fea7 	bl	8001c44 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001efe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f00:	695a      	ldr	r2, [r3, #20]
 8001f02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f06:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f0e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f10:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001f12:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f14:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001f16:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001f1a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001f1e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f20:	2001      	movs	r0, #1
}
 8001f22:	bd10      	pop	{r4, pc}

08001f24 <HAL_UART_Transmit>:
{
 8001f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f28:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8001f2a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f2e:	2b20      	cmp	r3, #32
{
 8001f30:	4604      	mov	r4, r0
 8001f32:	460d      	mov	r5, r1
 8001f34:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8001f36:	d14f      	bne.n	8001fd8 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8001f38:	2900      	cmp	r1, #0
 8001f3a:	d04a      	beq.n	8001fd2 <HAL_UART_Transmit+0xae>
 8001f3c:	2a00      	cmp	r2, #0
 8001f3e:	d048      	beq.n	8001fd2 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001f40:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d047      	beq.n	8001fd8 <HAL_UART_Transmit+0xb4>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f52:	2321      	movs	r3, #33	; 0x21
 8001f54:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001f58:	f7fe ffae 	bl	8000eb8 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001f5c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001f60:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001f62:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001f66:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	b96b      	cbnz	r3, 8001f88 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f6c:	463b      	mov	r3, r7
 8001f6e:	4632      	mov	r2, r6
 8001f70:	2140      	movs	r1, #64	; 0x40
 8001f72:	4620      	mov	r0, r4
 8001f74:	f7ff ff80 	bl	8001e78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001f78:	b9b0      	cbnz	r0, 8001fa8 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001f7a:	2320      	movs	r3, #32
 8001f7c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001f80:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001f88:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f90:	68a3      	ldr	r3, [r4, #8]
 8001f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f96:	4632      	mov	r2, r6
 8001f98:	463b      	mov	r3, r7
 8001f9a:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001f9e:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001fa0:	d10e      	bne.n	8001fc0 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fa2:	f7ff ff69 	bl	8001e78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001fa6:	b110      	cbz	r0, 8001fae <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001fa8:	2003      	movs	r0, #3
 8001faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001fae:	882b      	ldrh	r3, [r5, #0]
 8001fb0:	6822      	ldr	r2, [r4, #0]
 8001fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fb6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001fb8:	6923      	ldr	r3, [r4, #16]
 8001fba:	b943      	cbnz	r3, 8001fce <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001fbc:	3502      	adds	r5, #2
 8001fbe:	e7d2      	b.n	8001f66 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fc0:	f7ff ff5a 	bl	8001e78 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	d1ef      	bne.n	8001fa8 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	782a      	ldrb	r2, [r5, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	3501      	adds	r5, #1
 8001fd0:	e7c9      	b.n	8001f66 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001fd8:	2002      	movs	r0, #2
}
 8001fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001fe0 <delay_us>:
 */
#include "delay.h"

uint32_t volatile sekTick = 0, usekTick = 0;

void delay_us(uint32_t delay){
 8001fe0:	b510      	push	{r4, lr}
 8001fe2:	4604      	mov	r4, r0
	HAL_TIM_Base_Start_IT(&htim11); /* denna rad kan st antingen I delay.c eller I main. Vilken skillnad fs?*/
 8001fe4:	4807      	ldr	r0, [pc, #28]	; (8002004 <delay_us+0x24>)
 8001fe6:	f7ff fcfd 	bl	80019e4 <HAL_TIM_Base_Start_IT>
	uint32_t current = usekTick;
 8001fea:	4b07      	ldr	r3, [pc, #28]	; (8002008 <delay_us+0x28>)
 8001fec:	6819      	ldr	r1, [r3, #0]

	while((usekTick-current)<(delay-2)){
 8001fee:	3c02      	subs	r4, #2
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	1a52      	subs	r2, r2, r1
 8001ff4:	42a2      	cmp	r2, r4
 8001ff6:	d3fb      	bcc.n	8001ff0 <delay_us+0x10>
	}
	HAL_TIM_Base_Stop_IT(&htim11);
 8001ff8:	4802      	ldr	r0, [pc, #8]	; (8002004 <delay_us+0x24>)

}
 8001ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop_IT(&htim11);
 8001ffe:	f7ff bcfc 	b.w	80019fa <HAL_TIM_Base_Stop_IT>
 8002002:	bf00      	nop
 8002004:	200000b0 	.word	0x200000b0
 8002008:	20000098 	.word	0x20000098

0800200c <TextLCD_Strobe>:
	TextLCD_Cmd(lcd,0x80);	// > 40us

}

//vcker lcd displayen
void TextLCD_Strobe(TextLCDType *lcd){
 800200c:	b510      	push	{r4, lr}
 800200e:	4604      	mov	r4, r0
	delay_us(40);
 8002010:	2028      	movs	r0, #40	; 0x28
 8002012:	f7ff ffe5 	bl	8001fe0 <delay_us>
	//skriv en 1:a till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 1);
 8002016:	89e1      	ldrh	r1, [r4, #14]
 8002018:	6860      	ldr	r0, [r4, #4]
 800201a:	2201      	movs	r2, #1
 800201c:	f7ff fa68 	bl	80014f0 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 8002020:	2028      	movs	r0, #40	; 0x28
 8002022:	f7ff ffdd 	bl	8001fe0 <delay_us>
	//skriv en nolla till E porten
	HAL_GPIO_WritePin(lcd->controlPort, lcd->strbPin, 0);
 8002026:	6860      	ldr	r0, [r4, #4]
 8002028:	89e1      	ldrh	r1, [r4, #14]
 800202a:	2200      	movs	r2, #0
 800202c:	f7ff fa60 	bl	80014f0 <HAL_GPIO_WritePin>
	//vnta
	delay_us(40);
 8002030:	2028      	movs	r0, #40	; 0x28
}
 8002032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delay_us(40);
 8002036:	f7ff bfd3 	b.w	8001fe0 <delay_us>

0800203a <TextLCD_Cmd>:

//writes command to screen
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd){
 800203a:	b538      	push	{r3, r4, r5, lr}
 800203c:	4604      	mov	r4, r0
 800203e:	460d      	mov	r5, r1
	//R/S R/W 00
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 0);
 8002040:	2200      	movs	r2, #0
 8002042:	8981      	ldrh	r1, [r0, #12]
 8002044:	6840      	ldr	r0, [r0, #4]
 8002046:	f7ff fa53 	bl	80014f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 800204a:	8a21      	ldrh	r1, [r4, #16]
 800204c:	6860      	ldr	r0, [r4, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f7ff fa4e 	bl	80014f0 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 8002054:	68a3      	ldr	r3, [r4, #8]
 8002056:	695a      	ldr	r2, [r3, #20]
 8002058:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800205c:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |=(cmd);
 800205e:	695a      	ldr	r2, [r3, #20]
 8002060:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 8002062:	4620      	mov	r0, r4
	lcd->dataPort->ODR |=(cmd);
 8002064:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 8002066:	f7ff ffd1 	bl	800200c <TextLCD_Strobe>
	delay_us(40);
 800206a:	2028      	movs	r0, #40	; 0x28
}
 800206c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 8002070:	f7ff bfb6 	b.w	8001fe0 <delay_us>

08002074 <TextLCD_Init>:
void TextLCD_Init(TextLCDType *lcd, GPIO_TypeDef *controlPort, uint16_t rsPin, uint16_t rwPin, uint16_t enPin, GPIO_TypeDef *dataPort, uint16_t dataPins, uint8_t rows, uint8_t cols){
 8002074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002076:	4604      	mov	r4, r0
 8002078:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 800207c:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
 8002080:	f8bd 7020 	ldrh.w	r7, [sp, #32]
 8002084:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
	lcd->rwPin = rwPin;
 8002088:	8223      	strh	r3, [r4, #16]
	lcd->dataPort = dataPort;
 800208a:	9b07      	ldr	r3, [sp, #28]
	lcd->rsPin = rsPin;
 800208c:	81a2      	strh	r2, [r4, #12]
	lcd->dataPort = dataPort;
 800208e:	60a3      	str	r3, [r4, #8]
	lcd->controlPort = controlPort;
 8002090:	6061      	str	r1, [r4, #4]
	lcd->rows = rows;
 8002092:	7060      	strb	r0, [r4, #1]
	lcd->dataPins = dataPins;
 8002094:	8267      	strh	r7, [r4, #18]
	lcd->strbPin = enPin;
 8002096:	81e6      	strh	r6, [r4, #14]
	lcd->cols = cols;
 8002098:	70a5      	strb	r5, [r4, #2]
		HAL_Delay(15);
 800209a:	200f      	movs	r0, #15
 800209c:	f7fe ff12 	bl	8000ec4 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 80020a0:	2138      	movs	r1, #56	; 0x38
 80020a2:	4620      	mov	r0, r4
 80020a4:	f7ff ffc9 	bl	800203a <TextLCD_Cmd>
		HAL_Delay(5); // > 4.1ms
 80020a8:	2005      	movs	r0, #5
 80020aa:	f7fe ff0b 	bl	8000ec4 <HAL_Delay>
	TextLCD_Cmd(lcd,0x38);
 80020ae:	2138      	movs	r1, #56	; 0x38
 80020b0:	4620      	mov	r0, r4
 80020b2:	f7ff ffc2 	bl	800203a <TextLCD_Cmd>
		delay_us(100);// > 100us
 80020b6:	2064      	movs	r0, #100	; 0x64
 80020b8:	f7ff ff92 	bl	8001fe0 <delay_us>
	TextLCD_Cmd(lcd,0x38);
 80020bc:	4620      	mov	r0, r4
 80020be:	2138      	movs	r1, #56	; 0x38
 80020c0:	f7ff ffbb 	bl	800203a <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x38);
 80020c4:	4620      	mov	r0, r4
 80020c6:	2138      	movs	r1, #56	; 0x38
 80020c8:	f7ff ffb7 	bl	800203a <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x06);
 80020cc:	4620      	mov	r0, r4
 80020ce:	2106      	movs	r1, #6
 80020d0:	f7ff ffb3 	bl	800203a <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x0E);
 80020d4:	4620      	mov	r0, r4
 80020d6:	210e      	movs	r1, #14
 80020d8:	f7ff ffaf 	bl	800203a <TextLCD_Cmd>
	TextLCD_Cmd(lcd,0x01);
 80020dc:	2101      	movs	r1, #1
 80020de:	4620      	mov	r0, r4
 80020e0:	f7ff ffab 	bl	800203a <TextLCD_Cmd>
		HAL_Delay(2);// > 1.64ms
 80020e4:	2002      	movs	r0, #2
 80020e6:	f7fe feed 	bl	8000ec4 <HAL_Delay>
	TextLCD_Cmd(lcd,0x80);	// > 40us
 80020ea:	4620      	mov	r0, r4
 80020ec:	2180      	movs	r1, #128	; 0x80
}
 80020ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	TextLCD_Cmd(lcd,0x80);	// > 40us
 80020f2:	f7ff bfa2 	b.w	800203a <TextLCD_Cmd>

080020f6 <TextLCD_Data>:

//writes data to screen
void TextLCD_Data(TextLCDType *lcd, uint8_t data){
 80020f6:	b538      	push	{r3, r4, r5, lr}
 80020f8:	4604      	mov	r4, r0
 80020fa:	460d      	mov	r5, r1
	//data

	HAL_GPIO_WritePin(lcd->controlPort, lcd->rsPin, 1);
 80020fc:	2201      	movs	r2, #1
 80020fe:	8981      	ldrh	r1, [r0, #12]
 8002100:	6840      	ldr	r0, [r0, #4]
 8002102:	f7ff f9f5 	bl	80014f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->controlPort, lcd->rwPin, 0);
 8002106:	8a21      	ldrh	r1, [r4, #16]
 8002108:	6860      	ldr	r0, [r4, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f7ff f9f0 	bl	80014f0 <HAL_GPIO_WritePin>

	lcd->dataPort->ODR &=~(0xff);
 8002110:	68a3      	ldr	r3, [r4, #8]
 8002112:	695a      	ldr	r2, [r3, #20]
 8002114:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002118:	615a      	str	r2, [r3, #20]
	lcd->dataPort->ODR |= (data);
 800211a:	695a      	ldr	r2, [r3, #20]
 800211c:	4315      	orrs	r5, r2

	TextLCD_Strobe(lcd);
 800211e:	4620      	mov	r0, r4
	lcd->dataPort->ODR |= (data);
 8002120:	615d      	str	r5, [r3, #20]
	TextLCD_Strobe(lcd);
 8002122:	f7ff ff73 	bl	800200c <TextLCD_Strobe>
	delay_us(40); //+
 8002126:	2028      	movs	r0, #40	; 0x28
}
 8002128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40); //+
 800212c:	f7ff bf58 	b.w	8001fe0 <delay_us>

08002130 <TextLCD_Position>:
	//delay 1.64ms
	HAL_Delay(2);
}

//set position to (x,y)
void TextLCD_Position (TextLCDType *lcd, int x, int y){
 8002130:	b508      	push	{r3, lr}
//	if(x > lcd->cols)
//		x = 0;
//	if(y > lcd->rows)
//		y = (y+1) % lcd->rows;

	TextLCD_Cmd(lcd, 0x80 | 0x40*x | 0x01*y);
 8002132:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002136:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
 800213a:	b2c9      	uxtb	r1, r1
 800213c:	f7ff ff7d 	bl	800203a <TextLCD_Cmd>
	delay_us(40);
 8002140:	2028      	movs	r0, #40	; 0x28
}
 8002142:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 8002146:	f7ff bf4b 	b.w	8001fe0 <delay_us>

0800214a <TextLCD_Putchar>:

//prints a char to screen
void TextLCD_Putchar (TextLCDType *lcd, uint8_t data){
 800214a:	b508      	push	{r3, lr}
	TextLCD_Data(lcd, data);
 800214c:	f7ff ffd3 	bl	80020f6 <TextLCD_Data>
	delay_us(40);
 8002150:	2028      	movs	r0, #40	; 0x28
}
 8002152:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(40);
 8002156:	f7ff bf43 	b.w	8001fe0 <delay_us>

0800215a <TextLCD_Puts>:

//prints a string to screen
void TextLCD_Puts (TextLCDType *lcd, char *string){
 800215a:	b538      	push	{r3, r4, r5, lr}
 800215c:	4605      	mov	r5, r0
 800215e:	1e4c      	subs	r4, r1, #1
	int i = 0;
	while(*string != '\0'){
 8002160:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8002164:	b921      	cbnz	r1, 8002170 <TextLCD_Puts+0x16>
		TextLCD_Putchar(lcd, *string);
		string++;
		i++;
	}
	delay_us(40);
 8002166:	2028      	movs	r0, #40	; 0x28
}
 8002168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	delay_us(40);
 800216c:	f7ff bf38 	b.w	8001fe0 <delay_us>
		TextLCD_Putchar(lcd, *string);
 8002170:	4628      	mov	r0, r5
 8002172:	f7ff ffea 	bl	800214a <TextLCD_Putchar>
 8002176:	e7f3      	b.n	8002160 <TextLCD_Puts+0x6>

08002178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002178:	b530      	push	{r4, r5, lr}
 800217a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800217c:	2200      	movs	r2, #0
 800217e:	4b27      	ldr	r3, [pc, #156]	; (800221c <SystemClock_Config+0xa4>)
 8002180:	9201      	str	r2, [sp, #4]
 8002182:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002184:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002188:	6419      	str	r1, [r3, #64]	; 0x40
 800218a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800218c:	4924      	ldr	r1, [pc, #144]	; (8002220 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800218e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002196:	9202      	str	r2, [sp, #8]
 8002198:	680b      	ldr	r3, [r1, #0]
 800219a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800219e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021a2:	600b      	str	r3, [r1, #0]
 80021a4:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021a6:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80021ac:	9302      	str	r3, [sp, #8]
 80021ae:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021b0:	2301      	movs	r3, #1
 80021b2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80021b4:	2310      	movs	r3, #16
 80021b6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 80021b8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80021ba:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021be:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 80021c0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021c2:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80021c4:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021c6:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021c8:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021ca:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80021cc:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80021ce:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d0:	f7ff f998 	bl	8001504 <HAL_RCC_OscConfig>
 80021d4:	b100      	cbz	r0, 80021d8 <SystemClock_Config+0x60>
 80021d6:	e7fe      	b.n	80021d6 <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021d8:	230f      	movs	r3, #15
 80021da:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021dc:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021e2:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021e4:	4621      	mov	r1, r4
 80021e6:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021e8:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021ea:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021ec:	f7ff fb3a 	bl	8001864 <HAL_RCC_ClockConfig>
 80021f0:	4604      	mov	r4, r0
 80021f2:	b100      	cbz	r0, 80021f6 <SystemClock_Config+0x7e>
 80021f4:	e7fe      	b.n	80021f4 <SystemClock_Config+0x7c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80021f6:	f7ff fbcf 	bl	8001998 <HAL_RCC_GetHCLKFreq>
 80021fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8002202:	f7ff f871 	bl	80012e8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002206:	4628      	mov	r0, r5
 8002208:	f7ff f884 	bl	8001314 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800220c:	4622      	mov	r2, r4
 800220e:	4621      	mov	r1, r4
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f7ff f828 	bl	8001268 <HAL_NVIC_SetPriority>
}
 8002218:	b015      	add	sp, #84	; 0x54
 800221a:	bd30      	pop	{r4, r5, pc}
 800221c:	40023800 	.word	0x40023800
 8002220:	40007000 	.word	0x40007000

08002224 <read_DHT11_bit_raw>:
	}

	return DHT11_data[2];
}

int16_t read_DHT11_bit_raw(void){
 8002224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t cnt_low = 0;

	//count how long many loops the GPIO pin is low
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 0){
 8002226:	4c10      	ldr	r4, [pc, #64]	; (8002268 <read_DHT11_bit_raw+0x44>)
		cnt_low++;
		if(cnt_low >= DHT11_timeout)
 8002228:	4e10      	ldr	r6, [pc, #64]	; (800226c <read_DHT11_bit_raw+0x48>)
	uint16_t cnt_low = 0;
 800222a:	2500      	movs	r5, #0
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 0){
 800222c:	2110      	movs	r1, #16
 800222e:	4620      	mov	r0, r4
 8002230:	f7ff f958 	bl	80014e4 <HAL_GPIO_ReadPin>
 8002234:	b150      	cbz	r0, 800224c <read_DHT11_bit_raw+0x28>
	}

	uint16_t cnt_high = 0;

	//count how long many loops the GPIO pin is high
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1){
 8002236:	4e0c      	ldr	r6, [pc, #48]	; (8002268 <read_DHT11_bit_raw+0x44>)
		cnt_high++;
		if (cnt_high >= DHT11_timeout)
 8002238:	4f0c      	ldr	r7, [pc, #48]	; (800226c <read_DHT11_bit_raw+0x48>)
 800223a:	2400      	movs	r4, #0
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1){
 800223c:	2110      	movs	r1, #16
 800223e:	4630      	mov	r0, r6
 8002240:	f7ff f950 	bl	80014e4 <HAL_GPIO_ReadPin>
 8002244:	2801      	cmp	r0, #1
 8002246:	d008      	beq.n	800225a <read_DHT11_bit_raw+0x36>
	}


	//Return the difference between low and high count.
	//Will be < 0 for a '0'-bit and > 0 for a '1'-bit
	return cnt_high-cnt_low;
 8002248:	1b60      	subs	r0, r4, r5
 800224a:	e004      	b.n	8002256 <read_DHT11_bit_raw+0x32>
		cnt_low++;
 800224c:	1c68      	adds	r0, r5, #1
 800224e:	b285      	uxth	r5, r0
		if(cnt_low >= DHT11_timeout)
 8002250:	8830      	ldrh	r0, [r6, #0]
 8002252:	4285      	cmp	r5, r0
 8002254:	d3ea      	bcc.n	800222c <read_DHT11_bit_raw+0x8>
	return cnt_high-cnt_low;
 8002256:	b200      	sxth	r0, r0
}
 8002258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		cnt_high++;
 800225a:	3401      	adds	r4, #1
		if (cnt_high >= DHT11_timeout)
 800225c:	8838      	ldrh	r0, [r7, #0]
		cnt_high++;
 800225e:	b2a4      	uxth	r4, r4
		if (cnt_high >= DHT11_timeout)
 8002260:	4284      	cmp	r4, r0
 8002262:	d3eb      	bcc.n	800223c <read_DHT11_bit_raw+0x18>
 8002264:	e7f7      	b.n	8002256 <read_DHT11_bit_raw+0x32>
 8002266:	bf00      	nop
 8002268:	40020000 	.word	0x40020000
 800226c:	20000008 	.word	0x20000008

08002270 <read_DHT11>:
int16_t read_DHT11(void){
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_Delay(100);
 8002272:	2064      	movs	r0, #100	; 0x64
 8002274:	f7fe fe26 	bl	8000ec4 <HAL_Delay>
	HAL_GPIO_WritePin(DHT_11_GPIO_Port, DHT_11_Pin, 0);
 8002278:	2200      	movs	r2, #0
 800227a:	2110      	movs	r1, #16
 800227c:	4828      	ldr	r0, [pc, #160]	; (8002320 <read_DHT11+0xb0>)
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1){
 800227e:	4d28      	ldr	r5, [pc, #160]	; (8002320 <read_DHT11+0xb0>)
		if(cnt > DHT11_timeout){
 8002280:	4e28      	ldr	r6, [pc, #160]	; (8002324 <read_DHT11+0xb4>)
	HAL_GPIO_WritePin(DHT_11_GPIO_Port, DHT_11_Pin, 0);
 8002282:	f7ff f935 	bl	80014f0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002286:	2014      	movs	r0, #20
 8002288:	f7fe fe1c 	bl	8000ec4 <HAL_Delay>
	HAL_GPIO_WritePin(DHT_11_GPIO_Port, DHT_11_Pin, 1);
 800228c:	2201      	movs	r2, #1
 800228e:	2110      	movs	r1, #16
 8002290:	4823      	ldr	r0, [pc, #140]	; (8002320 <read_DHT11+0xb0>)
 8002292:	f7ff f92d 	bl	80014f0 <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(DHT_11_GPIO_Port, DHT_11_Pin) == 1){
 8002296:	2110      	movs	r1, #16
 8002298:	4628      	mov	r0, r5
 800229a:	f7ff f923 	bl	80014e4 <HAL_GPIO_ReadPin>
 800229e:	2801      	cmp	r0, #1
 80022a0:	d035      	beq.n	800230e <read_DHT11+0x9e>
		DHT11_buff_raw[k] = read_DHT11_bit_raw();
 80022a2:	4d21      	ldr	r5, [pc, #132]	; (8002328 <read_DHT11+0xb8>)
 80022a4:	2400      	movs	r4, #0
 80022a6:	462e      	mov	r6, r5
 80022a8:	f7ff ffbc 	bl	8002224 <read_DHT11_bit_raw>
 80022ac:	f825 0014 	strh.w	r0, [r5, r4, lsl #1]
 80022b0:	3401      	adds	r4, #1
	for (uint8_t k = 0; k < 41; k++) {
 80022b2:	2c29      	cmp	r4, #41	; 0x29
 80022b4:	d1f8      	bne.n	80022a8 <read_DHT11+0x38>
			if(DHT11_buff_raw[(byte << 3)+bit+1] >= DHT11_timeout){
 80022b6:	4b1b      	ldr	r3, [pc, #108]	; (8002324 <read_DHT11+0xb4>)
		DHT11_data[byte] = val;
 80022b8:	4a1c      	ldr	r2, [pc, #112]	; (800232c <read_DHT11+0xbc>)
			if(DHT11_buff_raw[(byte << 3)+bit+1] >= DHT11_timeout){
 80022ba:	881f      	ldrh	r7, [r3, #0]
 80022bc:	2000      	movs	r0, #0
 80022be:	eb06 1400 	add.w	r4, r6, r0, lsl #4
 80022c2:	2108      	movs	r1, #8
 80022c4:	2300      	movs	r3, #0
 80022c6:	f934 5f02 	ldrsh.w	r5, [r4, #2]!
 80022ca:	42bd      	cmp	r5, r7
 80022cc:	da24      	bge.n	8002318 <read_DHT11+0xa8>
			val = val << 1;//shift left as MSB first
 80022ce:	005b      	lsls	r3, r3, #1
			if(DHT11_buff_raw[(byte << 3) + bit + 1] > 0){
 80022d0:	2d00      	cmp	r5, #0
			val = val << 1;//shift left as MSB first
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	f101 31ff 	add.w	r1, r1, #4294967295
				val = val | 0x01;
 80022d8:	bfc8      	it	gt
 80022da:	f043 0301 	orrgt.w	r3, r3, #1
		for (uint8_t bit = 0; bit < 8; ++bit) {
 80022de:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 80022e2:	d1f0      	bne.n	80022c6 <read_DHT11+0x56>
		DHT11_data[byte] = val;
 80022e4:	5413      	strb	r3, [r2, r0]
 80022e6:	3001      	adds	r0, #1
	for (uint8_t byte = 0; byte < 5; byte++) {
 80022e8:	2805      	cmp	r0, #5
 80022ea:	d1e8      	bne.n	80022be <read_DHT11+0x4e>
		sum = sum + DHT11_data[byte];
 80022ec:	7851      	ldrb	r1, [r2, #1]
 80022ee:	7813      	ldrb	r3, [r2, #0]
 80022f0:	f992 0002 	ldrsb.w	r0, [r2, #2]
 80022f4:	440b      	add	r3, r1
 80022f6:	78d1      	ldrb	r1, [r2, #3]
	if(sum != DHT11_data[4]){
 80022f8:	f992 2004 	ldrsb.w	r2, [r2, #4]
		sum = sum + DHT11_data[byte];
 80022fc:	fa50 f383 	uxtab	r3, r0, r3
 8002300:	fa51 f383 	uxtab	r3, r1, r3
	if(sum != DHT11_data[4]){
 8002304:	b2db      	uxtb	r3, r3
 8002306:	4293      	cmp	r3, r2
 8002308:	d106      	bne.n	8002318 <read_DHT11+0xa8>
	return DHT11_data[2];
 800230a:	b200      	sxth	r0, r0
}
 800230c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		cnt++;
 800230e:	3401      	adds	r4, #1
		if(cnt > DHT11_timeout){
 8002310:	8833      	ldrh	r3, [r6, #0]
		cnt++;
 8002312:	b2a4      	uxth	r4, r4
		if(cnt > DHT11_timeout){
 8002314:	42a3      	cmp	r3, r4
 8002316:	d2be      	bcs.n	8002296 <read_DHT11+0x26>
			return -99;
 8002318:	f06f 0062 	mvn.w	r0, #98	; 0x62
 800231c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800231e:	bf00      	nop
 8002320:	40020000 	.word	0x40020000
 8002324:	20000008 	.word	0x20000008
 8002328:	20000100 	.word	0x20000100
 800232c:	200001d8 	.word	0x200001d8

08002330 <readAnalogTemp>:

int16_t readAnalogTemp(void){
 8002330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int16_t temperature = 0;
	uint16_t maxADCValue = 4096;

	if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK){
 8002332:	f04f 31ff 	mov.w	r1, #4294967295
 8002336:	4828      	ldr	r0, [pc, #160]	; (80023d8 <readAnalogTemp+0xa8>)
 8002338:	4c28      	ldr	r4, [pc, #160]	; (80023dc <readAnalogTemp+0xac>)
 800233a:	f7fe fe99 	bl	8001070 <HAL_ADC_PollForConversion>
 800233e:	b918      	cbnz	r0, 8002348 <readAnalogTemp+0x18>
		channel_1 = HAL_ADC_GetValue(&hadc1);
 8002340:	4825      	ldr	r0, [pc, #148]	; (80023d8 <readAnalogTemp+0xa8>)
 8002342:	f7fe fee5 	bl	8001110 <HAL_ADC_GetValue>
 8002346:	8020      	strh	r0, [r4, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8002348:	4823      	ldr	r0, [pc, #140]	; (80023d8 <readAnalogTemp+0xa8>)
 800234a:	f7fe fe73 	bl	8001034 <HAL_ADC_Stop>

	/*Calculate Thermistor Resistance. Code Begin */
	//R1 = -(10k*V/(V-1))		dr v r Vin/Vcc
	float Vin = channel_1/maxADCValue;
 800234e:	8820      	ldrh	r0, [r4, #0]
 8002350:	0b00      	lsrs	r0, r0, #12
	float R1 = (-1.0)*((10000.0*Vin)/(Vin-1.0));
 8002352:	ee07 0a90 	vmov	s15, r0
 8002356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800235a:	ee17 0a90 	vmov	r0, s15
 800235e:	f7fe f8fb 	bl	8000558 <__aeabi_f2d>
 8002362:	a31b      	add	r3, pc, #108	; (adr r3, 80023d0 <readAnalogTemp+0xa0>)
 8002364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002368:	4606      	mov	r6, r0
 800236a:	460f      	mov	r7, r1
 800236c:	f7fe f948 	bl	8000600 <__aeabi_dmul>
 8002370:	2200      	movs	r2, #0
 8002372:	4604      	mov	r4, r0
 8002374:	460d      	mov	r5, r1
 8002376:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <readAnalogTemp+0xb0>)
 8002378:	4630      	mov	r0, r6
 800237a:	4639      	mov	r1, r7
 800237c:	f7fd ff8c 	bl	8000298 <__aeabi_dsub>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4620      	mov	r0, r4
 8002386:	4629      	mov	r1, r5
 8002388:	f7fe fa64 	bl	8000854 <__aeabi_ddiv>
 800238c:	f7fe fb72 	bl	8000a74 <__aeabi_d2f>
	//FORMEL:: temp = 1/( ( ((ln R1 - ln 10000)/B) + (1/298.15) ) )

	float B =  3450;
	float C = (1.0/298.15);

	float X = logf((R1 - logf(10000.0))/B);
 8002390:	eddf 7a14 	vldr	s15, [pc, #80]	; 80023e4 <readAnalogTemp+0xb4>
 8002394:	ed9f 0a14 	vldr	s0, [pc, #80]	; 80023e8 <readAnalogTemp+0xb8>
 8002398:	ee07 0a10 	vmov	s14, r0
 800239c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023a0:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80023a4:	f000 ff24 	bl	80031f0 <logf>

	temperature = (int16_t)(1.0/(X+C));
 80023a8:	eddf 7a10 	vldr	s15, [pc, #64]	; 80023ec <readAnalogTemp+0xbc>
 80023ac:	ee70 7a27 	vadd.f32	s15, s0, s15
 80023b0:	ee17 0a90 	vmov	r0, s15
 80023b4:	f7fe f8d0 	bl	8000558 <__aeabi_f2d>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	2000      	movs	r0, #0
 80023be:	4908      	ldr	r1, [pc, #32]	; (80023e0 <readAnalogTemp+0xb0>)
 80023c0:	f7fe fa48 	bl	8000854 <__aeabi_ddiv>
 80023c4:	f7fe fb2e 	bl	8000a24 <__aeabi_d2iz>
	/*Calculate Thermistor temp. Code End*/
	return temperature;
}
 80023c8:	b200      	sxth	r0, r0
 80023ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023cc:	f3af 8000 	nop.w
 80023d0:	00000000 	.word	0x00000000
 80023d4:	40c38800 	.word	0x40c38800
 80023d8:	20000190 	.word	0x20000190
 80023dc:	2000009c 	.word	0x2000009c
 80023e0:	3ff00000 	.word	0x3ff00000
 80023e4:	c1135d8e 	.word	0xc1135d8e
 80023e8:	4557a000 	.word	0x4557a000
 80023ec:	3b5bcf0f 	.word	0x3b5bcf0f

080023f0 <main>:
{
 80023f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023f4:	b097      	sub	sp, #92	; 0x5c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023f6:	2400      	movs	r4, #0
  HAL_Init();
 80023f8:	f7fe fd38 	bl	8000e6c <HAL_Init>
  SystemClock_Config();
 80023fc:	f7ff febc 	bl	8002178 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002400:	4ba7      	ldr	r3, [pc, #668]	; (80026a0 <main+0x2b0>)
 8002402:	9408      	str	r4, [sp, #32]
 8002404:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8002406:	4fa7      	ldr	r7, [pc, #668]	; (80026a4 <main+0x2b4>)
  htim10.Instance = TIM10;
 8002408:	4ea7      	ldr	r6, [pc, #668]	; (80026a8 <main+0x2b8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800240a:	f042 0204 	orr.w	r2, r2, #4
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
 8002410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002412:	f002 0204 	and.w	r2, r2, #4
 8002416:	9208      	str	r2, [sp, #32]
 8002418:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800241a:	9409      	str	r4, [sp, #36]	; 0x24
 800241c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800241e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002422:	631a      	str	r2, [r3, #48]	; 0x30
 8002424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002426:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800242a:	9209      	str	r2, [sp, #36]	; 0x24
 800242c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	940a      	str	r4, [sp, #40]	; 0x28
 8002430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
 8002438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800243a:	f002 0201 	and.w	r2, r2, #1
 800243e:	920a      	str	r2, [sp, #40]	; 0x28
 8002440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002442:	940b      	str	r4, [sp, #44]	; 0x2c
 8002444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002446:	f042 0202 	orr.w	r2, r2, #2
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	930b      	str	r3, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8002454:	4622      	mov	r2, r4
 8002456:	21ff      	movs	r1, #255	; 0xff
 8002458:	4638      	mov	r0, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800245a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOC, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 800245c:	f7ff f848 	bl	80014f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DHT_11_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002460:	4622      	mov	r2, r4
 8002462:	2130      	movs	r1, #48	; 0x30
 8002464:	4891      	ldr	r0, [pc, #580]	; (80026ac <main+0x2bc>)
 8002466:	f7ff f843 	bl	80014f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 800246a:	4622      	mov	r2, r4
 800246c:	2107      	movs	r1, #7
 800246e:	4890      	ldr	r0, [pc, #576]	; (80026b0 <main+0x2c0>)
 8002470:	f7ff f83e 	bl	80014f0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8002474:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002478:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800247a:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800247c:	4b8d      	ldr	r3, [pc, #564]	; (80026b4 <main+0x2c4>)
 800247e:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002480:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002482:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8002486:	f04f 08ff 	mov.w	r8, #255	; 0xff
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800248a:	f7fe ff55 	bl	8001338 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248e:	a90c      	add	r1, sp, #48	; 0x30
 8002490:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin 
 8002492:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002496:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249c:	f7fe ff4c 	bl	8001338 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DHT_11_Pin;
 80024a0:	2310      	movs	r3, #16
 80024a2:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80024a4:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80024a6:	2311      	movs	r3, #17
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80024a8:	4880      	ldr	r0, [pc, #512]	; (80026ac <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80024aa:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024ac:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ae:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DHT_11_GPIO_Port, &GPIO_InitStruct);
 80024b0:	f7fe ff42 	bl	8001338 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 80024b4:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80024b6:	a90c      	add	r1, sp, #48	; 0x30
 80024b8:	487c      	ldr	r0, [pc, #496]	; (80026ac <main+0x2bc>)
  GPIO_InitStruct.Pin = LD2_Pin;
 80024ba:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024bc:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 80024c2:	f04f 0907 	mov.w	r9, #7
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80024c6:	f7fe ff37 	bl	8001338 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ca:	4879      	ldr	r0, [pc, #484]	; (80026b0 <main+0x2c0>)
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RW_Pin|LCD_E_Pin;
 80024cc:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d0:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024d2:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d4:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d6:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d8:	f7fe ff2e 	bl	8001338 <HAL_GPIO_Init>
  htim10.Init.Prescaler = 1343;
 80024dc:	4b76      	ldr	r3, [pc, #472]	; (80026b8 <main+0x2c8>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024de:	60b4      	str	r4, [r6, #8]
  htim10.Init.Prescaler = 1343;
 80024e0:	f240 5c3f 	movw	ip, #1343	; 0x53f
 80024e4:	e886 1008 	stmia.w	r6, {r3, ip}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80024e8:	4630      	mov	r0, r6
  htim10.Init.Period = 62499;
 80024ea:	f24f 4323 	movw	r3, #62499	; 0xf423
 80024ee:	60f3      	str	r3, [r6, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f0:	6134      	str	r4, [r6, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80024f2:	f7ff fb8b 	bl	8001c0c <HAL_TIM_Base_Init>
 80024f6:	b100      	cbz	r0, 80024fa <main+0x10a>
 80024f8:	e7fe      	b.n	80024f8 <main+0x108>
  htim11.Instance = TIM11;
 80024fa:	4b70      	ldr	r3, [pc, #448]	; (80026bc <main+0x2cc>)
 80024fc:	4a70      	ldr	r2, [pc, #448]	; (80026c0 <main+0x2d0>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8002500:	6058      	str	r0, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002502:	6098      	str	r0, [r3, #8]
  htim11.Init.Period = 79;
 8002504:	224f      	movs	r2, #79	; 0x4f
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002506:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002508:	4618      	mov	r0, r3
  htim11.Init.Period = 79;
 800250a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800250c:	f7ff fb7e 	bl	8001c0c <HAL_TIM_Base_Init>
 8002510:	b100      	cbz	r0, 8002514 <main+0x124>
 8002512:	e7fe      	b.n	8002512 <main+0x122>
  hadc1.Instance = ADC1;
 8002514:	4c6b      	ldr	r4, [pc, #428]	; (80026c4 <main+0x2d4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002516:	4b6c      	ldr	r3, [pc, #432]	; (80026c8 <main+0x2d8>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002518:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800251a:	f44f 3e40 	mov.w	lr, #196608	; 0x30000
 800251e:	e884 4008 	stmia.w	r4, {r3, lr}
  hadc1.Init.ScanConvMode = DISABLE;
 8002522:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002524:	61a0      	str	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002526:	6220      	str	r0, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002528:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800252a:	4b68      	ldr	r3, [pc, #416]	; (80026cc <main+0x2dc>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800252c:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800252e:	6320      	str	r0, [r4, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002530:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002532:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 1;
 8002534:	61e5      	str	r5, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002536:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002538:	f7fe fcd8 	bl	8000eec <HAL_ADC_Init>
 800253c:	b100      	cbz	r0, 8002540 <main+0x150>
 800253e:	e7fe      	b.n	800253e <main+0x14e>
  sConfig.Channel = ADC_CHANNEL_0;
 8002540:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002542:	a90c      	add	r1, sp, #48	; 0x30
 8002544:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8002546:	950d      	str	r5, [sp, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002548:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800254c:	f7fe fde4 	bl	8001118 <HAL_ADC_ConfigChannel>
 8002550:	b100      	cbz	r0, 8002554 <main+0x164>
 8002552:	e7fe      	b.n	8002552 <main+0x162>
  huart2.Instance = USART2;
 8002554:	4b5e      	ldr	r3, [pc, #376]	; (80026d0 <main+0x2e0>)
  huart2.Init.BaudRate = 115200;
 8002556:	495f      	ldr	r1, [pc, #380]	; (80026d4 <main+0x2e4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002558:	6098      	str	r0, [r3, #8]
  huart2.Init.BaudRate = 115200;
 800255a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800255e:	e883 0006 	stmia.w	r3, {r1, r2}
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002562:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002564:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002566:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002568:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800256a:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800256c:	4618      	mov	r0, r3
  huart2.Init.Mode = UART_MODE_TX_RX;
 800256e:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002570:	f7ff fcaa 	bl	8001ec8 <HAL_UART_Init>
 8002574:	b100      	cbz	r0, 8002578 <main+0x188>
 8002576:	e7fe      	b.n	8002576 <main+0x186>
  HAL_TIM_Base_Start_IT(&htim10);
 8002578:	4630      	mov	r0, r6
 800257a:	f7ff fa33 	bl	80019e4 <HAL_TIM_Base_Start_IT>
  TextLCD_Init(&lcd, LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_RW_Pin, LCD_E_Pin, LCD_D0_GPIO_Port,(LCD_D0_Pin | LCD_D1_Pin | LCD_D2_Pin | LCD_D3_Pin | LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin), rows, cols);
 800257e:	4b56      	ldr	r3, [pc, #344]	; (80026d8 <main+0x2e8>)
 8002580:	494b      	ldr	r1, [pc, #300]	; (80026b0 <main+0x2c0>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	9304      	str	r3, [sp, #16]
 8002586:	4b55      	ldr	r3, [pc, #340]	; (80026dc <main+0x2ec>)
 8002588:	4855      	ldr	r0, [pc, #340]	; (80026e0 <main+0x2f0>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	9303      	str	r3, [sp, #12]
 800258e:	2304      	movs	r3, #4
 8002590:	462a      	mov	r2, r5
 8002592:	f8cd 8008 	str.w	r8, [sp, #8]
 8002596:	9701      	str	r7, [sp, #4]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2302      	movs	r3, #2
 800259c:	f7ff fd6a 	bl	8002074 <TextLCD_Init>
  TextLCD_Puts(&lcd, "Goddag! :)");
 80025a0:	4950      	ldr	r1, [pc, #320]	; (80026e4 <main+0x2f4>)
 80025a2:	484f      	ldr	r0, [pc, #316]	; (80026e0 <main+0x2f0>)
	  			TextLCD_Position(&lcd, 1, 0);
 80025a4:	4c4e      	ldr	r4, [pc, #312]	; (80026e0 <main+0x2f0>)
  TextLCD_Puts(&lcd, "Goddag! :)");
 80025a6:	f7ff fdd8 	bl	800215a <TextLCD_Puts>
  sekTick = 39660;
 80025aa:	4b4f      	ldr	r3, [pc, #316]	; (80026e8 <main+0x2f8>)
 80025ac:	f649 22ec 	movw	r2, #39660	; 0x9aec
 80025b0:	601a      	str	r2, [r3, #0]
  uint32_t currentSek = sekTick + 1;
 80025b2:	f649 26ed 	movw	r6, #39661	; 0x9aed
 80025b6:	4698      	mov	r8, r3
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 80025b8:	270a      	movs	r7, #10
	  int16_t _temp = readAnalogTemp();
 80025ba:	f7ff feb9 	bl	8002330 <readAnalogTemp>
	  int16_t _DHT11 = read_DHT11();
 80025be:	f7ff fe57 	bl	8002270 <read_DHT11>
	  if(currentSek != sekTick){
 80025c2:	f8d8 5000 	ldr.w	r5, [r8]
	  int16_t _DHT11 = read_DHT11();
 80025c6:	9007      	str	r0, [sp, #28]
	  if(currentSek != sekTick){
 80025c8:	42ae      	cmp	r6, r5
 80025ca:	d064      	beq.n	8002696 <main+0x2a6>
	  			TextLCD_Position(&lcd, 1, 0);
 80025cc:	2200      	movs	r2, #0
 80025ce:	2101      	movs	r1, #1
 80025d0:	4620      	mov	r0, r4
 80025d2:	f7ff fdad 	bl	8002130 <TextLCD_Position>
	  			uint32_t tenHours = hours / 10;
 80025d6:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 80025da:	fbb5 f1f1 	udiv	r1, r5, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenHours);
 80025de:	3130      	adds	r1, #48	; 0x30
 80025e0:	b2c9      	uxtb	r1, r1
 80025e2:	4620      	mov	r0, r4
 80025e4:	f7ff fdb1 	bl	800214a <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 80025e8:	f44f 6661 	mov.w	r6, #3600	; 0xe10
 80025ec:	fbb5 fbf6 	udiv	fp, r5, r6
	  			TextLCD_Putchar(&lcd, 0x30+ hours % 10);
 80025f0:	fbbb f1f7 	udiv	r1, fp, r7
 80025f4:	fb07 b111 	mls	r1, r7, r1, fp
 80025f8:	3130      	adds	r1, #48	; 0x30
 80025fa:	b2c9      	uxtb	r1, r1
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff fda4 	bl	800214a <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, ':');
 8002602:	213a      	movs	r1, #58	; 0x3a
 8002604:	4620      	mov	r0, r4
 8002606:	f7ff fda0 	bl	800214a <TextLCD_Putchar>
	  			uint32_t minutes = (temp % 3600) / 60;
 800260a:	fb06 561b 	mls	r6, r6, fp, r5
	  			uint32_t tenMinutes = minutes /10;
 800260e:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002612:	fbb6 f1f1 	udiv	r1, r6, r1
	  			TextLCD_Putchar(&lcd, 0x30+tenMinutes);
 8002616:	3130      	adds	r1, #48	; 0x30
 8002618:	b2c9      	uxtb	r1, r1
 800261a:	4620      	mov	r0, r4
 800261c:	f7ff fd95 	bl	800214a <TextLCD_Putchar>
	  			uint32_t seconds = temp % 60;
 8002620:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
	  			uint32_t minutes = (temp % 3600) / 60;
 8002624:	fbb6 f6fa 	udiv	r6, r6, sl
	  			TextLCD_Putchar(&lcd, 0x30 + (minutes % 10));
 8002628:	fbb6 f1f7 	udiv	r1, r6, r7
 800262c:	fb07 6111 	mls	r1, r7, r1, r6
 8002630:	3130      	adds	r1, #48	; 0x30
 8002632:	b2c9      	uxtb	r1, r1
 8002634:	4620      	mov	r0, r4
 8002636:	f7ff fd88 	bl	800214a <TextLCD_Putchar>
	  			uint32_t seconds = temp % 60;
 800263a:	fbb5 f9fa 	udiv	r9, r5, sl
	  			TextLCD_Putchar(&lcd, ':');
 800263e:	213a      	movs	r1, #58	; 0x3a
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff fd82 	bl	800214a <TextLCD_Putchar>
	  			uint32_t seconds = temp % 60;
 8002646:	fb0a 5919 	mls	r9, sl, r9, r5
	  			uint32_t tenSeconds = seconds / 10;
 800264a:	fbb9 f5f7 	udiv	r5, r9, r7
	  			TextLCD_Putchar(&lcd, 0x30 + (tenSeconds % 10));
 800264e:	f105 0130 	add.w	r1, r5, #48	; 0x30
 8002652:	b2c9      	uxtb	r1, r1
 8002654:	4620      	mov	r0, r4
	  			TextLCD_Putchar(&lcd, 0x30 + (seconds % 10));
 8002656:	fb07 9915 	mls	r9, r7, r5, r9
	  			TextLCD_Putchar(&lcd, 0x30 + (tenSeconds % 10));
 800265a:	f7ff fd76 	bl	800214a <TextLCD_Putchar>
	  			TextLCD_Putchar(&lcd, 0x30 + (seconds % 10));
 800265e:	f109 0130 	add.w	r1, r9, #48	; 0x30
 8002662:	b2c9      	uxtb	r1, r1
 8002664:	4620      	mov	r0, r4
 8002666:	f7ff fd70 	bl	800214a <TextLCD_Putchar>
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800266a:	2120      	movs	r1, #32
 800266c:	480f      	ldr	r0, [pc, #60]	; (80026ac <main+0x2bc>)
	  			currentSek = sekTick;
 800266e:	f8d8 5000 	ldr.w	r5, [r8]
	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002672:	f7fe ff42 	bl	80014fa <HAL_GPIO_TogglePin>
	  			sprintf(str, "DHT11:%d\n\r", _DHT11);
 8002676:	9b07      	ldr	r3, [sp, #28]
 8002678:	491c      	ldr	r1, [pc, #112]	; (80026ec <main+0x2fc>)
 800267a:	461a      	mov	r2, r3
 800267c:	a80c      	add	r0, sp, #48	; 0x30
 800267e:	f000 f999 	bl	80029b4 <siprintf>
	  			HAL_UART_Transmit(&huart2, str, strlen(str), 1000);
 8002682:	a80c      	add	r0, sp, #48	; 0x30
 8002684:	f7fd fdac 	bl	80001e0 <strlen>
 8002688:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800268c:	b282      	uxth	r2, r0
 800268e:	a90c      	add	r1, sp, #48	; 0x30
 8002690:	480f      	ldr	r0, [pc, #60]	; (80026d0 <main+0x2e0>)
 8002692:	f7ff fc47 	bl	8001f24 <HAL_UART_Transmit>
	  		HAL_Delay(10);
 8002696:	200a      	movs	r0, #10
 8002698:	f7fe fc14 	bl	8000ec4 <HAL_Delay>
  {
 800269c:	462e      	mov	r6, r5
 800269e:	e78c      	b.n	80025ba <main+0x1ca>
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40020800 	.word	0x40020800
 80026a8:	20000154 	.word	0x20000154
 80026ac:	40020000 	.word	0x40020000
 80026b0:	40020400 	.word	0x40020400
 80026b4:	10210000 	.word	0x10210000
 80026b8:	40014400 	.word	0x40014400
 80026bc:	200000b0 	.word	0x200000b0
 80026c0:	40014800 	.word	0x40014800
 80026c4:	20000190 	.word	0x20000190
 80026c8:	40012000 	.word	0x40012000
 80026cc:	0f000001 	.word	0x0f000001
 80026d0:	200001e0 	.word	0x200001e0
 80026d4:	40004400 	.word	0x40004400
 80026d8:	2000000a 	.word	0x2000000a
 80026dc:	2000000b 	.word	0x2000000b
 80026e0:	200000ec 	.word	0x200000ec
 80026e4:	08003518 	.word	0x08003518
 80026e8:	20000094 	.word	0x20000094
 80026ec:	08003523 	.word	0x08003523

080026f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f0:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f2:	4b22      	ldr	r3, [pc, #136]	; (800277c <HAL_MspInit+0x8c>)
 80026f4:	2400      	movs	r4, #0
 80026f6:	9400      	str	r4, [sp, #0]
 80026f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026fe:	645a      	str	r2, [r3, #68]	; 0x44
 8002700:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002702:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002706:	9200      	str	r2, [sp, #0]
 8002708:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800270a:	9401      	str	r4, [sp, #4]
 800270c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800270e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002712:	641a      	str	r2, [r3, #64]	; 0x40
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800271c:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002720:	f7fe fd90 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002724:	4622      	mov	r2, r4
 8002726:	4621      	mov	r1, r4
 8002728:	f06f 000b 	mvn.w	r0, #11
 800272c:	f7fe fd9c 	bl	8001268 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002730:	4622      	mov	r2, r4
 8002732:	4621      	mov	r1, r4
 8002734:	f06f 000a 	mvn.w	r0, #10
 8002738:	f7fe fd96 	bl	8001268 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800273c:	4622      	mov	r2, r4
 800273e:	4621      	mov	r1, r4
 8002740:	f06f 0009 	mvn.w	r0, #9
 8002744:	f7fe fd90 	bl	8001268 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002748:	4622      	mov	r2, r4
 800274a:	4621      	mov	r1, r4
 800274c:	f06f 0004 	mvn.w	r0, #4
 8002750:	f7fe fd8a 	bl	8001268 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002754:	4622      	mov	r2, r4
 8002756:	4621      	mov	r1, r4
 8002758:	f06f 0003 	mvn.w	r0, #3
 800275c:	f7fe fd84 	bl	8001268 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002760:	4622      	mov	r2, r4
 8002762:	4621      	mov	r1, r4
 8002764:	f06f 0001 	mvn.w	r0, #1
 8002768:	f7fe fd7e 	bl	8001268 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800276c:	4622      	mov	r2, r4
 800276e:	4621      	mov	r1, r4
 8002770:	f04f 30ff 	mov.w	r0, #4294967295
 8002774:	f7fe fd78 	bl	8001268 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002778:	b002      	add	sp, #8
 800277a:	bd10      	pop	{r4, pc}
 800277c:	40023800 	.word	0x40023800

08002780 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002780:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002782:	6802      	ldr	r2, [r0, #0]
 8002784:	4b0d      	ldr	r3, [pc, #52]	; (80027bc <HAL_ADC_MspInit+0x3c>)
 8002786:	429a      	cmp	r2, r3
 8002788:	d115      	bne.n	80027b6 <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800278a:	2100      	movs	r1, #0
 800278c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002790:	9100      	str	r1, [sp, #0]
 8002792:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002794:	480a      	ldr	r0, [pc, #40]	; (80027c0 <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002796:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800279a:	645a      	str	r2, [r3, #68]	; 0x44
 800279c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	9103      	str	r1, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027a8:	2301      	movs	r3, #1
 80027aa:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ac:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ae:	2303      	movs	r3, #3
 80027b0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b2:	f7fe fdc1 	bl	8001338 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027b6:	b007      	add	sp, #28
 80027b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80027bc:	40012000 	.word	0x40012000
 80027c0:	40020000 	.word	0x40020000

080027c4 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c4:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 80027c6:	6803      	ldr	r3, [r0, #0]
 80027c8:	4a16      	ldr	r2, [pc, #88]	; (8002824 <HAL_TIM_Base_MspInit+0x60>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d115      	bne.n	80027fa <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80027ce:	2200      	movs	r2, #0
 80027d0:	4b15      	ldr	r3, [pc, #84]	; (8002828 <HAL_TIM_Base_MspInit+0x64>)
 80027d2:	9200      	str	r2, [sp, #0]
 80027d4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80027d6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80027da:	6459      	str	r1, [r3, #68]	; 0x44
 80027dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e2:	9300      	str	r3, [sp, #0]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80027e4:	2019      	movs	r0, #25
 80027e6:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 80027e8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80027ea:	f7fe fd3d 	bl	8001268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80027ee:	2019      	movs	r0, #25
  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80027f0:	f7fe fd6e 	bl	80012d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80027f4:	b003      	add	sp, #12
 80027f6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM11)
 80027fa:	4a0c      	ldr	r2, [pc, #48]	; (800282c <HAL_TIM_Base_MspInit+0x68>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d1f9      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002800:	2200      	movs	r2, #0
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_TIM_Base_MspInit+0x64>)
 8002804:	9201      	str	r2, [sp, #4]
 8002806:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002808:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 800280c:	6459      	str	r1, [r3, #68]	; 0x44
 800280e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002810:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002814:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002816:	201a      	movs	r0, #26
 8002818:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 800281a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800281c:	f7fe fd24 	bl	8001268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002820:	201a      	movs	r0, #26
 8002822:	e7e5      	b.n	80027f0 <HAL_TIM_Base_MspInit+0x2c>
 8002824:	40014400 	.word	0x40014400
 8002828:	40023800 	.word	0x40023800
 800282c:	40014800 	.word	0x40014800

08002830 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002830:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8002832:	6802      	ldr	r2, [r0, #0]
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_UART_MspInit+0x40>)
 8002836:	429a      	cmp	r2, r3
 8002838:	d117      	bne.n	800286a <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	4a0d      	ldr	r2, [pc, #52]	; (8002874 <HAL_UART_MspInit+0x44>)
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	480d      	ldr	r0, [pc, #52]	; (8002878 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002844:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002848:	6411      	str	r1, [r2, #64]	; 0x40
 800284a:	6c12      	ldr	r2, [r2, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	9303      	str	r3, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 800284e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002852:	9200      	str	r2, [sp, #0]
 8002854:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002858:	220c      	movs	r2, #12
 800285a:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800285c:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002860:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002862:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002864:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002866:	f7fe fd67 	bl	8001338 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800286a:	b007      	add	sp, #28
 800286c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002870:	40004400 	.word	0x40004400
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000

0800287c <NMI_Handler>:
 800287c:	4770      	bx	lr

0800287e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800287e:	e7fe      	b.n	800287e <HardFault_Handler>

08002880 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002880:	e7fe      	b.n	8002880 <MemManage_Handler>

08002882 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002882:	e7fe      	b.n	8002882 <BusFault_Handler>

08002884 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002884:	e7fe      	b.n	8002884 <UsageFault_Handler>

08002886 <SVC_Handler>:
 8002886:	4770      	bx	lr

08002888 <DebugMon_Handler>:
 8002888:	4770      	bx	lr

0800288a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800288a:	4770      	bx	lr

0800288c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800288c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800288e:	f7fe fb07 	bl	8000ea0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002892:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002896:	f7fe bd4a 	b.w	800132e <HAL_SYSTICK_IRQHandler>
	...

0800289c <TIM1_UP_TIM10_IRQHandler>:
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	sekTick++;
 800289c:	4a03      	ldr	r2, [pc, #12]	; (80028ac <TIM1_UP_TIM10_IRQHandler+0x10>)
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800289e:	4804      	ldr	r0, [pc, #16]	; (80028b0 <TIM1_UP_TIM10_IRQHandler+0x14>)
	sekTick++;
 80028a0:	6813      	ldr	r3, [r2, #0]
 80028a2:	3301      	adds	r3, #1
 80028a4:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim10);
 80028a6:	f7ff b8c2 	b.w	8001a2e <HAL_TIM_IRQHandler>
 80028aa:	bf00      	nop
 80028ac:	20000094 	.word	0x20000094
 80028b0:	20000154 	.word	0x20000154

080028b4 <TIM1_TRG_COM_TIM11_IRQHandler>:
* @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
*/
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	usekTick++;
 80028b4:	4a03      	ldr	r2, [pc, #12]	; (80028c4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80028b6:	4804      	ldr	r0, [pc, #16]	; (80028c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
	usekTick++;
 80028b8:	6813      	ldr	r3, [r2, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	6013      	str	r3, [r2, #0]
  HAL_TIM_IRQHandler(&htim11);
 80028be:	f7ff b8b6 	b.w	8001a2e <HAL_TIM_IRQHandler>
 80028c2:	bf00      	nop
 80028c4:	20000098 	.word	0x20000098
 80028c8:	200000b0 	.word	0x200000b0

080028cc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028cc:	490f      	ldr	r1, [pc, #60]	; (800290c <SystemInit+0x40>)
 80028ce:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80028d2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80028da:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <SystemInit+0x44>)
 80028dc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80028de:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80028e0:	f042 0201 	orr.w	r2, r2, #1
 80028e4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80028e6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80028ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028f2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80028f4:	4a07      	ldr	r2, [pc, #28]	; (8002914 <SystemInit+0x48>)
 80028f6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028fe:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002900:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002902:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002906:	608b      	str	r3, [r1, #8]
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	e000ed00 	.word	0xe000ed00
 8002910:	40023800 	.word	0x40023800
 8002914:	24003010 	.word	0x24003010

08002918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002918:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002950 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800291c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800291e:	e003      	b.n	8002928 <LoopCopyDataInit>

08002920 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002922:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002924:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002926:	3104      	adds	r1, #4

08002928 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002928:	480b      	ldr	r0, [pc, #44]	; (8002958 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800292a:	4b0c      	ldr	r3, [pc, #48]	; (800295c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800292c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800292e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002930:	d3f6      	bcc.n	8002920 <CopyDataInit>
  ldr  r2, =_sbss
 8002932:	4a0b      	ldr	r2, [pc, #44]	; (8002960 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002934:	e002      	b.n	800293c <LoopFillZerobss>

08002936 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002936:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002938:	f842 3b04 	str.w	r3, [r2], #4

0800293c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800293e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002940:	d3f9      	bcc.n	8002936 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002942:	f7ff ffc3 	bl	80028cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002946:	f000 f811 	bl	800296c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800294a:	f7ff fd51 	bl	80023f0 <main>
  bx  lr    
 800294e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002950:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8002954:	08003590 	.word	0x08003590
  ldr  r0, =_sdata
 8002958:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800295c:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8002960:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8002964:	20000224 	.word	0x20000224

08002968 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002968:	e7fe      	b.n	8002968 <ADC_IRQHandler>
	...

0800296c <__libc_init_array>:
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	4e0d      	ldr	r6, [pc, #52]	; (80029a4 <__libc_init_array+0x38>)
 8002970:	4c0d      	ldr	r4, [pc, #52]	; (80029a8 <__libc_init_array+0x3c>)
 8002972:	1ba4      	subs	r4, r4, r6
 8002974:	10a4      	asrs	r4, r4, #2
 8002976:	2500      	movs	r5, #0
 8002978:	42a5      	cmp	r5, r4
 800297a:	d109      	bne.n	8002990 <__libc_init_array+0x24>
 800297c:	4e0b      	ldr	r6, [pc, #44]	; (80029ac <__libc_init_array+0x40>)
 800297e:	4c0c      	ldr	r4, [pc, #48]	; (80029b0 <__libc_init_array+0x44>)
 8002980:	f000 fdbe 	bl	8003500 <_init>
 8002984:	1ba4      	subs	r4, r4, r6
 8002986:	10a4      	asrs	r4, r4, #2
 8002988:	2500      	movs	r5, #0
 800298a:	42a5      	cmp	r5, r4
 800298c:	d105      	bne.n	800299a <__libc_init_array+0x2e>
 800298e:	bd70      	pop	{r4, r5, r6, pc}
 8002990:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002994:	4798      	blx	r3
 8002996:	3501      	adds	r5, #1
 8002998:	e7ee      	b.n	8002978 <__libc_init_array+0xc>
 800299a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800299e:	4798      	blx	r3
 80029a0:	3501      	adds	r5, #1
 80029a2:	e7f2      	b.n	800298a <__libc_init_array+0x1e>
 80029a4:	08003588 	.word	0x08003588
 80029a8:	08003588 	.word	0x08003588
 80029ac:	08003588 	.word	0x08003588
 80029b0:	0800358c 	.word	0x0800358c

080029b4 <siprintf>:
 80029b4:	b40e      	push	{r1, r2, r3}
 80029b6:	b500      	push	{lr}
 80029b8:	b09c      	sub	sp, #112	; 0x70
 80029ba:	f44f 7102 	mov.w	r1, #520	; 0x208
 80029be:	ab1d      	add	r3, sp, #116	; 0x74
 80029c0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80029c4:	9002      	str	r0, [sp, #8]
 80029c6:	9006      	str	r0, [sp, #24]
 80029c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80029cc:	480a      	ldr	r0, [pc, #40]	; (80029f8 <siprintf+0x44>)
 80029ce:	9104      	str	r1, [sp, #16]
 80029d0:	9107      	str	r1, [sp, #28]
 80029d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80029da:	f8ad 1016 	strh.w	r1, [sp, #22]
 80029de:	6800      	ldr	r0, [r0, #0]
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	a902      	add	r1, sp, #8
 80029e4:	f000 f866 	bl	8002ab4 <_svfiprintf_r>
 80029e8:	9b02      	ldr	r3, [sp, #8]
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
 80029ee:	b01c      	add	sp, #112	; 0x70
 80029f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80029f4:	b003      	add	sp, #12
 80029f6:	4770      	bx	lr
 80029f8:	20000010 	.word	0x20000010

080029fc <__ssputs_r>:
 80029fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a00:	688e      	ldr	r6, [r1, #8]
 8002a02:	429e      	cmp	r6, r3
 8002a04:	4682      	mov	sl, r0
 8002a06:	460c      	mov	r4, r1
 8002a08:	4691      	mov	r9, r2
 8002a0a:	4698      	mov	r8, r3
 8002a0c:	d835      	bhi.n	8002a7a <__ssputs_r+0x7e>
 8002a0e:	898a      	ldrh	r2, [r1, #12]
 8002a10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002a14:	d031      	beq.n	8002a7a <__ssputs_r+0x7e>
 8002a16:	6825      	ldr	r5, [r4, #0]
 8002a18:	6909      	ldr	r1, [r1, #16]
 8002a1a:	1a6f      	subs	r7, r5, r1
 8002a1c:	6965      	ldr	r5, [r4, #20]
 8002a1e:	2302      	movs	r3, #2
 8002a20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002a24:	fb95 f5f3 	sdiv	r5, r5, r3
 8002a28:	f108 0301 	add.w	r3, r8, #1
 8002a2c:	443b      	add	r3, r7
 8002a2e:	429d      	cmp	r5, r3
 8002a30:	bf38      	it	cc
 8002a32:	461d      	movcc	r5, r3
 8002a34:	0553      	lsls	r3, r2, #21
 8002a36:	d531      	bpl.n	8002a9c <__ssputs_r+0xa0>
 8002a38:	4629      	mov	r1, r5
 8002a3a:	f000 fb39 	bl	80030b0 <_malloc_r>
 8002a3e:	4606      	mov	r6, r0
 8002a40:	b950      	cbnz	r0, 8002a58 <__ssputs_r+0x5c>
 8002a42:	230c      	movs	r3, #12
 8002a44:	f8ca 3000 	str.w	r3, [sl]
 8002a48:	89a3      	ldrh	r3, [r4, #12]
 8002a4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a4e:	81a3      	strh	r3, [r4, #12]
 8002a50:	f04f 30ff 	mov.w	r0, #4294967295
 8002a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a58:	463a      	mov	r2, r7
 8002a5a:	6921      	ldr	r1, [r4, #16]
 8002a5c:	f000 fab4 	bl	8002fc8 <memcpy>
 8002a60:	89a3      	ldrh	r3, [r4, #12]
 8002a62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a6a:	81a3      	strh	r3, [r4, #12]
 8002a6c:	6126      	str	r6, [r4, #16]
 8002a6e:	6165      	str	r5, [r4, #20]
 8002a70:	443e      	add	r6, r7
 8002a72:	1bed      	subs	r5, r5, r7
 8002a74:	6026      	str	r6, [r4, #0]
 8002a76:	60a5      	str	r5, [r4, #8]
 8002a78:	4646      	mov	r6, r8
 8002a7a:	4546      	cmp	r6, r8
 8002a7c:	bf28      	it	cs
 8002a7e:	4646      	movcs	r6, r8
 8002a80:	4632      	mov	r2, r6
 8002a82:	4649      	mov	r1, r9
 8002a84:	6820      	ldr	r0, [r4, #0]
 8002a86:	f000 faaa 	bl	8002fde <memmove>
 8002a8a:	68a3      	ldr	r3, [r4, #8]
 8002a8c:	1b9b      	subs	r3, r3, r6
 8002a8e:	60a3      	str	r3, [r4, #8]
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	441e      	add	r6, r3
 8002a94:	6026      	str	r6, [r4, #0]
 8002a96:	2000      	movs	r0, #0
 8002a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a9c:	462a      	mov	r2, r5
 8002a9e:	f000 fb65 	bl	800316c <_realloc_r>
 8002aa2:	4606      	mov	r6, r0
 8002aa4:	2800      	cmp	r0, #0
 8002aa6:	d1e1      	bne.n	8002a6c <__ssputs_r+0x70>
 8002aa8:	6921      	ldr	r1, [r4, #16]
 8002aaa:	4650      	mov	r0, sl
 8002aac:	f000 fab2 	bl	8003014 <_free_r>
 8002ab0:	e7c7      	b.n	8002a42 <__ssputs_r+0x46>
	...

08002ab4 <_svfiprintf_r>:
 8002ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ab8:	b09d      	sub	sp, #116	; 0x74
 8002aba:	4680      	mov	r8, r0
 8002abc:	9303      	str	r3, [sp, #12]
 8002abe:	898b      	ldrh	r3, [r1, #12]
 8002ac0:	061c      	lsls	r4, r3, #24
 8002ac2:	460d      	mov	r5, r1
 8002ac4:	4616      	mov	r6, r2
 8002ac6:	d50f      	bpl.n	8002ae8 <_svfiprintf_r+0x34>
 8002ac8:	690b      	ldr	r3, [r1, #16]
 8002aca:	b96b      	cbnz	r3, 8002ae8 <_svfiprintf_r+0x34>
 8002acc:	2140      	movs	r1, #64	; 0x40
 8002ace:	f000 faef 	bl	80030b0 <_malloc_r>
 8002ad2:	6028      	str	r0, [r5, #0]
 8002ad4:	6128      	str	r0, [r5, #16]
 8002ad6:	b928      	cbnz	r0, 8002ae4 <_svfiprintf_r+0x30>
 8002ad8:	230c      	movs	r3, #12
 8002ada:	f8c8 3000 	str.w	r3, [r8]
 8002ade:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae2:	e0c5      	b.n	8002c70 <_svfiprintf_r+0x1bc>
 8002ae4:	2340      	movs	r3, #64	; 0x40
 8002ae6:	616b      	str	r3, [r5, #20]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	9309      	str	r3, [sp, #36]	; 0x24
 8002aec:	2320      	movs	r3, #32
 8002aee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002af2:	2330      	movs	r3, #48	; 0x30
 8002af4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002af8:	f04f 0b01 	mov.w	fp, #1
 8002afc:	4637      	mov	r7, r6
 8002afe:	463c      	mov	r4, r7
 8002b00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d13c      	bne.n	8002b82 <_svfiprintf_r+0xce>
 8002b08:	ebb7 0a06 	subs.w	sl, r7, r6
 8002b0c:	d00b      	beq.n	8002b26 <_svfiprintf_r+0x72>
 8002b0e:	4653      	mov	r3, sl
 8002b10:	4632      	mov	r2, r6
 8002b12:	4629      	mov	r1, r5
 8002b14:	4640      	mov	r0, r8
 8002b16:	f7ff ff71 	bl	80029fc <__ssputs_r>
 8002b1a:	3001      	adds	r0, #1
 8002b1c:	f000 80a3 	beq.w	8002c66 <_svfiprintf_r+0x1b2>
 8002b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b22:	4453      	add	r3, sl
 8002b24:	9309      	str	r3, [sp, #36]	; 0x24
 8002b26:	783b      	ldrb	r3, [r7, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 809c 	beq.w	8002c66 <_svfiprintf_r+0x1b2>
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	9304      	str	r3, [sp, #16]
 8002b36:	9307      	str	r3, [sp, #28]
 8002b38:	9205      	str	r2, [sp, #20]
 8002b3a:	9306      	str	r3, [sp, #24]
 8002b3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b40:	931a      	str	r3, [sp, #104]	; 0x68
 8002b42:	2205      	movs	r2, #5
 8002b44:	7821      	ldrb	r1, [r4, #0]
 8002b46:	4850      	ldr	r0, [pc, #320]	; (8002c88 <_svfiprintf_r+0x1d4>)
 8002b48:	f7fd fb52 	bl	80001f0 <memchr>
 8002b4c:	1c67      	adds	r7, r4, #1
 8002b4e:	9b04      	ldr	r3, [sp, #16]
 8002b50:	b9d8      	cbnz	r0, 8002b8a <_svfiprintf_r+0xd6>
 8002b52:	06d9      	lsls	r1, r3, #27
 8002b54:	bf44      	itt	mi
 8002b56:	2220      	movmi	r2, #32
 8002b58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b5c:	071a      	lsls	r2, r3, #28
 8002b5e:	bf44      	itt	mi
 8002b60:	222b      	movmi	r2, #43	; 0x2b
 8002b62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b66:	7822      	ldrb	r2, [r4, #0]
 8002b68:	2a2a      	cmp	r2, #42	; 0x2a
 8002b6a:	d016      	beq.n	8002b9a <_svfiprintf_r+0xe6>
 8002b6c:	9a07      	ldr	r2, [sp, #28]
 8002b6e:	2100      	movs	r1, #0
 8002b70:	200a      	movs	r0, #10
 8002b72:	4627      	mov	r7, r4
 8002b74:	3401      	adds	r4, #1
 8002b76:	783b      	ldrb	r3, [r7, #0]
 8002b78:	3b30      	subs	r3, #48	; 0x30
 8002b7a:	2b09      	cmp	r3, #9
 8002b7c:	d951      	bls.n	8002c22 <_svfiprintf_r+0x16e>
 8002b7e:	b1c9      	cbz	r1, 8002bb4 <_svfiprintf_r+0x100>
 8002b80:	e011      	b.n	8002ba6 <_svfiprintf_r+0xf2>
 8002b82:	2b25      	cmp	r3, #37	; 0x25
 8002b84:	d0c0      	beq.n	8002b08 <_svfiprintf_r+0x54>
 8002b86:	4627      	mov	r7, r4
 8002b88:	e7b9      	b.n	8002afe <_svfiprintf_r+0x4a>
 8002b8a:	4a3f      	ldr	r2, [pc, #252]	; (8002c88 <_svfiprintf_r+0x1d4>)
 8002b8c:	1a80      	subs	r0, r0, r2
 8002b8e:	fa0b f000 	lsl.w	r0, fp, r0
 8002b92:	4318      	orrs	r0, r3
 8002b94:	9004      	str	r0, [sp, #16]
 8002b96:	463c      	mov	r4, r7
 8002b98:	e7d3      	b.n	8002b42 <_svfiprintf_r+0x8e>
 8002b9a:	9a03      	ldr	r2, [sp, #12]
 8002b9c:	1d11      	adds	r1, r2, #4
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	9103      	str	r1, [sp, #12]
 8002ba2:	2a00      	cmp	r2, #0
 8002ba4:	db01      	blt.n	8002baa <_svfiprintf_r+0xf6>
 8002ba6:	9207      	str	r2, [sp, #28]
 8002ba8:	e004      	b.n	8002bb4 <_svfiprintf_r+0x100>
 8002baa:	4252      	negs	r2, r2
 8002bac:	f043 0302 	orr.w	r3, r3, #2
 8002bb0:	9207      	str	r2, [sp, #28]
 8002bb2:	9304      	str	r3, [sp, #16]
 8002bb4:	783b      	ldrb	r3, [r7, #0]
 8002bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8002bb8:	d10e      	bne.n	8002bd8 <_svfiprintf_r+0x124>
 8002bba:	787b      	ldrb	r3, [r7, #1]
 8002bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8002bbe:	f107 0101 	add.w	r1, r7, #1
 8002bc2:	d132      	bne.n	8002c2a <_svfiprintf_r+0x176>
 8002bc4:	9b03      	ldr	r3, [sp, #12]
 8002bc6:	1d1a      	adds	r2, r3, #4
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	9203      	str	r2, [sp, #12]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	bfb8      	it	lt
 8002bd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bd4:	3702      	adds	r7, #2
 8002bd6:	9305      	str	r3, [sp, #20]
 8002bd8:	4c2c      	ldr	r4, [pc, #176]	; (8002c8c <_svfiprintf_r+0x1d8>)
 8002bda:	7839      	ldrb	r1, [r7, #0]
 8002bdc:	2203      	movs	r2, #3
 8002bde:	4620      	mov	r0, r4
 8002be0:	f7fd fb06 	bl	80001f0 <memchr>
 8002be4:	b138      	cbz	r0, 8002bf6 <_svfiprintf_r+0x142>
 8002be6:	2340      	movs	r3, #64	; 0x40
 8002be8:	1b00      	subs	r0, r0, r4
 8002bea:	fa03 f000 	lsl.w	r0, r3, r0
 8002bee:	9b04      	ldr	r3, [sp, #16]
 8002bf0:	4303      	orrs	r3, r0
 8002bf2:	9304      	str	r3, [sp, #16]
 8002bf4:	3701      	adds	r7, #1
 8002bf6:	7839      	ldrb	r1, [r7, #0]
 8002bf8:	4825      	ldr	r0, [pc, #148]	; (8002c90 <_svfiprintf_r+0x1dc>)
 8002bfa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002bfe:	2206      	movs	r2, #6
 8002c00:	1c7e      	adds	r6, r7, #1
 8002c02:	f7fd faf5 	bl	80001f0 <memchr>
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d035      	beq.n	8002c76 <_svfiprintf_r+0x1c2>
 8002c0a:	4b22      	ldr	r3, [pc, #136]	; (8002c94 <_svfiprintf_r+0x1e0>)
 8002c0c:	b9fb      	cbnz	r3, 8002c4e <_svfiprintf_r+0x19a>
 8002c0e:	9b03      	ldr	r3, [sp, #12]
 8002c10:	3307      	adds	r3, #7
 8002c12:	f023 0307 	bic.w	r3, r3, #7
 8002c16:	3308      	adds	r3, #8
 8002c18:	9303      	str	r3, [sp, #12]
 8002c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c1c:	444b      	add	r3, r9
 8002c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c20:	e76c      	b.n	8002afc <_svfiprintf_r+0x48>
 8002c22:	fb00 3202 	mla	r2, r0, r2, r3
 8002c26:	2101      	movs	r1, #1
 8002c28:	e7a3      	b.n	8002b72 <_svfiprintf_r+0xbe>
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	9305      	str	r3, [sp, #20]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	240a      	movs	r4, #10
 8002c32:	460f      	mov	r7, r1
 8002c34:	3101      	adds	r1, #1
 8002c36:	783a      	ldrb	r2, [r7, #0]
 8002c38:	3a30      	subs	r2, #48	; 0x30
 8002c3a:	2a09      	cmp	r2, #9
 8002c3c:	d903      	bls.n	8002c46 <_svfiprintf_r+0x192>
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0ca      	beq.n	8002bd8 <_svfiprintf_r+0x124>
 8002c42:	9005      	str	r0, [sp, #20]
 8002c44:	e7c8      	b.n	8002bd8 <_svfiprintf_r+0x124>
 8002c46:	fb04 2000 	mla	r0, r4, r0, r2
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e7f1      	b.n	8002c32 <_svfiprintf_r+0x17e>
 8002c4e:	ab03      	add	r3, sp, #12
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	462a      	mov	r2, r5
 8002c54:	4b10      	ldr	r3, [pc, #64]	; (8002c98 <_svfiprintf_r+0x1e4>)
 8002c56:	a904      	add	r1, sp, #16
 8002c58:	4640      	mov	r0, r8
 8002c5a:	f3af 8000 	nop.w
 8002c5e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c62:	4681      	mov	r9, r0
 8002c64:	d1d9      	bne.n	8002c1a <_svfiprintf_r+0x166>
 8002c66:	89ab      	ldrh	r3, [r5, #12]
 8002c68:	065b      	lsls	r3, r3, #25
 8002c6a:	f53f af38 	bmi.w	8002ade <_svfiprintf_r+0x2a>
 8002c6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c70:	b01d      	add	sp, #116	; 0x74
 8002c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c76:	ab03      	add	r3, sp, #12
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	462a      	mov	r2, r5
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <_svfiprintf_r+0x1e4>)
 8002c7e:	a904      	add	r1, sp, #16
 8002c80:	4640      	mov	r0, r8
 8002c82:	f000 f881 	bl	8002d88 <_printf_i>
 8002c86:	e7ea      	b.n	8002c5e <_svfiprintf_r+0x1aa>
 8002c88:	08003546 	.word	0x08003546
 8002c8c:	0800354c 	.word	0x0800354c
 8002c90:	08003550 	.word	0x08003550
 8002c94:	00000000 	.word	0x00000000
 8002c98:	080029fd 	.word	0x080029fd

08002c9c <_printf_common>:
 8002c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ca0:	4691      	mov	r9, r2
 8002ca2:	461f      	mov	r7, r3
 8002ca4:	688a      	ldr	r2, [r1, #8]
 8002ca6:	690b      	ldr	r3, [r1, #16]
 8002ca8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cac:	4293      	cmp	r3, r2
 8002cae:	bfb8      	it	lt
 8002cb0:	4613      	movlt	r3, r2
 8002cb2:	f8c9 3000 	str.w	r3, [r9]
 8002cb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cba:	4606      	mov	r6, r0
 8002cbc:	460c      	mov	r4, r1
 8002cbe:	b112      	cbz	r2, 8002cc6 <_printf_common+0x2a>
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f8c9 3000 	str.w	r3, [r9]
 8002cc6:	6823      	ldr	r3, [r4, #0]
 8002cc8:	0699      	lsls	r1, r3, #26
 8002cca:	bf42      	ittt	mi
 8002ccc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002cd0:	3302      	addmi	r3, #2
 8002cd2:	f8c9 3000 	strmi.w	r3, [r9]
 8002cd6:	6825      	ldr	r5, [r4, #0]
 8002cd8:	f015 0506 	ands.w	r5, r5, #6
 8002cdc:	d107      	bne.n	8002cee <_printf_common+0x52>
 8002cde:	f104 0a19 	add.w	sl, r4, #25
 8002ce2:	68e3      	ldr	r3, [r4, #12]
 8002ce4:	f8d9 2000 	ldr.w	r2, [r9]
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	429d      	cmp	r5, r3
 8002cec:	db29      	blt.n	8002d42 <_printf_common+0xa6>
 8002cee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002cf2:	6822      	ldr	r2, [r4, #0]
 8002cf4:	3300      	adds	r3, #0
 8002cf6:	bf18      	it	ne
 8002cf8:	2301      	movne	r3, #1
 8002cfa:	0692      	lsls	r2, r2, #26
 8002cfc:	d42e      	bmi.n	8002d5c <_printf_common+0xc0>
 8002cfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d02:	4639      	mov	r1, r7
 8002d04:	4630      	mov	r0, r6
 8002d06:	47c0      	blx	r8
 8002d08:	3001      	adds	r0, #1
 8002d0a:	d021      	beq.n	8002d50 <_printf_common+0xb4>
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	68e5      	ldr	r5, [r4, #12]
 8002d10:	f8d9 2000 	ldr.w	r2, [r9]
 8002d14:	f003 0306 	and.w	r3, r3, #6
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	bf08      	it	eq
 8002d1c:	1aad      	subeq	r5, r5, r2
 8002d1e:	68a3      	ldr	r3, [r4, #8]
 8002d20:	6922      	ldr	r2, [r4, #16]
 8002d22:	bf0c      	ite	eq
 8002d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d28:	2500      	movne	r5, #0
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	bfc4      	itt	gt
 8002d2e:	1a9b      	subgt	r3, r3, r2
 8002d30:	18ed      	addgt	r5, r5, r3
 8002d32:	f04f 0900 	mov.w	r9, #0
 8002d36:	341a      	adds	r4, #26
 8002d38:	454d      	cmp	r5, r9
 8002d3a:	d11b      	bne.n	8002d74 <_printf_common+0xd8>
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d42:	2301      	movs	r3, #1
 8002d44:	4652      	mov	r2, sl
 8002d46:	4639      	mov	r1, r7
 8002d48:	4630      	mov	r0, r6
 8002d4a:	47c0      	blx	r8
 8002d4c:	3001      	adds	r0, #1
 8002d4e:	d103      	bne.n	8002d58 <_printf_common+0xbc>
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d58:	3501      	adds	r5, #1
 8002d5a:	e7c2      	b.n	8002ce2 <_printf_common+0x46>
 8002d5c:	18e1      	adds	r1, r4, r3
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	2030      	movs	r0, #48	; 0x30
 8002d62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d66:	4422      	add	r2, r4
 8002d68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d70:	3302      	adds	r3, #2
 8002d72:	e7c4      	b.n	8002cfe <_printf_common+0x62>
 8002d74:	2301      	movs	r3, #1
 8002d76:	4622      	mov	r2, r4
 8002d78:	4639      	mov	r1, r7
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	47c0      	blx	r8
 8002d7e:	3001      	adds	r0, #1
 8002d80:	d0e6      	beq.n	8002d50 <_printf_common+0xb4>
 8002d82:	f109 0901 	add.w	r9, r9, #1
 8002d86:	e7d7      	b.n	8002d38 <_printf_common+0x9c>

08002d88 <_printf_i>:
 8002d88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d8c:	4617      	mov	r7, r2
 8002d8e:	7e0a      	ldrb	r2, [r1, #24]
 8002d90:	b085      	sub	sp, #20
 8002d92:	2a6e      	cmp	r2, #110	; 0x6e
 8002d94:	4698      	mov	r8, r3
 8002d96:	4606      	mov	r6, r0
 8002d98:	460c      	mov	r4, r1
 8002d9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002d9c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002da0:	f000 80bc 	beq.w	8002f1c <_printf_i+0x194>
 8002da4:	d81a      	bhi.n	8002ddc <_printf_i+0x54>
 8002da6:	2a63      	cmp	r2, #99	; 0x63
 8002da8:	d02e      	beq.n	8002e08 <_printf_i+0x80>
 8002daa:	d80a      	bhi.n	8002dc2 <_printf_i+0x3a>
 8002dac:	2a00      	cmp	r2, #0
 8002dae:	f000 80c8 	beq.w	8002f42 <_printf_i+0x1ba>
 8002db2:	2a58      	cmp	r2, #88	; 0x58
 8002db4:	f000 808a 	beq.w	8002ecc <_printf_i+0x144>
 8002db8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dbc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002dc0:	e02a      	b.n	8002e18 <_printf_i+0x90>
 8002dc2:	2a64      	cmp	r2, #100	; 0x64
 8002dc4:	d001      	beq.n	8002dca <_printf_i+0x42>
 8002dc6:	2a69      	cmp	r2, #105	; 0x69
 8002dc8:	d1f6      	bne.n	8002db8 <_printf_i+0x30>
 8002dca:	6821      	ldr	r1, [r4, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002dd2:	d023      	beq.n	8002e1c <_printf_i+0x94>
 8002dd4:	1d11      	adds	r1, r2, #4
 8002dd6:	6019      	str	r1, [r3, #0]
 8002dd8:	6813      	ldr	r3, [r2, #0]
 8002dda:	e027      	b.n	8002e2c <_printf_i+0xa4>
 8002ddc:	2a73      	cmp	r2, #115	; 0x73
 8002dde:	f000 80b4 	beq.w	8002f4a <_printf_i+0x1c2>
 8002de2:	d808      	bhi.n	8002df6 <_printf_i+0x6e>
 8002de4:	2a6f      	cmp	r2, #111	; 0x6f
 8002de6:	d02a      	beq.n	8002e3e <_printf_i+0xb6>
 8002de8:	2a70      	cmp	r2, #112	; 0x70
 8002dea:	d1e5      	bne.n	8002db8 <_printf_i+0x30>
 8002dec:	680a      	ldr	r2, [r1, #0]
 8002dee:	f042 0220 	orr.w	r2, r2, #32
 8002df2:	600a      	str	r2, [r1, #0]
 8002df4:	e003      	b.n	8002dfe <_printf_i+0x76>
 8002df6:	2a75      	cmp	r2, #117	; 0x75
 8002df8:	d021      	beq.n	8002e3e <_printf_i+0xb6>
 8002dfa:	2a78      	cmp	r2, #120	; 0x78
 8002dfc:	d1dc      	bne.n	8002db8 <_printf_i+0x30>
 8002dfe:	2278      	movs	r2, #120	; 0x78
 8002e00:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002e04:	496e      	ldr	r1, [pc, #440]	; (8002fc0 <_printf_i+0x238>)
 8002e06:	e064      	b.n	8002ed2 <_printf_i+0x14a>
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002e0e:	1d11      	adds	r1, r2, #4
 8002e10:	6019      	str	r1, [r3, #0]
 8002e12:	6813      	ldr	r3, [r2, #0]
 8002e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0a3      	b.n	8002f64 <_printf_i+0x1dc>
 8002e1c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002e20:	f102 0104 	add.w	r1, r2, #4
 8002e24:	6019      	str	r1, [r3, #0]
 8002e26:	d0d7      	beq.n	8002dd8 <_printf_i+0x50>
 8002e28:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	da03      	bge.n	8002e38 <_printf_i+0xb0>
 8002e30:	222d      	movs	r2, #45	; 0x2d
 8002e32:	425b      	negs	r3, r3
 8002e34:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002e38:	4962      	ldr	r1, [pc, #392]	; (8002fc4 <_printf_i+0x23c>)
 8002e3a:	220a      	movs	r2, #10
 8002e3c:	e017      	b.n	8002e6e <_printf_i+0xe6>
 8002e3e:	6820      	ldr	r0, [r4, #0]
 8002e40:	6819      	ldr	r1, [r3, #0]
 8002e42:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002e46:	d003      	beq.n	8002e50 <_printf_i+0xc8>
 8002e48:	1d08      	adds	r0, r1, #4
 8002e4a:	6018      	str	r0, [r3, #0]
 8002e4c:	680b      	ldr	r3, [r1, #0]
 8002e4e:	e006      	b.n	8002e5e <_printf_i+0xd6>
 8002e50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e54:	f101 0004 	add.w	r0, r1, #4
 8002e58:	6018      	str	r0, [r3, #0]
 8002e5a:	d0f7      	beq.n	8002e4c <_printf_i+0xc4>
 8002e5c:	880b      	ldrh	r3, [r1, #0]
 8002e5e:	4959      	ldr	r1, [pc, #356]	; (8002fc4 <_printf_i+0x23c>)
 8002e60:	2a6f      	cmp	r2, #111	; 0x6f
 8002e62:	bf14      	ite	ne
 8002e64:	220a      	movne	r2, #10
 8002e66:	2208      	moveq	r2, #8
 8002e68:	2000      	movs	r0, #0
 8002e6a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002e6e:	6865      	ldr	r5, [r4, #4]
 8002e70:	60a5      	str	r5, [r4, #8]
 8002e72:	2d00      	cmp	r5, #0
 8002e74:	f2c0 809c 	blt.w	8002fb0 <_printf_i+0x228>
 8002e78:	6820      	ldr	r0, [r4, #0]
 8002e7a:	f020 0004 	bic.w	r0, r0, #4
 8002e7e:	6020      	str	r0, [r4, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d13f      	bne.n	8002f04 <_printf_i+0x17c>
 8002e84:	2d00      	cmp	r5, #0
 8002e86:	f040 8095 	bne.w	8002fb4 <_printf_i+0x22c>
 8002e8a:	4675      	mov	r5, lr
 8002e8c:	2a08      	cmp	r2, #8
 8002e8e:	d10b      	bne.n	8002ea8 <_printf_i+0x120>
 8002e90:	6823      	ldr	r3, [r4, #0]
 8002e92:	07da      	lsls	r2, r3, #31
 8002e94:	d508      	bpl.n	8002ea8 <_printf_i+0x120>
 8002e96:	6923      	ldr	r3, [r4, #16]
 8002e98:	6862      	ldr	r2, [r4, #4]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	bfde      	ittt	le
 8002e9e:	2330      	movle	r3, #48	; 0x30
 8002ea0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ea4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ea8:	ebae 0305 	sub.w	r3, lr, r5
 8002eac:	6123      	str	r3, [r4, #16]
 8002eae:	f8cd 8000 	str.w	r8, [sp]
 8002eb2:	463b      	mov	r3, r7
 8002eb4:	aa03      	add	r2, sp, #12
 8002eb6:	4621      	mov	r1, r4
 8002eb8:	4630      	mov	r0, r6
 8002eba:	f7ff feef 	bl	8002c9c <_printf_common>
 8002ebe:	3001      	adds	r0, #1
 8002ec0:	d155      	bne.n	8002f6e <_printf_i+0x1e6>
 8002ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec6:	b005      	add	sp, #20
 8002ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ecc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002ed0:	493c      	ldr	r1, [pc, #240]	; (8002fc4 <_printf_i+0x23c>)
 8002ed2:	6822      	ldr	r2, [r4, #0]
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002eda:	f100 0504 	add.w	r5, r0, #4
 8002ede:	601d      	str	r5, [r3, #0]
 8002ee0:	d001      	beq.n	8002ee6 <_printf_i+0x15e>
 8002ee2:	6803      	ldr	r3, [r0, #0]
 8002ee4:	e002      	b.n	8002eec <_printf_i+0x164>
 8002ee6:	0655      	lsls	r5, r2, #25
 8002ee8:	d5fb      	bpl.n	8002ee2 <_printf_i+0x15a>
 8002eea:	8803      	ldrh	r3, [r0, #0]
 8002eec:	07d0      	lsls	r0, r2, #31
 8002eee:	bf44      	itt	mi
 8002ef0:	f042 0220 	orrmi.w	r2, r2, #32
 8002ef4:	6022      	strmi	r2, [r4, #0]
 8002ef6:	b91b      	cbnz	r3, 8002f00 <_printf_i+0x178>
 8002ef8:	6822      	ldr	r2, [r4, #0]
 8002efa:	f022 0220 	bic.w	r2, r2, #32
 8002efe:	6022      	str	r2, [r4, #0]
 8002f00:	2210      	movs	r2, #16
 8002f02:	e7b1      	b.n	8002e68 <_printf_i+0xe0>
 8002f04:	4675      	mov	r5, lr
 8002f06:	fbb3 f0f2 	udiv	r0, r3, r2
 8002f0a:	fb02 3310 	mls	r3, r2, r0, r3
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f14:	4603      	mov	r3, r0
 8002f16:	2800      	cmp	r0, #0
 8002f18:	d1f5      	bne.n	8002f06 <_printf_i+0x17e>
 8002f1a:	e7b7      	b.n	8002e8c <_printf_i+0x104>
 8002f1c:	6808      	ldr	r0, [r1, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	6949      	ldr	r1, [r1, #20]
 8002f22:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f26:	d004      	beq.n	8002f32 <_printf_i+0x1aa>
 8002f28:	1d10      	adds	r0, r2, #4
 8002f2a:	6018      	str	r0, [r3, #0]
 8002f2c:	6813      	ldr	r3, [r2, #0]
 8002f2e:	6019      	str	r1, [r3, #0]
 8002f30:	e007      	b.n	8002f42 <_printf_i+0x1ba>
 8002f32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f36:	f102 0004 	add.w	r0, r2, #4
 8002f3a:	6018      	str	r0, [r3, #0]
 8002f3c:	6813      	ldr	r3, [r2, #0]
 8002f3e:	d0f6      	beq.n	8002f2e <_printf_i+0x1a6>
 8002f40:	8019      	strh	r1, [r3, #0]
 8002f42:	2300      	movs	r3, #0
 8002f44:	6123      	str	r3, [r4, #16]
 8002f46:	4675      	mov	r5, lr
 8002f48:	e7b1      	b.n	8002eae <_printf_i+0x126>
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	1d11      	adds	r1, r2, #4
 8002f4e:	6019      	str	r1, [r3, #0]
 8002f50:	6815      	ldr	r5, [r2, #0]
 8002f52:	6862      	ldr	r2, [r4, #4]
 8002f54:	2100      	movs	r1, #0
 8002f56:	4628      	mov	r0, r5
 8002f58:	f7fd f94a 	bl	80001f0 <memchr>
 8002f5c:	b108      	cbz	r0, 8002f62 <_printf_i+0x1da>
 8002f5e:	1b40      	subs	r0, r0, r5
 8002f60:	6060      	str	r0, [r4, #4]
 8002f62:	6863      	ldr	r3, [r4, #4]
 8002f64:	6123      	str	r3, [r4, #16]
 8002f66:	2300      	movs	r3, #0
 8002f68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f6c:	e79f      	b.n	8002eae <_printf_i+0x126>
 8002f6e:	6923      	ldr	r3, [r4, #16]
 8002f70:	462a      	mov	r2, r5
 8002f72:	4639      	mov	r1, r7
 8002f74:	4630      	mov	r0, r6
 8002f76:	47c0      	blx	r8
 8002f78:	3001      	adds	r0, #1
 8002f7a:	d0a2      	beq.n	8002ec2 <_printf_i+0x13a>
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	079b      	lsls	r3, r3, #30
 8002f80:	d507      	bpl.n	8002f92 <_printf_i+0x20a>
 8002f82:	2500      	movs	r5, #0
 8002f84:	f104 0919 	add.w	r9, r4, #25
 8002f88:	68e3      	ldr	r3, [r4, #12]
 8002f8a:	9a03      	ldr	r2, [sp, #12]
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	429d      	cmp	r5, r3
 8002f90:	db05      	blt.n	8002f9e <_printf_i+0x216>
 8002f92:	68e0      	ldr	r0, [r4, #12]
 8002f94:	9b03      	ldr	r3, [sp, #12]
 8002f96:	4298      	cmp	r0, r3
 8002f98:	bfb8      	it	lt
 8002f9a:	4618      	movlt	r0, r3
 8002f9c:	e793      	b.n	8002ec6 <_printf_i+0x13e>
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	464a      	mov	r2, r9
 8002fa2:	4639      	mov	r1, r7
 8002fa4:	4630      	mov	r0, r6
 8002fa6:	47c0      	blx	r8
 8002fa8:	3001      	adds	r0, #1
 8002faa:	d08a      	beq.n	8002ec2 <_printf_i+0x13a>
 8002fac:	3501      	adds	r5, #1
 8002fae:	e7eb      	b.n	8002f88 <_printf_i+0x200>
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1a7      	bne.n	8002f04 <_printf_i+0x17c>
 8002fb4:	780b      	ldrb	r3, [r1, #0]
 8002fb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fbe:	e765      	b.n	8002e8c <_printf_i+0x104>
 8002fc0:	08003568 	.word	0x08003568
 8002fc4:	08003557 	.word	0x08003557

08002fc8 <memcpy>:
 8002fc8:	b510      	push	{r4, lr}
 8002fca:	1e43      	subs	r3, r0, #1
 8002fcc:	440a      	add	r2, r1
 8002fce:	4291      	cmp	r1, r2
 8002fd0:	d100      	bne.n	8002fd4 <memcpy+0xc>
 8002fd2:	bd10      	pop	{r4, pc}
 8002fd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002fd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002fdc:	e7f7      	b.n	8002fce <memcpy+0x6>

08002fde <memmove>:
 8002fde:	4288      	cmp	r0, r1
 8002fe0:	b510      	push	{r4, lr}
 8002fe2:	eb01 0302 	add.w	r3, r1, r2
 8002fe6:	d803      	bhi.n	8002ff0 <memmove+0x12>
 8002fe8:	1e42      	subs	r2, r0, #1
 8002fea:	4299      	cmp	r1, r3
 8002fec:	d10c      	bne.n	8003008 <memmove+0x2a>
 8002fee:	bd10      	pop	{r4, pc}
 8002ff0:	4298      	cmp	r0, r3
 8002ff2:	d2f9      	bcs.n	8002fe8 <memmove+0xa>
 8002ff4:	1881      	adds	r1, r0, r2
 8002ff6:	1ad2      	subs	r2, r2, r3
 8002ff8:	42d3      	cmn	r3, r2
 8002ffa:	d100      	bne.n	8002ffe <memmove+0x20>
 8002ffc:	bd10      	pop	{r4, pc}
 8002ffe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003002:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003006:	e7f7      	b.n	8002ff8 <memmove+0x1a>
 8003008:	f811 4b01 	ldrb.w	r4, [r1], #1
 800300c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003010:	e7eb      	b.n	8002fea <memmove+0xc>
	...

08003014 <_free_r>:
 8003014:	b538      	push	{r3, r4, r5, lr}
 8003016:	4605      	mov	r5, r0
 8003018:	2900      	cmp	r1, #0
 800301a:	d045      	beq.n	80030a8 <_free_r+0x94>
 800301c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003020:	1f0c      	subs	r4, r1, #4
 8003022:	2b00      	cmp	r3, #0
 8003024:	bfb8      	it	lt
 8003026:	18e4      	addlt	r4, r4, r3
 8003028:	f000 f8d6 	bl	80031d8 <__malloc_lock>
 800302c:	4a1f      	ldr	r2, [pc, #124]	; (80030ac <_free_r+0x98>)
 800302e:	6813      	ldr	r3, [r2, #0]
 8003030:	4610      	mov	r0, r2
 8003032:	b933      	cbnz	r3, 8003042 <_free_r+0x2e>
 8003034:	6063      	str	r3, [r4, #4]
 8003036:	6014      	str	r4, [r2, #0]
 8003038:	4628      	mov	r0, r5
 800303a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800303e:	f000 b8cc 	b.w	80031da <__malloc_unlock>
 8003042:	42a3      	cmp	r3, r4
 8003044:	d90c      	bls.n	8003060 <_free_r+0x4c>
 8003046:	6821      	ldr	r1, [r4, #0]
 8003048:	1862      	adds	r2, r4, r1
 800304a:	4293      	cmp	r3, r2
 800304c:	bf04      	itt	eq
 800304e:	681a      	ldreq	r2, [r3, #0]
 8003050:	685b      	ldreq	r3, [r3, #4]
 8003052:	6063      	str	r3, [r4, #4]
 8003054:	bf04      	itt	eq
 8003056:	1852      	addeq	r2, r2, r1
 8003058:	6022      	streq	r2, [r4, #0]
 800305a:	6004      	str	r4, [r0, #0]
 800305c:	e7ec      	b.n	8003038 <_free_r+0x24>
 800305e:	4613      	mov	r3, r2
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	b10a      	cbz	r2, 8003068 <_free_r+0x54>
 8003064:	42a2      	cmp	r2, r4
 8003066:	d9fa      	bls.n	800305e <_free_r+0x4a>
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	1858      	adds	r0, r3, r1
 800306c:	42a0      	cmp	r0, r4
 800306e:	d10b      	bne.n	8003088 <_free_r+0x74>
 8003070:	6820      	ldr	r0, [r4, #0]
 8003072:	4401      	add	r1, r0
 8003074:	1858      	adds	r0, r3, r1
 8003076:	4282      	cmp	r2, r0
 8003078:	6019      	str	r1, [r3, #0]
 800307a:	d1dd      	bne.n	8003038 <_free_r+0x24>
 800307c:	6810      	ldr	r0, [r2, #0]
 800307e:	6852      	ldr	r2, [r2, #4]
 8003080:	605a      	str	r2, [r3, #4]
 8003082:	4401      	add	r1, r0
 8003084:	6019      	str	r1, [r3, #0]
 8003086:	e7d7      	b.n	8003038 <_free_r+0x24>
 8003088:	d902      	bls.n	8003090 <_free_r+0x7c>
 800308a:	230c      	movs	r3, #12
 800308c:	602b      	str	r3, [r5, #0]
 800308e:	e7d3      	b.n	8003038 <_free_r+0x24>
 8003090:	6820      	ldr	r0, [r4, #0]
 8003092:	1821      	adds	r1, r4, r0
 8003094:	428a      	cmp	r2, r1
 8003096:	bf04      	itt	eq
 8003098:	6811      	ldreq	r1, [r2, #0]
 800309a:	6852      	ldreq	r2, [r2, #4]
 800309c:	6062      	str	r2, [r4, #4]
 800309e:	bf04      	itt	eq
 80030a0:	1809      	addeq	r1, r1, r0
 80030a2:	6021      	streq	r1, [r4, #0]
 80030a4:	605c      	str	r4, [r3, #4]
 80030a6:	e7c7      	b.n	8003038 <_free_r+0x24>
 80030a8:	bd38      	pop	{r3, r4, r5, pc}
 80030aa:	bf00      	nop
 80030ac:	200000a0 	.word	0x200000a0

080030b0 <_malloc_r>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	1ccd      	adds	r5, r1, #3
 80030b4:	f025 0503 	bic.w	r5, r5, #3
 80030b8:	3508      	adds	r5, #8
 80030ba:	2d0c      	cmp	r5, #12
 80030bc:	bf38      	it	cc
 80030be:	250c      	movcc	r5, #12
 80030c0:	2d00      	cmp	r5, #0
 80030c2:	4606      	mov	r6, r0
 80030c4:	db01      	blt.n	80030ca <_malloc_r+0x1a>
 80030c6:	42a9      	cmp	r1, r5
 80030c8:	d903      	bls.n	80030d2 <_malloc_r+0x22>
 80030ca:	230c      	movs	r3, #12
 80030cc:	6033      	str	r3, [r6, #0]
 80030ce:	2000      	movs	r0, #0
 80030d0:	bd70      	pop	{r4, r5, r6, pc}
 80030d2:	f000 f881 	bl	80031d8 <__malloc_lock>
 80030d6:	4a23      	ldr	r2, [pc, #140]	; (8003164 <_malloc_r+0xb4>)
 80030d8:	6814      	ldr	r4, [r2, #0]
 80030da:	4621      	mov	r1, r4
 80030dc:	b991      	cbnz	r1, 8003104 <_malloc_r+0x54>
 80030de:	4c22      	ldr	r4, [pc, #136]	; (8003168 <_malloc_r+0xb8>)
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	b91b      	cbnz	r3, 80030ec <_malloc_r+0x3c>
 80030e4:	4630      	mov	r0, r6
 80030e6:	f000 f867 	bl	80031b8 <_sbrk_r>
 80030ea:	6020      	str	r0, [r4, #0]
 80030ec:	4629      	mov	r1, r5
 80030ee:	4630      	mov	r0, r6
 80030f0:	f000 f862 	bl	80031b8 <_sbrk_r>
 80030f4:	1c43      	adds	r3, r0, #1
 80030f6:	d126      	bne.n	8003146 <_malloc_r+0x96>
 80030f8:	230c      	movs	r3, #12
 80030fa:	6033      	str	r3, [r6, #0]
 80030fc:	4630      	mov	r0, r6
 80030fe:	f000 f86c 	bl	80031da <__malloc_unlock>
 8003102:	e7e4      	b.n	80030ce <_malloc_r+0x1e>
 8003104:	680b      	ldr	r3, [r1, #0]
 8003106:	1b5b      	subs	r3, r3, r5
 8003108:	d41a      	bmi.n	8003140 <_malloc_r+0x90>
 800310a:	2b0b      	cmp	r3, #11
 800310c:	d90f      	bls.n	800312e <_malloc_r+0x7e>
 800310e:	600b      	str	r3, [r1, #0]
 8003110:	50cd      	str	r5, [r1, r3]
 8003112:	18cc      	adds	r4, r1, r3
 8003114:	4630      	mov	r0, r6
 8003116:	f000 f860 	bl	80031da <__malloc_unlock>
 800311a:	f104 000b 	add.w	r0, r4, #11
 800311e:	1d23      	adds	r3, r4, #4
 8003120:	f020 0007 	bic.w	r0, r0, #7
 8003124:	1ac3      	subs	r3, r0, r3
 8003126:	d01b      	beq.n	8003160 <_malloc_r+0xb0>
 8003128:	425a      	negs	r2, r3
 800312a:	50e2      	str	r2, [r4, r3]
 800312c:	bd70      	pop	{r4, r5, r6, pc}
 800312e:	428c      	cmp	r4, r1
 8003130:	bf0d      	iteet	eq
 8003132:	6863      	ldreq	r3, [r4, #4]
 8003134:	684b      	ldrne	r3, [r1, #4]
 8003136:	6063      	strne	r3, [r4, #4]
 8003138:	6013      	streq	r3, [r2, #0]
 800313a:	bf18      	it	ne
 800313c:	460c      	movne	r4, r1
 800313e:	e7e9      	b.n	8003114 <_malloc_r+0x64>
 8003140:	460c      	mov	r4, r1
 8003142:	6849      	ldr	r1, [r1, #4]
 8003144:	e7ca      	b.n	80030dc <_malloc_r+0x2c>
 8003146:	1cc4      	adds	r4, r0, #3
 8003148:	f024 0403 	bic.w	r4, r4, #3
 800314c:	42a0      	cmp	r0, r4
 800314e:	d005      	beq.n	800315c <_malloc_r+0xac>
 8003150:	1a21      	subs	r1, r4, r0
 8003152:	4630      	mov	r0, r6
 8003154:	f000 f830 	bl	80031b8 <_sbrk_r>
 8003158:	3001      	adds	r0, #1
 800315a:	d0cd      	beq.n	80030f8 <_malloc_r+0x48>
 800315c:	6025      	str	r5, [r4, #0]
 800315e:	e7d9      	b.n	8003114 <_malloc_r+0x64>
 8003160:	bd70      	pop	{r4, r5, r6, pc}
 8003162:	bf00      	nop
 8003164:	200000a0 	.word	0x200000a0
 8003168:	200000a4 	.word	0x200000a4

0800316c <_realloc_r>:
 800316c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800316e:	4607      	mov	r7, r0
 8003170:	4614      	mov	r4, r2
 8003172:	460e      	mov	r6, r1
 8003174:	b921      	cbnz	r1, 8003180 <_realloc_r+0x14>
 8003176:	4611      	mov	r1, r2
 8003178:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800317c:	f7ff bf98 	b.w	80030b0 <_malloc_r>
 8003180:	b922      	cbnz	r2, 800318c <_realloc_r+0x20>
 8003182:	f7ff ff47 	bl	8003014 <_free_r>
 8003186:	4625      	mov	r5, r4
 8003188:	4628      	mov	r0, r5
 800318a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800318c:	f000 f826 	bl	80031dc <_malloc_usable_size_r>
 8003190:	4284      	cmp	r4, r0
 8003192:	d90f      	bls.n	80031b4 <_realloc_r+0x48>
 8003194:	4621      	mov	r1, r4
 8003196:	4638      	mov	r0, r7
 8003198:	f7ff ff8a 	bl	80030b0 <_malloc_r>
 800319c:	4605      	mov	r5, r0
 800319e:	2800      	cmp	r0, #0
 80031a0:	d0f2      	beq.n	8003188 <_realloc_r+0x1c>
 80031a2:	4631      	mov	r1, r6
 80031a4:	4622      	mov	r2, r4
 80031a6:	f7ff ff0f 	bl	8002fc8 <memcpy>
 80031aa:	4631      	mov	r1, r6
 80031ac:	4638      	mov	r0, r7
 80031ae:	f7ff ff31 	bl	8003014 <_free_r>
 80031b2:	e7e9      	b.n	8003188 <_realloc_r+0x1c>
 80031b4:	4635      	mov	r5, r6
 80031b6:	e7e7      	b.n	8003188 <_realloc_r+0x1c>

080031b8 <_sbrk_r>:
 80031b8:	b538      	push	{r3, r4, r5, lr}
 80031ba:	4c06      	ldr	r4, [pc, #24]	; (80031d4 <_sbrk_r+0x1c>)
 80031bc:	2300      	movs	r3, #0
 80031be:	4605      	mov	r5, r0
 80031c0:	4608      	mov	r0, r1
 80031c2:	6023      	str	r3, [r4, #0]
 80031c4:	f000 f98e 	bl	80034e4 <_sbrk>
 80031c8:	1c43      	adds	r3, r0, #1
 80031ca:	d102      	bne.n	80031d2 <_sbrk_r+0x1a>
 80031cc:	6823      	ldr	r3, [r4, #0]
 80031ce:	b103      	cbz	r3, 80031d2 <_sbrk_r+0x1a>
 80031d0:	602b      	str	r3, [r5, #0]
 80031d2:	bd38      	pop	{r3, r4, r5, pc}
 80031d4:	20000220 	.word	0x20000220

080031d8 <__malloc_lock>:
 80031d8:	4770      	bx	lr

080031da <__malloc_unlock>:
 80031da:	4770      	bx	lr

080031dc <_malloc_usable_size_r>:
 80031dc:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80031e0:	2800      	cmp	r0, #0
 80031e2:	f1a0 0004 	sub.w	r0, r0, #4
 80031e6:	bfbc      	itt	lt
 80031e8:	580b      	ldrlt	r3, [r1, r0]
 80031ea:	18c0      	addlt	r0, r0, r3
 80031ec:	4770      	bx	lr
	...

080031f0 <logf>:
 80031f0:	b510      	push	{r4, lr}
 80031f2:	ed2d 8b02 	vpush	{d8}
 80031f6:	b08a      	sub	sp, #40	; 0x28
 80031f8:	eeb0 8a40 	vmov.f32	s16, s0
 80031fc:	f000 f86e 	bl	80032dc <__ieee754_logf>
 8003200:	4b31      	ldr	r3, [pc, #196]	; (80032c8 <logf+0xd8>)
 8003202:	f993 4000 	ldrsb.w	r4, [r3]
 8003206:	1c63      	adds	r3, r4, #1
 8003208:	d059      	beq.n	80032be <logf+0xce>
 800320a:	eeb4 8a48 	vcmp.f32	s16, s16
 800320e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003212:	d654      	bvs.n	80032be <logf+0xce>
 8003214:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321c:	dc4f      	bgt.n	80032be <logf+0xce>
 800321e:	4b2b      	ldr	r3, [pc, #172]	; (80032cc <logf+0xdc>)
 8003220:	9301      	str	r3, [sp, #4]
 8003222:	ee18 0a10 	vmov	r0, s16
 8003226:	2300      	movs	r3, #0
 8003228:	9308      	str	r3, [sp, #32]
 800322a:	f7fd f995 	bl	8000558 <__aeabi_f2d>
 800322e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003232:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003236:	b994      	cbnz	r4, 800325e <logf+0x6e>
 8003238:	4b25      	ldr	r3, [pc, #148]	; (80032d0 <logf+0xe0>)
 800323a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800323e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800324a:	d025      	beq.n	8003298 <logf+0xa8>
 800324c:	2301      	movs	r3, #1
 800324e:	2c02      	cmp	r4, #2
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	d116      	bne.n	8003282 <logf+0x92>
 8003254:	f000 f940 	bl	80034d8 <__errno>
 8003258:	2321      	movs	r3, #33	; 0x21
 800325a:	6003      	str	r3, [r0, #0]
 800325c:	e016      	b.n	800328c <logf+0x9c>
 800325e:	4b1d      	ldr	r3, [pc, #116]	; (80032d4 <logf+0xe4>)
 8003260:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003264:	2200      	movs	r2, #0
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800326e:	d1ed      	bne.n	800324c <logf+0x5c>
 8003270:	2302      	movs	r3, #2
 8003272:	429c      	cmp	r4, r3
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	d111      	bne.n	800329c <logf+0xac>
 8003278:	f000 f92e 	bl	80034d8 <__errno>
 800327c:	2322      	movs	r3, #34	; 0x22
 800327e:	6003      	str	r3, [r0, #0]
 8003280:	e011      	b.n	80032a6 <logf+0xb6>
 8003282:	4668      	mov	r0, sp
 8003284:	f000 f91c 	bl	80034c0 <matherr>
 8003288:	2800      	cmp	r0, #0
 800328a:	d0e3      	beq.n	8003254 <logf+0x64>
 800328c:	4812      	ldr	r0, [pc, #72]	; (80032d8 <logf+0xe8>)
 800328e:	f000 f91b 	bl	80034c8 <nan>
 8003292:	ed8d 0b06 	vstr	d0, [sp, #24]
 8003296:	e006      	b.n	80032a6 <logf+0xb6>
 8003298:	2302      	movs	r3, #2
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4668      	mov	r0, sp
 800329e:	f000 f90f 	bl	80034c0 <matherr>
 80032a2:	2800      	cmp	r0, #0
 80032a4:	d0e8      	beq.n	8003278 <logf+0x88>
 80032a6:	9b08      	ldr	r3, [sp, #32]
 80032a8:	b11b      	cbz	r3, 80032b2 <logf+0xc2>
 80032aa:	f000 f915 	bl	80034d8 <__errno>
 80032ae:	9b08      	ldr	r3, [sp, #32]
 80032b0:	6003      	str	r3, [r0, #0]
 80032b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032b6:	f7fd fbdd 	bl	8000a74 <__aeabi_d2f>
 80032ba:	ee00 0a10 	vmov	s0, r0
 80032be:	b00a      	add	sp, #40	; 0x28
 80032c0:	ecbd 8b02 	vpop	{d8}
 80032c4:	bd10      	pop	{r4, pc}
 80032c6:	bf00      	nop
 80032c8:	20000074 	.word	0x20000074
 80032cc:	08003579 	.word	0x08003579
 80032d0:	c7efffff 	.word	0xc7efffff
 80032d4:	fff00000 	.word	0xfff00000
 80032d8:	0800352d 	.word	0x0800352d

080032dc <__ieee754_logf>:
 80032dc:	ee10 3a10 	vmov	r3, s0
 80032e0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80032e4:	d106      	bne.n	80032f4 <__ieee754_logf+0x18>
 80032e6:	eddf 7a67 	vldr	s15, [pc, #412]	; 8003484 <__ieee754_logf+0x1a8>
 80032ea:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003488 <__ieee754_logf+0x1ac>
 80032ee:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80032f2:	4770      	bx	lr
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	da04      	bge.n	8003302 <__ieee754_logf+0x26>
 80032f8:	ee30 7a40 	vsub.f32	s14, s0, s0
 80032fc:	eddf 7a61 	vldr	s15, [pc, #388]	; 8003484 <__ieee754_logf+0x1a8>
 8003300:	e7f5      	b.n	80032ee <__ieee754_logf+0x12>
 8003302:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003306:	db02      	blt.n	800330e <__ieee754_logf+0x32>
 8003308:	ee30 0a00 	vadd.f32	s0, s0, s0
 800330c:	4770      	bx	lr
 800330e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003312:	bfbf      	itttt	lt
 8003314:	eddf 7a5d 	vldrlt	s15, [pc, #372]	; 800348c <__ieee754_logf+0x1b0>
 8003318:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800331c:	f06f 0118 	mvnlt.w	r1, #24
 8003320:	ee17 3a90 	vmovlt	r3, s15
 8003324:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8003328:	bfa8      	it	ge
 800332a:	2100      	movge	r1, #0
 800332c:	3a7f      	subs	r2, #127	; 0x7f
 800332e:	440a      	add	r2, r1
 8003330:	4957      	ldr	r1, [pc, #348]	; (8003490 <__ieee754_logf+0x1b4>)
 8003332:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003336:	4419      	add	r1, r3
 8003338:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 800333c:	eb02 52d1 	add.w	r2, r2, r1, lsr #23
 8003340:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8003344:	4319      	orrs	r1, r3
 8003346:	ee07 1a90 	vmov	s15, r1
 800334a:	f103 010f 	add.w	r1, r3, #15
 800334e:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8003352:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003356:	290f      	cmp	r1, #15
 8003358:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800335c:	dc31      	bgt.n	80033c2 <__ieee754_logf+0xe6>
 800335e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003366:	d10f      	bne.n	8003388 <__ieee754_logf+0xac>
 8003368:	2a00      	cmp	r2, #0
 800336a:	f000 8087 	beq.w	800347c <__ieee754_logf+0x1a0>
 800336e:	ee07 2a90 	vmov	s15, r2
 8003372:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8003494 <__ieee754_logf+0x1b8>
 8003376:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8003498 <__ieee754_logf+0x1bc>
 800337a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800337e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003382:	eea7 0a87 	vfma.f32	s0, s15, s14
 8003386:	4770      	bx	lr
 8003388:	eddf 7a44 	vldr	s15, [pc, #272]	; 800349c <__ieee754_logf+0x1c0>
 800338c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003390:	eea0 7a67 	vfms.f32	s14, s0, s15
 8003394:	ee60 7a00 	vmul.f32	s15, s0, s0
 8003398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800339c:	b912      	cbnz	r2, 80033a4 <__ieee754_logf+0xc8>
 800339e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80033a2:	4770      	bx	lr
 80033a4:	ee07 2a90 	vmov	s15, r2
 80033a8:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8003494 <__ieee754_logf+0x1b8>
 80033ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033b0:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80033b4:	ee37 0a40 	vsub.f32	s0, s14, s0
 80033b8:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003498 <__ieee754_logf+0x1bc>
 80033bc:	ee97 0a87 	vfnms.f32	s0, s15, s14
 80033c0:	4770      	bx	lr
 80033c2:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80033c6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80033ca:	ed9f 5a35 	vldr	s10, [pc, #212]	; 80034a0 <__ieee754_logf+0x1c4>
 80033ce:	4935      	ldr	r1, [pc, #212]	; (80034a4 <__ieee754_logf+0x1c8>)
 80033d0:	eec0 6a27 	vdiv.f32	s13, s0, s15
 80033d4:	4419      	add	r1, r3
 80033d6:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 80033da:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80033de:	430b      	orrs	r3, r1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	ee07 2a90 	vmov	s15, r2
 80033e6:	ee26 6aa6 	vmul.f32	s12, s13, s13
 80033ea:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80033ee:	ee26 7a06 	vmul.f32	s14, s12, s12
 80033f2:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80034a8 <__ieee754_logf+0x1cc>
 80033f6:	eee7 7a05 	vfma.f32	s15, s14, s10
 80033fa:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 80034ac <__ieee754_logf+0x1d0>
 80033fe:	eea7 5a27 	vfma.f32	s10, s14, s15
 8003402:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80034b0 <__ieee754_logf+0x1d4>
 8003406:	eee7 7a05 	vfma.f32	s15, s14, s10
 800340a:	ed9f 5a2a 	vldr	s10, [pc, #168]	; 80034b4 <__ieee754_logf+0x1d8>
 800340e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003412:	ed9f 6a29 	vldr	s12, [pc, #164]	; 80034b8 <__ieee754_logf+0x1dc>
 8003416:	eea7 5a06 	vfma.f32	s10, s14, s12
 800341a:	ed9f 6a28 	vldr	s12, [pc, #160]	; 80034bc <__ieee754_logf+0x1e0>
 800341e:	eea7 6a05 	vfma.f32	s12, s14, s10
 8003422:	eee7 7a06 	vfma.f32	s15, s14, s12
 8003426:	dd1a      	ble.n	800345e <__ieee754_logf+0x182>
 8003428:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800342c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8003430:	ee27 7a00 	vmul.f32	s14, s14, s0
 8003434:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003438:	b912      	cbnz	r2, 8003440 <__ieee754_logf+0x164>
 800343a:	eea6 7ae7 	vfms.f32	s14, s13, s15
 800343e:	e7ae      	b.n	800339e <__ieee754_logf+0xc2>
 8003440:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8003494 <__ieee754_logf+0x1b8>
 8003444:	ee25 6a86 	vmul.f32	s12, s11, s12
 8003448:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800344c:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003450:	ee37 0a40 	vsub.f32	s0, s14, s0
 8003454:	eddf 7a10 	vldr	s15, [pc, #64]	; 8003498 <__ieee754_logf+0x1bc>
 8003458:	ee95 0aa7 	vfnms.f32	s0, s11, s15
 800345c:	4770      	bx	lr
 800345e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003462:	b912      	cbnz	r2, 800346a <__ieee754_logf+0x18e>
 8003464:	eea6 0ae7 	vfms.f32	s0, s13, s15
 8003468:	4770      	bx	lr
 800346a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003494 <__ieee754_logf+0x1b8>
 800346e:	ee27 7a65 	vnmul.f32	s14, s14, s11
 8003472:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8003476:	ee37 0a40 	vsub.f32	s0, s14, s0
 800347a:	e7eb      	b.n	8003454 <__ieee754_logf+0x178>
 800347c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003484 <__ieee754_logf+0x1a8>
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	00000000 	.word	0x00000000
 8003488:	cc000000 	.word	0xcc000000
 800348c:	4c000000 	.word	0x4c000000
 8003490:	004afb20 	.word	0x004afb20
 8003494:	3717f7d1 	.word	0x3717f7d1
 8003498:	3f317180 	.word	0x3f317180
 800349c:	3eaaaaab 	.word	0x3eaaaaab
 80034a0:	3e178897 	.word	0x3e178897
 80034a4:	ffcf5c30 	.word	0xffcf5c30
 80034a8:	3e3a3325 	.word	0x3e3a3325
 80034ac:	3e924925 	.word	0x3e924925
 80034b0:	3f2aaaab 	.word	0x3f2aaaab
 80034b4:	3e638e29 	.word	0x3e638e29
 80034b8:	3e1cd04f 	.word	0x3e1cd04f
 80034bc:	3ecccccd 	.word	0x3ecccccd

080034c0 <matherr>:
 80034c0:	2000      	movs	r0, #0
 80034c2:	4770      	bx	lr
 80034c4:	0000      	movs	r0, r0
	...

080034c8 <nan>:
 80034c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80034d0 <nan+0x8>
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	00000000 	.word	0x00000000
 80034d4:	7ff80000 	.word	0x7ff80000

080034d8 <__errno>:
 80034d8:	4b01      	ldr	r3, [pc, #4]	; (80034e0 <__errno+0x8>)
 80034da:	6818      	ldr	r0, [r3, #0]
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20000010 	.word	0x20000010

080034e4 <_sbrk>:
 80034e4:	4b04      	ldr	r3, [pc, #16]	; (80034f8 <_sbrk+0x14>)
 80034e6:	6819      	ldr	r1, [r3, #0]
 80034e8:	4602      	mov	r2, r0
 80034ea:	b909      	cbnz	r1, 80034f0 <_sbrk+0xc>
 80034ec:	4903      	ldr	r1, [pc, #12]	; (80034fc <_sbrk+0x18>)
 80034ee:	6019      	str	r1, [r3, #0]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	4402      	add	r2, r0
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	4770      	bx	lr
 80034f8:	200000a8 	.word	0x200000a8
 80034fc:	20000224 	.word	0x20000224

08003500 <_init>:
 8003500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003502:	bf00      	nop
 8003504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003506:	bc08      	pop	{r3}
 8003508:	469e      	mov	lr, r3
 800350a:	4770      	bx	lr

0800350c <_fini>:
 800350c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350e:	bf00      	nop
 8003510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003512:	bc08      	pop	{r3}
 8003514:	469e      	mov	lr, r3
 8003516:	4770      	bx	lr
