Opening: validation/A_sim.mifFound colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Init done..
MAR <- 0
PC++
IR <- 801
------------------------------------------------------
cycle: 0.DECODE(3), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 0
IR: DECODING (801) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(256) ALUS(0) REG0 contents: 0 MDRin(256) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.DECODE(3), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 0
IR: ldi (801) - (0000100000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0100
------------------------------------------------------
cycle: 0.EXECUTE(7), phase: 0, PC: 2, SP: 0, MAR: 0(801), MDR: 100
IR: ldi (801) - (0000100000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 0.EXECUTE(7), phase: 1, PC: 2, SP: 0, MAR: 0(801), MDR: 100
IR: ldi (801) - (0000100000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(100) 1:REGR0(0) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 100
MAR <- 2
PC++
IR <- 20fc
------------------------------------------------------
cycle: 1.DECODE(3), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: 100
IR: DECODING (20fc) arg2: 7Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(252) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(252) 
arg2: 7ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.DECODE(3), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: 100
IR: br (20fc) - (0010000011111100), arg2: 7Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:7, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00fc
------------------------------------------------------
cycle: 1.EXECUTE(7), phase: 0, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc
IR: br (20fc) - (0010000011111100), arg2: 7Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(63) ALUS(0) REG0 contents: 0 REGR0(4) OP0(252) OP1(4) MDRin(63) 
arg2: 7ALUS(0) ALUout(256) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 1.EXECUTE(7), phase: 1, PC: 4, SP: 0, MAR: 2(20fc), MDR: fc
IR: br (20fc) - (0010000011111100), arg2: 7Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:3, 1:7, tgt:4
ALU: 0:MDRout(fc) 1:REGR0(4) func: out:100
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 100
MAR <- 100
PC++
IR <- 8a
------------------------------------------------------
cycle: 2.DECODE(3), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: fc
IR: DECODING (8a) arg2: 2Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(17) ALUS(0) REG0 contents: 0 REGR1(0) OP0(252) MDRin(17) 
arg2: 2ALUS(0) ALUout(252) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(fc) 1:REGR0(0) func: out:fc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.DECODE(3), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: fc
IR: ldi (8a) - (0000000010001010), arg2: 2Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(fc) 1:REGR0(0) func: out:fc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0011
------------------------------------------------------
cycle: 2.EXECUTE(7), phase: 0, PC: 102, SP: 0, MAR: 100(8a), MDR: 11
IR: ldi (8a) - (0000000010001010), arg2: 2Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(34) ALUS(0) REG0 contents: 0 MDRin(34) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 2.EXECUTE(7), phase: 1, PC: 102, SP: 0, MAR: 100(8a), MDR: 11
IR: ldi (8a) - (0000000010001010), arg2: 2Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 11
MAR <- 102
PC++
IR <- 329
------------------------------------------------------
cycle: 3.DECODE(3), phase: 0, PC: 104, SP: 0, MAR: 102(329), MDR: 11
IR: DECODING (329) arg2: 2Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(101) ALUS(0) REG0 contents: 0 REGR1(0) OP0(17) MDRin(101) 
arg2: 2ALUS(0) ALUout(17) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.DECODE(3), phase: 1, PC: 104, SP: 0, MAR: 102(329), MDR: 11
IR: ldi (329) - (0000001100101001), arg2: 2Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0065
------------------------------------------------------
cycle: 3.EXECUTE(7), phase: 0, PC: 104, SP: 0, MAR: 102(329), MDR: 65
IR: ldi (329) - (0000001100101001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65482) ALUS(0) REG0 contents: 0 MDRin(65482) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:5, tgt:1
ALU: 0:MDRout(65) 1:REGR0(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 3.EXECUTE(7), phase: 1, PC: 104, SP: 0, MAR: 102(329), MDR: 65
IR: ldi (329) - (0000001100101001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:5, tgt:1
ALU: 0:MDRout(65) 1:REGR0(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 65
MAR <- 104
PC++
IR <- b611
------------------------------------------------------
cycle: 4.DECODE(3), phase: 0, PC: 106, SP: 0, MAR: 104(b611), MDR: 65
IR: DECODING (b611) arg2: 4Micro(27): 0000000000000000000000000000000000000000
IRimm(4) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(4) 
arg2: 4ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.DECODE(3), phase: 1, PC: 106, SP: 0, MAR: 104(b611), MDR: 65
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.READ(5), phase: 0, PC: 106, SP: 0, MAR: 104(b611), MDR: 65
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(17) OP1(17) 
arg2: 4ALUS(0) ALUout(17) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.READ(5), phase: 1, PC: 106, SP: 0, MAR: 104(b611), MDR: 65
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 11
------------------------------------------------------
cycle: 4.EXECUTE(7), phase: 0, PC: 106, SP: 0, MAR: 11(0), MDR: 65
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(101) REGR1(0) OP0(101) OP1(0) MDRin(17) 
arg2: 4ALUS(0) ALUout(101) REG0 contents: 0 MDRin(101) 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(65) 1:REGR1(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 4.EXECUTE(7), phase: 1, PC: 106, SP: 0, MAR: 11(0), MDR: 65
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(65) 1:REGR1(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0065
RAM[10L] <- 65 (65)
MAR <- 106
PC++
IR <- 9a
------------------------------------------------------
cycle: 5.DECODE(3), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 65
IR: DECODING (9a) arg2: 6Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(19) ALUS(0) REG0 contents: 0 REGR1(0) OP0(101) MDRin(19) 
arg2: 6ALUS(0) ALUout(101) REG0 contents: 0 
arg2: 6ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(65) 1:REGR0(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.DECODE(3), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 65
IR: ldi (9a) - (0000000010011010), arg2: 6Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(65) 1:REGR0(0) func: out:65
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0013
------------------------------------------------------
cycle: 5.EXECUTE(7), phase: 0, PC: 108, SP: 0, MAR: 106(9a), MDR: 13
IR: ldi (9a) - (0000000010011010), arg2: 6Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(38) ALUS(0) REG0 contents: 0 MDRin(38) 
arg2: 6ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 5.EXECUTE(7), phase: 1, PC: 108, SP: 0, MAR: 106(9a), MDR: 13
IR: ldi (9a) - (0000000010011010), arg2: 6Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 13
MAR <- 108
PC++
IR <- 9
------------------------------------------------------
cycle: 6.DECODE(3), phase: 0, PC: 10a, SP: 0, MAR: 108(9), MDR: 13
IR: DECODING (9) arg2: 2Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(19) MDRin(1) 
arg2: 2ALUS(0) ALUout(19) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.DECODE(3), phase: 1, PC: 10a, SP: 0, MAR: 108(9), MDR: 13
IR: ldi (9) - (0000000000001001), arg2: 2Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 6.EXECUTE(7), phase: 0, PC: 10a, SP: 0, MAR: 108(9), MDR: 1
IR: ldi (9) - (0000000000001001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(2) ALUS(0) REG0 contents: 0 MDRin(2) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 6.EXECUTE(7), phase: 1, PC: 10a, SP: 0, MAR: 108(9), MDR: 1
IR: ldi (9) - (0000000000001001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 1
MAR <- 10a
PC++
IR <- b611
------------------------------------------------------
cycle: 7.DECODE(3), phase: 0, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 1
IR: DECODING (b611) arg2: 4Micro(27): 0000000000000000000000000000000000000000
IRimm(4) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(4) 
arg2: 4ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.DECODE(3), phase: 1, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 1
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.READ(5), phase: 0, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 1
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(19) OP1(19) 
arg2: 4ALUS(0) ALUout(19) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.READ(5), phase: 1, PC: 10c, SP: 0, MAR: 10a(b611), MDR: 1
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 13
------------------------------------------------------
cycle: 7.EXECUTE(7), phase: 0, PC: 10c, SP: 0, MAR: 13(0), MDR: 1
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(1) REGR1(0) OP0(1) OP1(0) MDRin(19) 
arg2: 4ALUS(0) ALUout(1) REG0 contents: 0 MDRin(1) 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 7.EXECUTE(7), phase: 1, PC: 10c, SP: 0, MAR: 13(0), MDR: 1
IR: stb.b (b611) - (1011011000010001), arg2: 4Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
RAM[12L] <- 1 (1)
MAR <- 10c
PC++
IR <- a2
------------------------------------------------------
cycle: 8.DECODE(3), phase: 0, PC: 10e, SP: 0, MAR: 10c(a2), MDR: 1
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(20) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.DECODE(3), phase: 1, PC: 10e, SP: 0, MAR: 10c(a2), MDR: 1
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 8.EXECUTE(7), phase: 0, PC: 10e, SP: 0, MAR: 10c(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 8.EXECUTE(7), phase: 1, PC: 10e, SP: 0, MAR: 10c(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 10e
PC++
IR <- c
------------------------------------------------------
cycle: 9.DECODE(3), phase: 0, PC: 110, SP: 0, MAR: 10e(c), MDR: 14
IR: DECODING (c) arg2: 3Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(1) 
arg2: 3ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.DECODE(3), phase: 1, PC: 110, SP: 0, MAR: 10e(c), MDR: 14
IR: ldi (c) - (0000000000001100), arg2: 3Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 9.EXECUTE(7), phase: 0, PC: 110, SP: 0, MAR: 10e(c), MDR: 1
IR: ldi (c) - (0000000000001100), arg2: 3Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(3) ALUS(0) REG0 contents: 0 MDRin(3) 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 9.EXECUTE(7), phase: 1, PC: 110, SP: 0, MAR: 10e(c), MDR: 1
IR: ldi (c) - (0000000000001100), arg2: 3Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 1
MAR <- 110
PC++
IR <- b614
------------------------------------------------------
cycle: 10.DECODE(3), phase: 0, PC: 112, SP: 0, MAR: 110(b614), MDR: 1
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(5) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.DECODE(3), phase: 1, PC: 112, SP: 0, MAR: 110(b614), MDR: 1
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.READ(5), phase: 0, PC: 112, SP: 0, MAR: 110(b614), MDR: 1
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.READ(5), phase: 1, PC: 112, SP: 0, MAR: 110(b614), MDR: 1
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 10.EXECUTE(7), phase: 0, PC: 112, SP: 0, MAR: 14(0), MDR: 1
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(1) REGR1(0) OP0(1) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(1) REG0 contents: 0 MDRin(1) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 10.EXECUTE(7), phase: 1, PC: 112, SP: 0, MAR: 14(0), MDR: 1
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(1) 1:REGR1(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
RAM[14H] <- 1 (100)
MAR <- 112
PC++
IR <- 9401
------------------------------------------------------
cycle: 11.DECODE(3), phase: 0, PC: 114, SP: 0, MAR: 112(9401), MDR: 1
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 11.DECODE(3), phase: 1, PC: 114, SP: 0, MAR: 112(9401), MDR: 1
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 114
PC++
IR <- 9402
------------------------------------------------------
cycle: 12.DECODE(3), phase: 0, PC: 116, SP: 0, MAR: 114(9402), MDR: 1
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 12.DECODE(3), phase: 1, PC: 116, SP: 0, MAR: 114(9402), MDR: 1
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 116
PC++
IR <- 9403
------------------------------------------------------
cycle: 13.DECODE(3), phase: 0, PC: 118, SP: 0, MAR: 116(9403), MDR: 1
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 13.DECODE(3), phase: 1, PC: 118, SP: 0, MAR: 116(9403), MDR: 1
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 118
PC++
IR <- 9405
------------------------------------------------------
cycle: 14.DECODE(3), phase: 0, PC: 11a, SP: 0, MAR: 118(9405), MDR: 1
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 14.DECODE(3), phase: 1, PC: 11a, SP: 0, MAR: 118(9405), MDR: 1
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 11a
PC++
IR <- 1
------------------------------------------------------
cycle: 15.DECODE(3), phase: 0, PC: 11c, SP: 0, MAR: 11a(1), MDR: 1
IR: DECODING (1) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(0) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.DECODE(3), phase: 1, PC: 11c, SP: 0, MAR: 11a(1), MDR: 1
IR: ldi (1) - (0000000000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 15.EXECUTE(7), phase: 0, PC: 11c, SP: 0, MAR: 11a(1), MDR: 0
IR: ldi (1) - (0000000000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 15.EXECUTE(7), phase: 1, PC: 11c, SP: 0, MAR: 11a(1), MDR: 0
IR: ldi (1) - (0000000000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 11c
PC++
IR <- bc10
------------------------------------------------------
cycle: 16.DECODE(3), phase: 0, PC: 11e, SP: 0, MAR: 11c(bc10), MDR: 0
IR: DECODING (bc10) arg2: 4Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(4) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(4) 
arg2: 4ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.DECODE(3), phase: 1, PC: 11e, SP: 0, MAR: 11c(bc10), MDR: 0
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 16.EXECUTE(7), phase: 0, PC: 11e, SP: 0, MAR: 11c(bc10), MDR: 4
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 OP0(4) 
arg2: 4ALUS(6) ALUout(2048) REG0 contents: 0 
arg2: 4ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR1(0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 16.EXECUTE(7), phase: 1, PC: 11e, SP: 0, MAR: 11c(bc10), MDR: 4
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR1(0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 800
MAR <- 11e
PC++
IR <- 182
------------------------------------------------------
cycle: 17.DECODE(3), phase: 0, PC: 120, SP: 0, MAR: 11e(182), MDR: 4
IR: DECODING (182) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(48) ALUS(0) REG0 contents: 0 REGR1(0) OP0(4) MDRin(48) 
arg2: 0ALUS(0) ALUout(4) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.DECODE(3), phase: 1, PC: 120, SP: 0, MAR: 11e(182), MDR: 4
IR: ldi (182) - (0000000110000010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0030
------------------------------------------------------
cycle: 17.EXECUTE(7), phase: 0, PC: 120, SP: 0, MAR: 11e(182), MDR: 30
IR: ldi (182) - (0000000110000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65504) ALUS(0) REG0 contents: 0 MDRin(65504) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 17.EXECUTE(7), phase: 1, PC: 120, SP: 0, MAR: 11e(182), MDR: 30
IR: ldi (182) - (0000000110000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 30
MAR <- 120
PC++
IR <- 9655
------------------------------------------------------
cycle: 18.DECODE(3), phase: 0, PC: 122, SP: 0, MAR: 120(9655), MDR: 30
IR: DECODING (9655) arg2: 5Micro(11): 0001000010001001101000000000100000110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(21) ALUS(1) REG0 contents: 0 REGR0(2048) REGR1(48) OP0(2048) OP1(48) MDRin(21) 
arg2: 5ALUS(1) ALUout(2000) REG0 contents: 0 
arg2: 5ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(800) 1:REGR1(30) func: out:7d0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 18.DECODE(3), phase: 1, PC: 122, SP: 0, MAR: 120(9655), MDR: 30
IR: sub (9655) - (1001011001010101), arg2: 5Micro(11): 0001000010001001101000000000100000110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(800) 1:REGR1(30) func: out:7d0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 7d0
MAR <- 122
PC++
IR <- 401
------------------------------------------------------
cycle: 19.DECODE(3), phase: 0, PC: 124, SP: 0, MAR: 122(401), MDR: 30
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(48) MDRin(128) 
arg2: 0ALUS(0) ALUout(48) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.DECODE(3), phase: 1, PC: 124, SP: 0, MAR: 122(401), MDR: 30
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 19.EXECUTE(7), phase: 0, PC: 124, SP: 0, MAR: 122(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 19.EXECUTE(7), phase: 1, PC: 124, SP: 0, MAR: 122(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 124
PC++
IR <- 8ec0
------------------------------------------------------
cycle: 20.DECODE(3), phase: 0, PC: 126, SP: 0, MAR: 124(8ec0), MDR: 80
IR: DECODING (8ec0) arg2: 0Micro(7): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(48) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(48) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.DECODE(3), phase: 1, PC: 126, SP: 0, MAR: 124(8ec0), MDR: 80
IR: stb s7 (8ec0) - (1000111011000000), arg2: 0Micro(7): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0030
------------------------------------------------------
cycle: 20.READ(5), phase: 0, PC: 126, SP: 0, MAR: 124(8ec0), MDR: 30
IR: stb s7 (8ec0) - (1000111011000000), arg2: 0Micro(71): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(2000) OP0(48) OP1(2000) 
arg2: 0ALUS(0) ALUout(2048) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:MDRout(30) 1:REGR0(7d0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.READ(5), phase: 1, PC: 126, SP: 0, MAR: 124(8ec0), MDR: 30
IR: stb s7 (8ec0) - (1000111011000000), arg2: 0Micro(71): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:MDRout(30) 1:REGR0(7d0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 800
------------------------------------------------------
cycle: 20.EXECUTE(7), phase: 0, PC: 126, SP: 0, MAR: 800(0), MDR: 30
IR: stb s7 (8ec0) - (1000111011000000), arg2: 0Micro(135): 0010100110110000000010000000100000000000
MDR_LOAD BE REGR0S(TGT2) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) OP0(128) OP1(0) MDRin(2048) 
arg2: 0ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 20.EXECUTE(7), phase: 1, PC: 126, SP: 0, MAR: 800(0), MDR: 30
IR: stb s7 (8ec0) - (1000111011000000), arg2: 0Micro(135): 0010100110110000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:0
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[800H] <- 80 (8000)
MAR <- 126
PC++
IR <- 8ac1
------------------------------------------------------
cycle: 21.DECODE(3), phase: 0, PC: 128, SP: 0, MAR: 126(8ac1), MDR: 80
IR: DECODING (8ac1) arg2: 0Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.DECODE(3), phase: 1, PC: 128, SP: 0, MAR: 126(8ac1), MDR: 80
IR: ldb s7 (8ac1) - (1000101011000001), arg2: 0Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0030
------------------------------------------------------
cycle: 21.READ(5), phase: 0, PC: 128, SP: 0, MAR: 126(8ac1), MDR: 30
IR: ldb s7 (8ac1) - (1000101011000001), arg2: 0Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(2000) OP0(48) OP1(2000) 
arg2: 0ALUS(0) ALUout(2048) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(7d0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.READ(5), phase: 1, PC: 128, SP: 0, MAR: 126(8ac1), MDR: 30
IR: ldb s7 (8ac1) - (1000101011000001), arg2: 0Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:3, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(7d0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 800
------------------------------------------------------
cycle: 21.EXECUTE(7), phase: 0, PC: 128, SP: 0, MAR: 800(8000), MDR: 30
IR: ldb s7 (8ac1) - (1000101011000001), arg2: 0Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(128) 
arg2: 0ALUS(0) ALUout(48) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 21.EXECUTE(7), phase: 1, PC: 128, SP: 0, MAR: 800(80), MDR: 30
IR: ldb s7 (8ac1) - (1000101011000001), arg2: 0Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:3, 1:0, tgt:1
ALU: 0:MDRout(30) 1:REGR0(0) func: out:30
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG2 <- 80
MAR <- 128
PC++
IR <- 9e52
------------------------------------------------------
cycle: 22.DECODE(3), phase: 0, PC: 12a, SP: 0, MAR: 128(9e52), MDR: 80
IR: DECODING (9e52) arg2: 4Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(20) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(20) 
arg2: 4ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 22.DECODE(3), phase: 1, PC: 12a, SP: 0, MAR: 128(9e52), MDR: 80
IR: addskp.z (9e52) - (1001111001010010), arg2: 4Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG2 <- 0
MAR <- 12c
PC++
IR <- 2002
------------------------------------------------------
cycle: 23.DECODE(3), phase: 0, PC: 12e, SP: 0, MAR: 12c(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.DECODE(3), phase: 1, PC: 12e, SP: 0, MAR: 12c(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 23.EXECUTE(7), phase: 0, PC: 12e, SP: 0, MAR: 12c(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(302) OP0(2) OP1(302) MDRin(0) 
arg2: 0ALUS(0) ALUout(304) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12e) func: out:130
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 23.EXECUTE(7), phase: 1, PC: 12e, SP: 0, MAR: 12c(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(12e) func: out:130
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 130
MAR <- 130
PC++
IR <- a2
------------------------------------------------------
cycle: 24.DECODE(3), phase: 0, PC: 132, SP: 0, MAR: 130(a2), MDR: 2
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(20) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.DECODE(3), phase: 1, PC: 132, SP: 0, MAR: 130(a2), MDR: 2
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 24.EXECUTE(7), phase: 0, PC: 132, SP: 0, MAR: 130(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 24.EXECUTE(7), phase: 1, PC: 132, SP: 0, MAR: 130(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 132
PC++
IR <- 14
------------------------------------------------------
cycle: 25.DECODE(3), phase: 0, PC: 134, SP: 0, MAR: 132(14), MDR: 14
IR: DECODING (14) arg2: 5Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(2) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.DECODE(3), phase: 1, PC: 134, SP: 0, MAR: 132(14), MDR: 14
IR: ldi (14) - (0000000000010100), arg2: 5Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 25.EXECUTE(7), phase: 0, PC: 134, SP: 0, MAR: 132(14), MDR: 2
IR: ldi (14) - (0000000000010100), arg2: 5Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(5) ALUS(0) REG0 contents: 0 MDRin(5) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 25.EXECUTE(7), phase: 1, PC: 134, SP: 0, MAR: 132(14), MDR: 2
IR: ldi (14) - (0000000000010100), arg2: 5Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 2
MAR <- 134
PC++
IR <- b614
------------------------------------------------------
cycle: 26.DECODE(3), phase: 0, PC: 136, SP: 0, MAR: 134(b614), MDR: 2
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.DECODE(3), phase: 1, PC: 136, SP: 0, MAR: 134(b614), MDR: 2
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.READ(5), phase: 0, PC: 136, SP: 0, MAR: 134(b614), MDR: 2
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.READ(5), phase: 1, PC: 136, SP: 0, MAR: 134(b614), MDR: 2
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 26.EXECUTE(7), phase: 0, PC: 136, SP: 0, MAR: 14(100), MDR: 2
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(2) REGR1(0) OP0(2) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(2) REG0 contents: 0 MDRin(2) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 26.EXECUTE(7), phase: 1, PC: 136, SP: 0, MAR: 14(1), MDR: 2
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
RAM[14H] <- 2 (200)
MAR <- 136
PC++
IR <- 9401
------------------------------------------------------
cycle: 27.DECODE(3), phase: 0, PC: 138, SP: 0, MAR: 136(9401), MDR: 2
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 27.DECODE(3), phase: 1, PC: 138, SP: 0, MAR: 136(9401), MDR: 2
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 138
PC++
IR <- 9402
------------------------------------------------------
cycle: 28.DECODE(3), phase: 0, PC: 13a, SP: 0, MAR: 138(9402), MDR: 2
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 28.DECODE(3), phase: 1, PC: 13a, SP: 0, MAR: 138(9402), MDR: 2
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 13a
PC++
IR <- 9403
------------------------------------------------------
cycle: 29.DECODE(3), phase: 0, PC: 13c, SP: 0, MAR: 13a(9403), MDR: 2
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 29.DECODE(3), phase: 1, PC: 13c, SP: 0, MAR: 13a(9403), MDR: 2
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 13c
PC++
IR <- 9405
------------------------------------------------------
cycle: 30.DECODE(3), phase: 0, PC: 13e, SP: 0, MAR: 13c(9405), MDR: 2
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 30.DECODE(3), phase: 1, PC: 13e, SP: 0, MAR: 13c(9405), MDR: 2
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 13e
PC++
IR <- 1
------------------------------------------------------
cycle: 31.DECODE(3), phase: 0, PC: 140, SP: 0, MAR: 13e(1), MDR: 2
IR: DECODING (1) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(0) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.DECODE(3), phase: 1, PC: 140, SP: 0, MAR: 13e(1), MDR: 2
IR: ldi (1) - (0000000000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 31.EXECUTE(7), phase: 0, PC: 140, SP: 0, MAR: 13e(1), MDR: 0
IR: ldi (1) - (0000000000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 31.EXECUTE(7), phase: 1, PC: 140, SP: 0, MAR: 13e(1), MDR: 0
IR: ldi (1) - (0000000000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 140
PC++
IR <- bc10
------------------------------------------------------
cycle: 32.DECODE(3), phase: 0, PC: 142, SP: 0, MAR: 140(bc10), MDR: 0
IR: DECODING (bc10) arg2: 4Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(4) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(4) 
arg2: 4ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.DECODE(3), phase: 1, PC: 142, SP: 0, MAR: 140(bc10), MDR: 0
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 32.EXECUTE(7), phase: 0, PC: 142, SP: 0, MAR: 140(bc10), MDR: 4
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 OP0(4) 
arg2: 4ALUS(6) ALUout(2048) REG0 contents: 0 
arg2: 4ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR1(0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 32.EXECUTE(7), phase: 1, PC: 142, SP: 0, MAR: 140(bc10), MDR: 4
IR: addhi (bc10) - (1011110000010000), arg2: 4Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:2, tgt:0
ALU: 0:MDRout(4) 1:REGR1(0) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 800
MAR <- 142
PC++
IR <- a
------------------------------------------------------
cycle: 33.DECODE(3), phase: 0, PC: 144, SP: 0, MAR: 142(a), MDR: 4
IR: DECODING (a) arg2: 2Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(4) MDRin(1) 
arg2: 2ALUS(0) ALUout(4) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.DECODE(3), phase: 1, PC: 144, SP: 0, MAR: 142(a), MDR: 4
IR: ldi (a) - (0000000000001010), arg2: 2Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 33.EXECUTE(7), phase: 0, PC: 144, SP: 0, MAR: 142(a), MDR: 1
IR: ldi (a) - (0000000000001010), arg2: 2Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(2) ALUS(0) REG0 contents: 0 MDRin(2) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 33.EXECUTE(7), phase: 1, PC: 144, SP: 0, MAR: 142(a), MDR: 1
IR: ldi (a) - (0000000000001010), arg2: 2Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 1
MAR <- 144
PC++
IR <- bc05
------------------------------------------------------
cycle: 34.DECODE(3), phase: 0, PC: 146, SP: 0, MAR: 144(bc05), MDR: 1
IR: DECODING (bc05) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.DECODE(3), phase: 1, PC: 146, SP: 0, MAR: 144(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 34.EXECUTE(7), phase: 0, PC: 146, SP: 0, MAR: 144(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 REGR1(1) OP0(1) OP1(1) 
arg2: 1ALUS(6) ALUout(513) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 34.EXECUTE(7), phase: 1, PC: 146, SP: 0, MAR: 144(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 201
MAR <- 146
PC++
IR <- 9655
------------------------------------------------------
cycle: 35.DECODE(3), phase: 0, PC: 148, SP: 0, MAR: 146(9655), MDR: 1
IR: DECODING (9655) arg2: 5Micro(11): 0001000010001001101000000000100000110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(21) ALUS(1) REG0 contents: 0 REGR0(2048) REGR1(513) OP0(2048) OP1(513) MDRin(21) 
arg2: 5ALUS(1) ALUout(1535) REG0 contents: 0 
arg2: 5ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(800) 1:REGR1(201) func: out:5ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 35.DECODE(3), phase: 1, PC: 148, SP: 0, MAR: 146(9655), MDR: 1
IR: sub (9655) - (1001011001010101), arg2: 5Micro(11): 0001000010001001101000000000100000110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(800) 1:REGR1(201) func: out:5ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 5ff
MAR <- 148
PC++
IR <- 401
------------------------------------------------------
cycle: 36.DECODE(3), phase: 0, PC: 14a, SP: 0, MAR: 148(401), MDR: 1
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(128) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.DECODE(3), phase: 1, PC: 14a, SP: 0, MAR: 148(401), MDR: 1
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 36.EXECUTE(7), phase: 0, PC: 14a, SP: 0, MAR: 148(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 36.EXECUTE(7), phase: 1, PC: 14a, SP: 0, MAR: 148(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 14a
PC++
IR <- b6a9
------------------------------------------------------
cycle: 37.DECODE(3), phase: 0, PC: 14c, SP: 0, MAR: 14a(b6a9), MDR: 80
IR: DECODING (b6a9) arg2: 2Micro(27): 0000000000000000000000000000000000000000
IRimm(42) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(42) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.DECODE(3), phase: 1, PC: 14c, SP: 0, MAR: 14a(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.READ(5), phase: 0, PC: 14c, SP: 0, MAR: 14a(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(513) REGR1(1535) OP0(513) OP1(1535) 
arg2: 2ALUS(0) ALUout(2048) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(201) 1:REGR1(5ff) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.READ(5), phase: 1, PC: 14c, SP: 0, MAR: 14a(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(201) 1:REGR1(5ff) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 800
------------------------------------------------------
cycle: 37.EXECUTE(7), phase: 0, PC: 14c, SP: 0, MAR: 800(8000), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) REGR1(0) OP0(128) OP1(0) MDRin(2048) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 37.EXECUTE(7), phase: 1, PC: 14c, SP: 0, MAR: 800(80), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[800H] <- 80 (8000)
MAR <- 14c
PC++
IR <- b2ab
------------------------------------------------------
cycle: 38.DECODE(3), phase: 0, PC: 14e, SP: 0, MAR: 14c(b2ab), MDR: 80
IR: DECODING (b2ab) arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.DECODE(3), phase: 1, PC: 14e, SP: 0, MAR: 14c(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.READ(5), phase: 0, PC: 14e, SP: 0, MAR: 14c(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(513) REGR1(1535) OP0(513) OP1(1535) 
arg2: 2ALUS(0) ALUout(2048) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(5ff) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.READ(5), phase: 1, PC: 14e, SP: 0, MAR: 14c(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(5ff) func: out:800
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 800
------------------------------------------------------
cycle: 38.EXECUTE(7), phase: 0, PC: 14e, SP: 0, MAR: 800(8000), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
MDR_LOAD BE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) REGR1(0) OP0(128) OP1(0) MDRin(128) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 38.EXECUTE(7), phase: 1, PC: 14e, SP: 0, MAR: 800(80), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG3 <- 80
MAR <- 14e
PC++
IR <- 9e5a
------------------------------------------------------
cycle: 39.DECODE(3), phase: 0, PC: 150, SP: 0, MAR: 14e(9e5a), MDR: 80
IR: DECODING (9e5a) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 39.DECODE(3), phase: 1, PC: 150, SP: 0, MAR: 14e(9e5a), MDR: 80
IR: addskp.z (9e5a) - (1001111001011010), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG2 <- 0
MAR <- 152
PC++
IR <- 2002
------------------------------------------------------
cycle: 40.DECODE(3), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.DECODE(3), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 40.EXECUTE(7), phase: 0, PC: 154, SP: 0, MAR: 152(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(340) OP0(2) OP1(340) MDRin(0) 
arg2: 0ALUS(0) ALUout(342) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 40.EXECUTE(7), phase: 1, PC: 154, SP: 0, MAR: 152(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(154) func: out:156
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 156
MAR <- 156
PC++
IR <- a2
------------------------------------------------------
cycle: 41.DECODE(3), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 2
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(20) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.DECODE(3), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 2
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 41.EXECUTE(7), phase: 0, PC: 158, SP: 0, MAR: 156(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 41.EXECUTE(7), phase: 1, PC: 158, SP: 0, MAR: 156(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 158
PC++
IR <- 1c
------------------------------------------------------
cycle: 42.DECODE(3), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 14
IR: DECODING (1c) arg2: 7Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(3) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(3) 
arg2: 7ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.DECODE(3), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 14
IR: ldi (1c) - (0000000000011100), arg2: 7Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
------------------------------------------------------
cycle: 42.EXECUTE(7), phase: 0, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3
IR: ldi (1c) - (0000000000011100), arg2: 7Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(7) ALUS(0) REG0 contents: 0 MDRin(7) 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 42.EXECUTE(7), phase: 1, PC: 15a, SP: 0, MAR: 158(1c), MDR: 3
IR: ldi (1c) - (0000000000011100), arg2: 7Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 3
MAR <- 15a
PC++
IR <- b614
------------------------------------------------------
cycle: 43.DECODE(3), phase: 0, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(5) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.DECODE(3), phase: 1, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.READ(5), phase: 0, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.READ(5), phase: 1, PC: 15c, SP: 0, MAR: 15a(b614), MDR: 3
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 43.EXECUTE(7), phase: 0, PC: 15c, SP: 0, MAR: 14(200), MDR: 3
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(3) REGR1(0) OP0(3) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(3) REG0 contents: 0 MDRin(3) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 43.EXECUTE(7), phase: 1, PC: 15c, SP: 0, MAR: 14(2), MDR: 3
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0003
RAM[14H] <- 3 (300)
MAR <- 15c
PC++
IR <- 9401
------------------------------------------------------
cycle: 44.DECODE(3), phase: 0, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 44.DECODE(3), phase: 1, PC: 15e, SP: 0, MAR: 15c(9401), MDR: 3
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 15e
PC++
IR <- 9402
------------------------------------------------------
cycle: 45.DECODE(3), phase: 0, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 45.DECODE(3), phase: 1, PC: 160, SP: 0, MAR: 15e(9402), MDR: 3
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 160
PC++
IR <- 9403
------------------------------------------------------
cycle: 46.DECODE(3), phase: 0, PC: 162, SP: 0, MAR: 160(9403), MDR: 3
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 46.DECODE(3), phase: 1, PC: 162, SP: 0, MAR: 160(9403), MDR: 3
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 162
PC++
IR <- 9405
------------------------------------------------------
cycle: 47.DECODE(3), phase: 0, PC: 164, SP: 0, MAR: 162(9405), MDR: 3
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 47.DECODE(3), phase: 1, PC: 164, SP: 0, MAR: 162(9405), MDR: 3
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 164
PC++
IR <- 191
------------------------------------------------------
cycle: 48.DECODE(3), phase: 0, PC: 166, SP: 0, MAR: 164(191), MDR: 3
IR: DECODING (191) arg2: 4Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(50) ALUS(0) REG0 contents: 0 REGR1(0) OP0(3) MDRin(50) 
arg2: 4ALUS(0) ALUout(3) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:2, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.DECODE(3), phase: 1, PC: 166, SP: 0, MAR: 164(191), MDR: 3
IR: ldi (191) - (0000000110010001), arg2: 4Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:2, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0032
------------------------------------------------------
cycle: 48.EXECUTE(7), phase: 0, PC: 166, SP: 0, MAR: 164(191), MDR: 32
IR: ldi (191) - (0000000110010001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65508) ALUS(0) REG0 contents: 0 MDRin(65508) 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:2, tgt:1
ALU: 0:MDRout(32) 1:REGR0(0) func: out:32
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 48.EXECUTE(7), phase: 1, PC: 166, SP: 0, MAR: 164(191), MDR: 32
IR: ldi (191) - (0000000110010001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:2, tgt:1
ALU: 0:MDRout(32) 1:REGR0(0) func: out:32
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 32
MAR <- 166
PC++
IR <- bc04
------------------------------------------------------
cycle: 49.DECODE(3), phase: 0, PC: 168, SP: 0, MAR: 166(bc04), MDR: 32
IR: DECODING (bc04) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.DECODE(3), phase: 1, PC: 168, SP: 0, MAR: 166(bc04), MDR: 32
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 49.EXECUTE(7), phase: 0, PC: 168, SP: 0, MAR: 166(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 REGR1(50) OP0(1) OP1(50) 
arg2: 1ALUS(6) ALUout(562) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(32) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 49.EXECUTE(7), phase: 1, PC: 168, SP: 0, MAR: 166(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(32) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 232
MAR <- 168
PC++
IR <- 102
------------------------------------------------------
cycle: 50.DECODE(3), phase: 0, PC: 16a, SP: 0, MAR: 168(102), MDR: 1
IR: DECODING (102) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(32) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(32) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.DECODE(3), phase: 1, PC: 16a, SP: 0, MAR: 168(102), MDR: 1
IR: ldi (102) - (0000000100000010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0020
------------------------------------------------------
cycle: 50.EXECUTE(7), phase: 0, PC: 16a, SP: 0, MAR: 168(102), MDR: 20
IR: ldi (102) - (0000000100000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65472) ALUS(0) REG0 contents: 0 MDRin(65472) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 50.EXECUTE(7), phase: 1, PC: 16a, SP: 0, MAR: 168(102), MDR: 20
IR: ldi (102) - (0000000100000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 20
MAR <- 16a
PC++
IR <- 9455
------------------------------------------------------
cycle: 51.DECODE(3), phase: 0, PC: 16c, SP: 0, MAR: 16a(9455), MDR: 20
IR: DECODING (9455) arg2: 5Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(21) ALUS(0) REG0 contents: 0 REGR0(562) REGR1(32) OP0(562) OP1(32) MDRin(21) 
arg2: 5ALUS(0) ALUout(594) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(232) 1:REGR1(20) func: out:252
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 51.DECODE(3), phase: 1, PC: 16c, SP: 0, MAR: 16a(9455), MDR: 20
IR: add (9455) - (1001010001010101), arg2: 5Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(232) 1:REGR1(20) func: out:252
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 252
MAR <- 16c
PC++
IR <- 401
------------------------------------------------------
cycle: 52.DECODE(3), phase: 0, PC: 16e, SP: 0, MAR: 16c(401), MDR: 20
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(32) MDRin(128) 
arg2: 0ALUS(0) ALUout(32) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.DECODE(3), phase: 1, PC: 16e, SP: 0, MAR: 16c(401), MDR: 20
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 52.EXECUTE(7), phase: 0, PC: 16e, SP: 0, MAR: 16c(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 52.EXECUTE(7), phase: 1, PC: 16e, SP: 0, MAR: 16c(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 16e
PC++
IR <- 8f80
------------------------------------------------------
cycle: 53.DECODE(3), phase: 0, PC: 170, SP: 0, MAR: 16e(8f80), MDR: 80
IR: DECODING (8f80) arg2: 0Micro(7): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(65504) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(65504) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.DECODE(3), phase: 1, PC: 170, SP: 0, MAR: 16e(8f80), MDR: 80
IR: stb s7 (8f80) - (1000111110000000), arg2: 0Micro(7): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe0
------------------------------------------------------
cycle: 53.READ(5), phase: 0, PC: 170, SP: 0, MAR: 16e(8f80), MDR: ffe0
IR: stb s7 (8f80) - (1000111110000000), arg2: 0Micro(71): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(594) OP0(65504) OP1(594) 
arg2: 0ALUS(0) ALUout(562) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:MDRout(ffe0) 1:REGR0(252) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.READ(5), phase: 1, PC: 170, SP: 0, MAR: 16e(8f80), MDR: ffe0
IR: stb s7 (8f80) - (1000111110000000), arg2: 0Micro(71): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:MDRout(ffe0) 1:REGR0(252) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 232
------------------------------------------------------
cycle: 53.EXECUTE(7), phase: 0, PC: 170, SP: 0, MAR: 232(aaaa), MDR: ffe0
IR: stb s7 (8f80) - (1000111110000000), arg2: 0Micro(135): 0010100110110000000010000000100000000000
MDR_LOAD BE REGR0S(TGT2) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) OP0(128) OP1(0) MDRin(562) 
arg2: 0ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 53.EXECUTE(7), phase: 1, PC: 170, SP: 0, MAR: 232(aa), MDR: ffe0
IR: stb s7 (8f80) - (1000111110000000), arg2: 0Micro(135): 0010100110110000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:0
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[232H] <- 80 (80aa)
MAR <- 170
PC++
IR <- 8b82
------------------------------------------------------
cycle: 54.DECODE(3), phase: 0, PC: 172, SP: 0, MAR: 170(8b82), MDR: 80
IR: DECODING (8b82) arg2: 0Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.DECODE(3), phase: 1, PC: 172, SP: 0, MAR: 170(8b82), MDR: 80
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe0
------------------------------------------------------
cycle: 54.READ(5), phase: 0, PC: 172, SP: 0, MAR: 170(8b82), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(594) OP0(65504) OP1(594) 
arg2: 0ALUS(0) ALUout(562) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(252) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.READ(5), phase: 1, PC: 172, SP: 0, MAR: 170(8b82), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(252) func: out:232
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 232
------------------------------------------------------
cycle: 54.EXECUTE(7), phase: 0, PC: 172, SP: 0, MAR: 232(80aa), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(128) 
arg2: 0ALUS(0) ALUout(65504) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(0) func: out:ffe0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 54.EXECUTE(7), phase: 1, PC: 172, SP: 0, MAR: 232(80), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(0) func: out:ffe0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG3 <- 80
MAR <- 172
PC++
IR <- 9e5a
------------------------------------------------------
cycle: 55.DECODE(3), phase: 0, PC: 174, SP: 0, MAR: 172(9e5a), MDR: 80
IR: DECODING (9e5a) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 55.DECODE(3), phase: 1, PC: 174, SP: 0, MAR: 172(9e5a), MDR: 80
IR: addskp.z (9e5a) - (1001111001011010), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG2 <- 0
MAR <- 176
PC++
IR <- 2002
------------------------------------------------------
cycle: 56.DECODE(3), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.DECODE(3), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 56.EXECUTE(7), phase: 0, PC: 178, SP: 0, MAR: 176(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(376) OP0(2) OP1(376) MDRin(0) 
arg2: 0ALUS(0) ALUout(378) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 56.EXECUTE(7), phase: 1, PC: 178, SP: 0, MAR: 176(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(178) func: out:17a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 17a
MAR <- 17a
PC++
IR <- 8b86
------------------------------------------------------
cycle: 57.DECODE(3), phase: 0, PC: 17c, SP: 0, MAR: 17a(8b86), MDR: 2
IR: DECODING (8b86) arg2: 1Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(65505) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(65505) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.DECODE(3), phase: 1, PC: 17c, SP: 0, MAR: 17a(8b86), MDR: 2
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe1
------------------------------------------------------
cycle: 57.READ(5), phase: 0, PC: 17c, SP: 0, MAR: 17a(8b86), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(594) OP0(65505) OP1(594) 
arg2: 1ALUS(0) ALUout(563) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(252) func: out:233
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.READ(5), phase: 1, PC: 17c, SP: 0, MAR: 17a(8b86), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(252) func: out:233
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 233
------------------------------------------------------
cycle: 57.EXECUTE(7), phase: 0, PC: 17c, SP: 0, MAR: 233(80aa), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(170) 
arg2: 1ALUS(0) ALUout(65505) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(0) func: out:ffe1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 57.EXECUTE(7), phase: 1, PC: 17c, SP: 0, MAR: 233(aa), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(0) func: out:ffe1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00aa
REG3 <- aa
MAR <- 17c
PC++
IR <- 551
------------------------------------------------------
cycle: 58.DECODE(3), phase: 0, PC: 17e, SP: 0, MAR: 17c(551), MDR: aa
IR: DECODING (551) arg2: 4Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REG0 contents: 0 REGR1(0) OP0(170) MDRin(170) 
arg2: 4ALUS(0) ALUout(170) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.DECODE(3), phase: 1, PC: 17e, SP: 0, MAR: 17c(551), MDR: aa
IR: ldi (551) - (0000010101010001), arg2: 4Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00aa
------------------------------------------------------
cycle: 58.EXECUTE(7), phase: 0, PC: 17e, SP: 0, MAR: 17c(551), MDR: aa
IR: ldi (551) - (0000010101010001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) ALUS(0) REG0 contents: 0 MDRin(65492) 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 58.EXECUTE(7), phase: 1, PC: 17e, SP: 0, MAR: 17c(551), MDR: aa
IR: ldi (551) - (0000010101010001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- aa
MAR <- 17e
PC++
IR <- 9e59
------------------------------------------------------
cycle: 59.DECODE(3), phase: 0, PC: 180, SP: 0, MAR: 17e(9e59), MDR: aa
IR: DECODING (9e59) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(170) REGR1(170) OP0(170) OP1(170) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 59.DECODE(3), phase: 1, PC: 180, SP: 0, MAR: 17e(9e59), MDR: aa
IR: addskp.z (9e59) - (1001111001011001), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG1 <- 0
MAR <- 182
PC++
IR <- 2002
------------------------------------------------------
cycle: 60.DECODE(3), phase: 0, PC: 184, SP: 0, MAR: 182(2002), MDR: aa
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.DECODE(3), phase: 1, PC: 184, SP: 0, MAR: 182(2002), MDR: aa
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 60.EXECUTE(7), phase: 0, PC: 184, SP: 0, MAR: 182(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(388) OP0(2) OP1(388) MDRin(0) 
arg2: 0ALUS(0) ALUout(390) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(184) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 60.EXECUTE(7), phase: 1, PC: 184, SP: 0, MAR: 182(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(184) func: out:186
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 186
MAR <- 186
PC++
IR <- a2
------------------------------------------------------
cycle: 61.DECODE(3), phase: 0, PC: 188, SP: 0, MAR: 186(a2), MDR: 2
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(20) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.DECODE(3), phase: 1, PC: 188, SP: 0, MAR: 186(a2), MDR: 2
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 61.EXECUTE(7), phase: 0, PC: 188, SP: 0, MAR: 186(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 61.EXECUTE(7), phase: 1, PC: 188, SP: 0, MAR: 186(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 188
PC++
IR <- 24
------------------------------------------------------
cycle: 62.DECODE(3), phase: 0, PC: 18a, SP: 0, MAR: 188(24), MDR: 14
IR: DECODING (24) arg2: 1Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(4) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(4) 
arg2: 1ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.DECODE(3), phase: 1, PC: 18a, SP: 0, MAR: 188(24), MDR: 14
IR: ldi (24) - (0000000000100100), arg2: 1Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
------------------------------------------------------
cycle: 62.EXECUTE(7), phase: 0, PC: 18a, SP: 0, MAR: 188(24), MDR: 4
IR: ldi (24) - (0000000000100100), arg2: 1Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(9) ALUS(0) REG0 contents: 0 MDRin(9) 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 62.EXECUTE(7), phase: 1, PC: 18a, SP: 0, MAR: 188(24), MDR: 4
IR: ldi (24) - (0000000000100100), arg2: 1Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 4
MAR <- 18a
PC++
IR <- b614
------------------------------------------------------
cycle: 63.DECODE(3), phase: 0, PC: 18c, SP: 0, MAR: 18a(b614), MDR: 4
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(5) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.DECODE(3), phase: 1, PC: 18c, SP: 0, MAR: 18a(b614), MDR: 4
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.READ(5), phase: 0, PC: 18c, SP: 0, MAR: 18a(b614), MDR: 4
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.READ(5), phase: 1, PC: 18c, SP: 0, MAR: 18a(b614), MDR: 4
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 63.EXECUTE(7), phase: 0, PC: 18c, SP: 0, MAR: 14(300), MDR: 4
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(4) REGR1(0) OP0(4) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(4) REG0 contents: 0 MDRin(4) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 63.EXECUTE(7), phase: 1, PC: 18c, SP: 0, MAR: 14(3), MDR: 4
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0004
RAM[14H] <- 4 (400)
MAR <- 18c
PC++
IR <- 9401
------------------------------------------------------
cycle: 64.DECODE(3), phase: 0, PC: 18e, SP: 0, MAR: 18c(9401), MDR: 4
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 64.DECODE(3), phase: 1, PC: 18e, SP: 0, MAR: 18c(9401), MDR: 4
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 18e
PC++
IR <- 9402
------------------------------------------------------
cycle: 65.DECODE(3), phase: 0, PC: 190, SP: 0, MAR: 18e(9402), MDR: 4
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 65.DECODE(3), phase: 1, PC: 190, SP: 0, MAR: 18e(9402), MDR: 4
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 190
PC++
IR <- 9403
------------------------------------------------------
cycle: 66.DECODE(3), phase: 0, PC: 192, SP: 0, MAR: 190(9403), MDR: 4
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 66.DECODE(3), phase: 1, PC: 192, SP: 0, MAR: 190(9403), MDR: 4
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 192
PC++
IR <- 9405
------------------------------------------------------
cycle: 67.DECODE(3), phase: 0, PC: 194, SP: 0, MAR: 192(9405), MDR: 4
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 67.DECODE(3), phase: 1, PC: 194, SP: 0, MAR: 192(9405), MDR: 4
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 194
PC++
IR <- 1a1
------------------------------------------------------
cycle: 68.DECODE(3), phase: 0, PC: 196, SP: 0, MAR: 194(1a1), MDR: 4
IR: DECODING (1a1) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(52) ALUS(0) REG0 contents: 0 REGR1(0) OP0(4) MDRin(52) 
arg2: 0ALUS(0) ALUout(4) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.DECODE(3), phase: 1, PC: 196, SP: 0, MAR: 194(1a1), MDR: 4
IR: ldi (1a1) - (0000000110100001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:4, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0034
------------------------------------------------------
cycle: 68.EXECUTE(7), phase: 0, PC: 196, SP: 0, MAR: 194(1a1), MDR: 34
IR: ldi (1a1) - (0000000110100001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65512) ALUS(0) REG0 contents: 0 MDRin(65512) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:1
ALU: 0:MDRout(34) 1:REGR0(0) func: out:34
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 68.EXECUTE(7), phase: 1, PC: 196, SP: 0, MAR: 194(1a1), MDR: 34
IR: ldi (1a1) - (0000000110100001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:4, tgt:1
ALU: 0:MDRout(34) 1:REGR0(0) func: out:34
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 34
MAR <- 196
PC++
IR <- bc04
------------------------------------------------------
cycle: 69.DECODE(3), phase: 0, PC: 198, SP: 0, MAR: 196(bc04), MDR: 34
IR: DECODING (bc04) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.DECODE(3), phase: 1, PC: 198, SP: 0, MAR: 196(bc04), MDR: 34
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 69.EXECUTE(7), phase: 0, PC: 198, SP: 0, MAR: 196(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 REGR1(52) OP0(1) OP1(52) 
arg2: 1ALUS(6) ALUout(564) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(34) func: out:234
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 69.EXECUTE(7), phase: 1, PC: 198, SP: 0, MAR: 196(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(34) func: out:234
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 234
MAR <- 198
PC++
IR <- 102
------------------------------------------------------
cycle: 70.DECODE(3), phase: 0, PC: 19a, SP: 0, MAR: 198(102), MDR: 1
IR: DECODING (102) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(32) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(32) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.DECODE(3), phase: 1, PC: 19a, SP: 0, MAR: 198(102), MDR: 1
IR: ldi (102) - (0000000100000010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0020
------------------------------------------------------
cycle: 70.EXECUTE(7), phase: 0, PC: 19a, SP: 0, MAR: 198(102), MDR: 20
IR: ldi (102) - (0000000100000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65472) ALUS(0) REG0 contents: 0 MDRin(65472) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 70.EXECUTE(7), phase: 1, PC: 19a, SP: 0, MAR: 198(102), MDR: 20
IR: ldi (102) - (0000000100000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:0, tgt:2
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 20
MAR <- 19a
PC++
IR <- 9455
------------------------------------------------------
cycle: 71.DECODE(3), phase: 0, PC: 19c, SP: 0, MAR: 19a(9455), MDR: 20
IR: DECODING (9455) arg2: 5Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(21) ALUS(0) REG0 contents: 0 REGR0(564) REGR1(32) OP0(564) OP1(32) MDRin(21) 
arg2: 5ALUS(0) ALUout(596) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(234) 1:REGR1(20) func: out:254
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 71.DECODE(3), phase: 1, PC: 19c, SP: 0, MAR: 19a(9455), MDR: 20
IR: add (9455) - (1001010001010101), arg2: 5Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(234) 1:REGR1(20) func: out:254
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 254
MAR <- 19c
PC++
IR <- 401
------------------------------------------------------
cycle: 72.DECODE(3), phase: 0, PC: 19e, SP: 0, MAR: 19c(401), MDR: 20
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(32) MDRin(128) 
arg2: 0ALUS(0) ALUout(32) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.DECODE(3), phase: 1, PC: 19e, SP: 0, MAR: 19c(401), MDR: 20
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(20) 1:REGR0(0) func: out:20
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 72.EXECUTE(7), phase: 0, PC: 19e, SP: 0, MAR: 19c(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 72.EXECUTE(7), phase: 1, PC: 19e, SP: 0, MAR: 19c(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 19e
PC++
IR <- 8f84
------------------------------------------------------
cycle: 73.DECODE(3), phase: 0, PC: 1a0, SP: 0, MAR: 19e(8f84), MDR: 80
IR: DECODING (8f84) arg2: 1Micro(7): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(65505) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(65505) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.DECODE(3), phase: 1, PC: 1a0, SP: 0, MAR: 19e(8f84), MDR: 80
IR: stb s7 (8f84) - (1000111110000100), arg2: 1Micro(7): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe1
------------------------------------------------------
cycle: 73.READ(5), phase: 0, PC: 1a0, SP: 0, MAR: 19e(8f84), MDR: ffe1
IR: stb s7 (8f84) - (1000111110000100), arg2: 1Micro(71): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(596) OP0(65505) OP1(596) 
arg2: 1ALUS(0) ALUout(565) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:MDRout(ffe1) 1:REGR0(254) func: out:235
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.READ(5), phase: 1, PC: 1a0, SP: 0, MAR: 19e(8f84), MDR: ffe1
IR: stb s7 (8f84) - (1000111110000100), arg2: 1Micro(71): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:MDRout(ffe1) 1:REGR0(254) func: out:235
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 235
------------------------------------------------------
cycle: 73.EXECUTE(7), phase: 0, PC: 1a0, SP: 0, MAR: 235(bbbb), MDR: ffe1
IR: stb s7 (8f84) - (1000111110000100), arg2: 1Micro(135): 0010100110110000000010000000100000000000
MDR_LOAD BE REGR0S(TGT2) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) OP0(128) OP1(0) MDRin(565) 
arg2: 1ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 73.EXECUTE(7), phase: 1, PC: 1a0, SP: 0, MAR: 235(bb), MDR: ffe1
IR: stb s7 (8f84) - (1000111110000100), arg2: 1Micro(135): 0010100110110000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT2, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:4
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[234L] <- 80 (bb80)
MAR <- 1a0
PC++
IR <- 8b86
------------------------------------------------------
cycle: 74.DECODE(3), phase: 0, PC: 1a2, SP: 0, MAR: 1a0(8b86), MDR: 80
IR: DECODING (8b86) arg2: 1Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.DECODE(3), phase: 1, PC: 1a2, SP: 0, MAR: 1a0(8b86), MDR: 80
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe1
------------------------------------------------------
cycle: 74.READ(5), phase: 0, PC: 1a2, SP: 0, MAR: 1a0(8b86), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(596) OP0(65505) OP1(596) 
arg2: 1ALUS(0) ALUout(565) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(254) func: out:235
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.READ(5), phase: 1, PC: 1a2, SP: 0, MAR: 1a0(8b86), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(254) func: out:235
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 235
------------------------------------------------------
cycle: 74.EXECUTE(7), phase: 0, PC: 1a2, SP: 0, MAR: 235(bb80), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(128) 
arg2: 1ALUS(0) ALUout(65505) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(0) func: out:ffe1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 74.EXECUTE(7), phase: 1, PC: 1a2, SP: 0, MAR: 235(80), MDR: ffe1
IR: ldb s7 (8b86) - (1000101110000110), arg2: 1Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:6
ALU: 0:MDRout(ffe1) 1:REGR0(0) func: out:ffe1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG3 <- 80
MAR <- 1a2
PC++
IR <- 9e5a
------------------------------------------------------
cycle: 75.DECODE(3), phase: 0, PC: 1a4, SP: 0, MAR: 1a2(9e5a), MDR: 80
IR: DECODING (9e5a) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 75.DECODE(3), phase: 1, PC: 1a4, SP: 0, MAR: 1a2(9e5a), MDR: 80
IR: addskp.z (9e5a) - (1001111001011010), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:2
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG2 <- 0
MAR <- 1a6
PC++
IR <- 2002
------------------------------------------------------
cycle: 76.DECODE(3), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 76.DECODE(3), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 76.EXECUTE(7), phase: 0, PC: 1a8, SP: 0, MAR: 1a6(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(424) OP0(2) OP1(424) MDRin(0) 
arg2: 0ALUS(0) ALUout(426) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a8) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 76.EXECUTE(7), phase: 1, PC: 1a8, SP: 0, MAR: 1a6(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1a8) func: out:1aa
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 1aa
MAR <- 1aa
PC++
IR <- 8b82
------------------------------------------------------
cycle: 77.DECODE(3), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(8b82), MDR: 2
IR: DECODING (8b82) arg2: 0Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(65504) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(65504) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 77.DECODE(3), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(8b82), MDR: 2
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- ffe0
------------------------------------------------------
cycle: 77.READ(5), phase: 0, PC: 1ac, SP: 0, MAR: 1aa(8b82), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(596) OP0(65504) OP1(596) 
arg2: 0ALUS(0) ALUout(564) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(254) func: out:234
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 77.READ(5), phase: 1, PC: 1ac, SP: 0, MAR: 1aa(8b82), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(254) func: out:234
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 234
------------------------------------------------------
cycle: 77.EXECUTE(7), phase: 0, PC: 1ac, SP: 0, MAR: 234(bb80), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(187) 
arg2: 0ALUS(0) ALUout(65504) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(0) func: out:ffe0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 77.EXECUTE(7), phase: 1, PC: 1ac, SP: 0, MAR: 234(bb), MDR: ffe0
IR: ldb s7 (8b82) - (1000101110000010), arg2: 0Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:6, 1:0, tgt:2
ALU: 0:MDRout(ffe0) 1:REGR0(0) func: out:ffe0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00bb
REG3 <- bb
MAR <- 1ac
PC++
IR <- 5d9
------------------------------------------------------
cycle: 78.DECODE(3), phase: 0, PC: 1ae, SP: 0, MAR: 1ac(5d9), MDR: bb
IR: DECODING (5d9) arg2: 6Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(187) ALUS(0) REG0 contents: 0 REGR1(0) OP0(187) MDRin(187) 
arg2: 6ALUS(0) ALUout(187) REG0 contents: 0 
arg2: 6ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:3, tgt:1
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 78.DECODE(3), phase: 1, PC: 1ae, SP: 0, MAR: 1ac(5d9), MDR: bb
IR: ldi (5d9) - (0000010111011001), arg2: 6Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:3, tgt:1
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00bb
------------------------------------------------------
cycle: 78.EXECUTE(7), phase: 0, PC: 1ae, SP: 0, MAR: 1ac(5d9), MDR: bb
IR: ldi (5d9) - (0000010111011001), arg2: 6Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65526) ALUS(0) REG0 contents: 0 MDRin(65526) 
arg2: 6ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:3, tgt:1
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 78.EXECUTE(7), phase: 1, PC: 1ae, SP: 0, MAR: 1ac(5d9), MDR: bb
IR: ldi (5d9) - (0000010111011001), arg2: 6Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:3, tgt:1
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- bb
MAR <- 1ae
PC++
IR <- 9e59
------------------------------------------------------
cycle: 79.DECODE(3), phase: 0, PC: 1b0, SP: 0, MAR: 1ae(9e59), MDR: bb
IR: DECODING (9e59) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(187) REGR1(187) OP0(187) OP1(187) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(bb) 1:REGR1(bb) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 79.DECODE(3), phase: 1, PC: 1b0, SP: 0, MAR: 1ae(9e59), MDR: bb
IR: addskp.z (9e59) - (1001111001011001), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(bb) 1:REGR1(bb) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG1 <- 0
MAR <- 1b2
PC++
IR <- 2002
------------------------------------------------------
cycle: 80.DECODE(3), phase: 0, PC: 1b4, SP: 0, MAR: 1b2(2002), MDR: bb
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 80.DECODE(3), phase: 1, PC: 1b4, SP: 0, MAR: 1b2(2002), MDR: bb
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 80.EXECUTE(7), phase: 0, PC: 1b4, SP: 0, MAR: 1b2(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(436) OP0(2) OP1(436) MDRin(0) 
arg2: 0ALUS(0) ALUout(438) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1b4) func: out:1b6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 80.EXECUTE(7), phase: 1, PC: 1b4, SP: 0, MAR: 1b2(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1b4) func: out:1b6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 1b6
MAR <- 1b6
PC++
IR <- a2
------------------------------------------------------
cycle: 81.DECODE(3), phase: 0, PC: 1b8, SP: 0, MAR: 1b6(a2), MDR: 2
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(20) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 81.DECODE(3), phase: 1, PC: 1b8, SP: 0, MAR: 1b6(a2), MDR: 2
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 81.EXECUTE(7), phase: 0, PC: 1b8, SP: 0, MAR: 1b6(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 81.EXECUTE(7), phase: 1, PC: 1b8, SP: 0, MAR: 1b6(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 1b8
PC++
IR <- 2c
------------------------------------------------------
cycle: 82.DECODE(3), phase: 0, PC: 1ba, SP: 0, MAR: 1b8(2c), MDR: 14
IR: DECODING (2c) arg2: 3Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(5) 
arg2: 3ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 82.DECODE(3), phase: 1, PC: 1ba, SP: 0, MAR: 1b8(2c), MDR: 14
IR: ldi (2c) - (0000000000101100), arg2: 3Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0005
------------------------------------------------------
cycle: 82.EXECUTE(7), phase: 0, PC: 1ba, SP: 0, MAR: 1b8(2c), MDR: 5
IR: ldi (2c) - (0000000000101100), arg2: 3Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(11) ALUS(0) REG0 contents: 0 MDRin(11) 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 82.EXECUTE(7), phase: 1, PC: 1ba, SP: 0, MAR: 1b8(2c), MDR: 5
IR: ldi (2c) - (0000000000101100), arg2: 3Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:4
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 5
MAR <- 1ba
PC++
IR <- b614
------------------------------------------------------
cycle: 83.DECODE(3), phase: 0, PC: 1bc, SP: 0, MAR: 1ba(b614), MDR: 5
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(5) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 83.DECODE(3), phase: 1, PC: 1bc, SP: 0, MAR: 1ba(b614), MDR: 5
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 83.READ(5), phase: 0, PC: 1bc, SP: 0, MAR: 1ba(b614), MDR: 5
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 83.READ(5), phase: 1, PC: 1bc, SP: 0, MAR: 1ba(b614), MDR: 5
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 83.EXECUTE(7), phase: 0, PC: 1bc, SP: 0, MAR: 14(400), MDR: 5
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(5) REGR1(0) OP0(5) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(5) REG0 contents: 0 MDRin(5) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 83.EXECUTE(7), phase: 1, PC: 1bc, SP: 0, MAR: 14(4), MDR: 5
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0005
RAM[14H] <- 5 (500)
MAR <- 1bc
PC++
IR <- 9401
------------------------------------------------------
cycle: 84.DECODE(3), phase: 0, PC: 1be, SP: 0, MAR: 1bc(9401), MDR: 5
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 84.DECODE(3), phase: 1, PC: 1be, SP: 0, MAR: 1bc(9401), MDR: 5
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 1be
PC++
IR <- 9402
------------------------------------------------------
cycle: 85.DECODE(3), phase: 0, PC: 1c0, SP: 0, MAR: 1be(9402), MDR: 5
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 85.DECODE(3), phase: 1, PC: 1c0, SP: 0, MAR: 1be(9402), MDR: 5
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 1c0
PC++
IR <- 9403
------------------------------------------------------
cycle: 86.DECODE(3), phase: 0, PC: 1c2, SP: 0, MAR: 1c0(9403), MDR: 5
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 86.DECODE(3), phase: 1, PC: 1c2, SP: 0, MAR: 1c0(9403), MDR: 5
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 1c2
PC++
IR <- 9405
------------------------------------------------------
cycle: 87.DECODE(3), phase: 0, PC: 1c4, SP: 0, MAR: 1c2(9405), MDR: 5
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 87.DECODE(3), phase: 1, PC: 1c4, SP: 0, MAR: 1c2(9405), MDR: 5
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 1c4
PC++
IR <- 1b1
------------------------------------------------------
cycle: 88.DECODE(3), phase: 0, PC: 1c6, SP: 0, MAR: 1c4(1b1), MDR: 5
IR: DECODING (1b1) arg2: 4Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(54) ALUS(0) REG0 contents: 0 REGR1(0) OP0(5) MDRin(54) 
arg2: 4ALUS(0) ALUout(5) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:6, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 88.DECODE(3), phase: 1, PC: 1c6, SP: 0, MAR: 1c4(1b1), MDR: 5
IR: ldi (1b1) - (0000000110110001), arg2: 4Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:6, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0036
------------------------------------------------------
cycle: 88.EXECUTE(7), phase: 0, PC: 1c6, SP: 0, MAR: 1c4(1b1), MDR: 36
IR: ldi (1b1) - (0000000110110001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65516) ALUS(0) REG0 contents: 0 MDRin(65516) 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:6, tgt:1
ALU: 0:MDRout(36) 1:REGR0(0) func: out:36
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 88.EXECUTE(7), phase: 1, PC: 1c6, SP: 0, MAR: 1c4(1b1), MDR: 36
IR: ldi (1b1) - (0000000110110001), arg2: 4Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:6, tgt:1
ALU: 0:MDRout(36) 1:REGR0(0) func: out:36
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 36
MAR <- 1c6
PC++
IR <- bc04
------------------------------------------------------
cycle: 89.DECODE(3), phase: 0, PC: 1c8, SP: 0, MAR: 1c6(bc04), MDR: 36
IR: DECODING (bc04) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 89.DECODE(3), phase: 1, PC: 1c8, SP: 0, MAR: 1c6(bc04), MDR: 36
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 89.EXECUTE(7), phase: 0, PC: 1c8, SP: 0, MAR: 1c6(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 REGR1(54) OP0(1) OP1(54) 
arg2: 1ALUS(6) ALUout(566) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 89.EXECUTE(7), phase: 1, PC: 1c8, SP: 0, MAR: 1c6(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 236
MAR <- 1c8
PC++
IR <- 2
------------------------------------------------------
cycle: 90.DECODE(3), phase: 0, PC: 1ca, SP: 0, MAR: 1c8(2), MDR: 1
IR: DECODING (2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(0) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 90.DECODE(3), phase: 1, PC: 1ca, SP: 0, MAR: 1c8(2), MDR: 1
IR: ldi (2) - (0000000000000010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 90.EXECUTE(7), phase: 0, PC: 1ca, SP: 0, MAR: 1c8(2), MDR: 0
IR: ldi (2) - (0000000000000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 90.EXECUTE(7), phase: 1, PC: 1ca, SP: 0, MAR: 1c8(2), MDR: 0
IR: ldi (2) - (0000000000000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 1ca
PC++
IR <- bc05
------------------------------------------------------
cycle: 91.DECODE(3), phase: 0, PC: 1cc, SP: 0, MAR: 1ca(bc05), MDR: 0
IR: DECODING (bc05) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 91.DECODE(3), phase: 1, PC: 1cc, SP: 0, MAR: 1ca(bc05), MDR: 0
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 91.EXECUTE(7), phase: 0, PC: 1cc, SP: 0, MAR: 1ca(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 OP0(1) 
arg2: 1ALUS(6) ALUout(512) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(0) func: out:200
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 91.EXECUTE(7), phase: 1, PC: 1cc, SP: 0, MAR: 1ca(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(0) func: out:200
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 200
MAR <- 1cc
PC++
IR <- 9655
------------------------------------------------------
cycle: 92.DECODE(3), phase: 0, PC: 1ce, SP: 0, MAR: 1cc(9655), MDR: 1
IR: DECODING (9655) arg2: 5Micro(11): 0001000010001001101000000000100000110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(21) ALUS(1) REG0 contents: 0 REGR0(566) REGR1(512) OP0(566) OP1(512) MDRin(21) 
arg2: 5ALUS(1) ALUout(54) REG0 contents: 0 
arg2: 5ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(236) 1:REGR1(200) func: out:36
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 92.DECODE(3), phase: 1, PC: 1ce, SP: 0, MAR: 1cc(9655), MDR: 1
IR: sub (9655) - (1001011001010101), arg2: 5Micro(11): 0001000010001001101000000000100000110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(236) 1:REGR1(200) func: out:36
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 36
MAR <- 1ce
PC++
IR <- 401
------------------------------------------------------
cycle: 93.DECODE(3), phase: 0, PC: 1d0, SP: 0, MAR: 1ce(401), MDR: 1
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(128) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 93.DECODE(3), phase: 1, PC: 1d0, SP: 0, MAR: 1ce(401), MDR: 1
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 93.EXECUTE(7), phase: 0, PC: 1d0, SP: 0, MAR: 1ce(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 93.EXECUTE(7), phase: 1, PC: 1d0, SP: 0, MAR: 1ce(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 1d0
PC++
IR <- b6a9
------------------------------------------------------
cycle: 94.DECODE(3), phase: 0, PC: 1d2, SP: 0, MAR: 1d0(b6a9), MDR: 80
IR: DECODING (b6a9) arg2: 2Micro(27): 0000000000000000000000000000000000000000
IRimm(42) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(42) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 94.DECODE(3), phase: 1, PC: 1d2, SP: 0, MAR: 1d0(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 94.READ(5), phase: 0, PC: 1d2, SP: 0, MAR: 1d0(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(512) REGR1(54) OP0(512) OP1(54) 
arg2: 2ALUS(0) ALUout(566) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(200) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 94.READ(5), phase: 1, PC: 1d2, SP: 0, MAR: 1d0(b6a9), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(200) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 236
------------------------------------------------------
cycle: 94.EXECUTE(7), phase: 0, PC: 1d2, SP: 0, MAR: 236(cccc), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) REGR1(0) OP0(128) OP1(0) MDRin(566) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 94.EXECUTE(7), phase: 1, PC: 1d2, SP: 0, MAR: 236(cc), MDR: 80
IR: stb.b (b6a9) - (1011011010101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[236H] <- 80 (80cc)
MAR <- 1d2
PC++
IR <- b2ab
------------------------------------------------------
cycle: 95.DECODE(3), phase: 0, PC: 1d4, SP: 0, MAR: 1d2(b2ab), MDR: 80
IR: DECODING (b2ab) arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 95.DECODE(3), phase: 1, PC: 1d4, SP: 0, MAR: 1d2(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 95.READ(5), phase: 0, PC: 1d4, SP: 0, MAR: 1d2(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(512) REGR1(54) OP0(512) OP1(54) 
arg2: 2ALUS(0) ALUout(566) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(200) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 95.READ(5), phase: 1, PC: 1d4, SP: 0, MAR: 1d2(b2ab), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(200) 1:REGR1(36) func: out:236
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 236
------------------------------------------------------
cycle: 95.EXECUTE(7), phase: 0, PC: 1d4, SP: 0, MAR: 236(80cc), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
MDR_LOAD BE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) REGR1(0) OP0(128) OP1(0) MDRin(128) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 95.EXECUTE(7), phase: 1, PC: 1d4, SP: 0, MAR: 236(80), MDR: 80
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG3 <- 80
MAR <- 1d4
PC++
IR <- 9e5b
------------------------------------------------------
cycle: 96.DECODE(3), phase: 0, PC: 1d6, SP: 0, MAR: 1d4(9e5b), MDR: 80
IR: DECODING (9e5b) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:3
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 96.DECODE(3), phase: 1, PC: 1d6, SP: 0, MAR: 1d4(9e5b), MDR: 80
IR: addskp.z (9e5b) - (1001111001011011), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:3
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG3 <- 0
MAR <- 1d8
PC++
IR <- 2002
------------------------------------------------------
cycle: 97.DECODE(3), phase: 0, PC: 1da, SP: 0, MAR: 1d8(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 97.DECODE(3), phase: 1, PC: 1da, SP: 0, MAR: 1d8(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 97.EXECUTE(7), phase: 0, PC: 1da, SP: 0, MAR: 1d8(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(474) OP0(2) OP1(474) MDRin(0) 
arg2: 0ALUS(0) ALUout(476) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1da) func: out:1dc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 97.EXECUTE(7), phase: 1, PC: 1da, SP: 0, MAR: 1d8(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1da) func: out:1dc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 1dc
MAR <- 1dc
PC++
IR <- a212
------------------------------------------------------
cycle: 98.DECODE(3), phase: 0, PC: 1de, SP: 0, MAR: 1dc(a212), MDR: 2
IR: DECODING (a212) arg2: 4Micro(17): 0010000000000000000000011000000000001000
MDR_LOAD IMMS(IMMIR) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 4ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 98.DECODE(3), phase: 1, PC: 1de, SP: 0, MAR: 1dc(a212), MDR: 2
IR: addi (a212) - (1010001000010010), arg2: 4Micro(17): 0010000000000000000000011000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 98.EXECUTE(7), phase: 0, PC: 1de, SP: 0, MAR: 1dc(a212), MDR: 1
IR: addi (a212) - (1010001000010010), arg2: 4Micro(145): 0001000000001001101000000011000000000000
REGR1S(ARG1) REGWS(TGT) OP0S(REGR1) OP1S(MDRout) IRimm(4) ALUS(0) REG0 contents: 0 REGR1(512) OP0(512) OP1(1) MDRin(4) 
arg2: 4ALUS(0) ALUout(513) REG0 contents: 0 
arg2: 4ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:2
ALU: 0:REGR1(200) 1:MDRout(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 98.EXECUTE(7), phase: 1, PC: 1de, SP: 0, MAR: 1dc(a212), MDR: 1
IR: addi (a212) - (1010001000010010), arg2: 4Micro(145): 0001000000001001101000000011000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:2
ALU: 0:REGR1(200) 1:MDRout(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 201
MAR <- 1de
PC++
IR <- b2ab
------------------------------------------------------
cycle: 99.DECODE(3), phase: 0, PC: 1e0, SP: 0, MAR: 1de(b2ab), MDR: 1
IR: DECODING (b2ab) arg2: 2Micro(25): 0000000000000000000000000000000000000000
IRimm(42) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(42) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 99.DECODE(3), phase: 1, PC: 1e0, SP: 0, MAR: 1de(b2ab), MDR: 1
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 99.READ(5), phase: 0, PC: 1e0, SP: 0, MAR: 1de(b2ab), MDR: 1
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(513) REGR1(54) OP0(513) OP1(54) 
arg2: 2ALUS(0) ALUout(567) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(36) func: out:237
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 99.READ(5), phase: 1, PC: 1e0, SP: 0, MAR: 1de(b2ab), MDR: 1
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(36) func: out:237
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 237
------------------------------------------------------
cycle: 99.EXECUTE(7), phase: 0, PC: 1e0, SP: 0, MAR: 237(80cc), MDR: 1
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
MDR_LOAD BE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) REGR1(0) OP0(1) OP1(0) MDRin(204) 
arg2: 2ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 99.EXECUTE(7), phase: 1, PC: 1e0, SP: 0, MAR: 237(cc), MDR: 1
IR: ldb.b (b2ab) - (1011001010101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:5, tgt:3
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00cc
REG3 <- cc
MAR <- 1e0
PC++
IR <- 661
------------------------------------------------------
cycle: 100.DECODE(3), phase: 0, PC: 1e2, SP: 0, MAR: 1e0(661), MDR: cc
IR: DECODING (661) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(204) ALUS(0) REG0 contents: 0 REGR1(0) OP0(204) MDRin(204) 
arg2: 0ALUS(0) ALUout(204) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:1
ALU: 0:MDRout(cc) 1:REGR0(0) func: out:cc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 100.DECODE(3), phase: 1, PC: 1e2, SP: 0, MAR: 1e0(661), MDR: cc
IR: ldi (661) - (0000011001100001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:4, tgt:1
ALU: 0:MDRout(cc) 1:REGR0(0) func: out:cc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00cc
------------------------------------------------------
cycle: 100.EXECUTE(7), phase: 0, PC: 1e2, SP: 0, MAR: 1e0(661), MDR: cc
IR: ldi (661) - (0000011001100001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(24) ALUS(0) REG0 contents: 0 MDRin(24) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:1
ALU: 0:MDRout(cc) 1:REGR0(0) func: out:cc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 100.EXECUTE(7), phase: 1, PC: 1e2, SP: 0, MAR: 1e0(661), MDR: cc
IR: ldi (661) - (0000011001100001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:1, 1:4, tgt:1
ALU: 0:MDRout(cc) 1:REGR0(0) func: out:cc
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- cc
MAR <- 1e2
PC++
IR <- 9e59
------------------------------------------------------
cycle: 101.DECODE(3), phase: 0, PC: 1e4, SP: 0, MAR: 1e2(9e59), MDR: cc
IR: DECODING (9e59) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(204) REGR1(204) OP0(204) OP1(204) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cc) 1:REGR1(cc) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 101.DECODE(3), phase: 1, PC: 1e4, SP: 0, MAR: 1e2(9e59), MDR: cc
IR: addskp.z (9e59) - (1001111001011001), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(cc) 1:REGR1(cc) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG1 <- 0
MAR <- 1e6
PC++
IR <- 2002
------------------------------------------------------
cycle: 102.DECODE(3), phase: 0, PC: 1e8, SP: 0, MAR: 1e6(2002), MDR: cc
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 102.DECODE(3), phase: 1, PC: 1e8, SP: 0, MAR: 1e6(2002), MDR: cc
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 102.EXECUTE(7), phase: 0, PC: 1e8, SP: 0, MAR: 1e6(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(488) OP0(2) OP1(488) MDRin(0) 
arg2: 0ALUS(0) ALUout(490) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1e8) func: out:1ea
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 102.EXECUTE(7), phase: 1, PC: 1e8, SP: 0, MAR: 1e6(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(1e8) func: out:1ea
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 1ea
MAR <- 1ea
PC++
IR <- a2
------------------------------------------------------
cycle: 103.DECODE(3), phase: 0, PC: 1ec, SP: 0, MAR: 1ea(a2), MDR: 2
IR: DECODING (a2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REG0 contents: 0 REGR1(0) OP0(2) MDRin(20) 
arg2: 0ALUS(0) ALUout(2) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 103.DECODE(3), phase: 1, PC: 1ec, SP: 0, MAR: 1ea(a2), MDR: 2
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0014
------------------------------------------------------
cycle: 103.EXECUTE(7), phase: 0, PC: 1ec, SP: 0, MAR: 1ea(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) REG0 contents: 0 MDRin(40) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 103.EXECUTE(7), phase: 1, PC: 1ec, SP: 0, MAR: 1ea(a2), MDR: 14
IR: ldi (a2) - (0000000010100010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 14
MAR <- 1ec
PC++
IR <- 34
------------------------------------------------------
cycle: 104.DECODE(3), phase: 0, PC: 1ee, SP: 0, MAR: 1ec(34), MDR: 14
IR: DECODING (34) arg2: 5Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(6) ALUS(0) REG0 contents: 0 REGR1(0) OP0(20) MDRin(6) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 104.DECODE(3), phase: 1, PC: 1ee, SP: 0, MAR: 1ec(34), MDR: 14
IR: ldi (34) - (0000000000110100), arg2: 5Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0006
------------------------------------------------------
cycle: 104.EXECUTE(7), phase: 0, PC: 1ee, SP: 0, MAR: 1ec(34), MDR: 6
IR: ldi (34) - (0000000000110100), arg2: 5Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(13) ALUS(0) REG0 contents: 0 MDRin(13) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 104.EXECUTE(7), phase: 1, PC: 1ee, SP: 0, MAR: 1ec(34), MDR: 6
IR: ldi (34) - (0000000000110100), arg2: 5Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:6, tgt:4
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 6
MAR <- 1ee
PC++
IR <- b614
------------------------------------------------------
cycle: 105.DECODE(3), phase: 0, PC: 1f0, SP: 0, MAR: 1ee(b614), MDR: 6
IR: DECODING (b614) arg2: 5Micro(27): 0000000000000000000000000000000000000000
IRimm(5) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(5) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 105.DECODE(3), phase: 1, PC: 1f0, SP: 0, MAR: 1ee(b614), MDR: 6
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 105.READ(5), phase: 0, PC: 1f0, SP: 0, MAR: 1ee(b614), MDR: 6
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(20) OP1(20) 
arg2: 5ALUS(0) ALUout(20) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 105.READ(5), phase: 1, PC: 1f0, SP: 0, MAR: 1ee(b614), MDR: 6
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 14
------------------------------------------------------
cycle: 105.EXECUTE(7), phase: 0, PC: 1f0, SP: 0, MAR: 14(500), MDR: 6
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(6) REGR1(0) OP0(6) OP1(0) MDRin(20) 
arg2: 5ALUS(0) ALUout(6) REG0 contents: 0 MDRin(6) 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(6) 1:REGR1(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 105.EXECUTE(7), phase: 1, PC: 1f0, SP: 0, MAR: 14(5), MDR: 6
IR: stb.b (b614) - (1011011000010100), arg2: 5Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(6) 1:REGR1(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0006
RAM[14H] <- 6 (600)
MAR <- 1f0
PC++
IR <- 9401
------------------------------------------------------
cycle: 106.DECODE(3), phase: 0, PC: 1f2, SP: 0, MAR: 1f0(9401), MDR: 6
IR: DECODING (9401) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 106.DECODE(3), phase: 1, PC: 1f2, SP: 0, MAR: 1f0(9401), MDR: 6
IR: add (9401) - (1001010000000001), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 0
MAR <- 1f2
PC++
IR <- 9402
------------------------------------------------------
cycle: 107.DECODE(3), phase: 0, PC: 1f4, SP: 0, MAR: 1f2(9402), MDR: 6
IR: DECODING (9402) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 107.DECODE(3), phase: 1, PC: 1f4, SP: 0, MAR: 1f2(9402), MDR: 6
IR: add (9402) - (1001010000000010), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 1f4
PC++
IR <- 9403
------------------------------------------------------
cycle: 108.DECODE(3), phase: 0, PC: 1f6, SP: 0, MAR: 1f4(9403), MDR: 6
IR: DECODING (9403) arg2: 0Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 108.DECODE(3), phase: 1, PC: 1f6, SP: 0, MAR: 1f4(9403), MDR: 6
IR: add (9403) - (1001010000000011), arg2: 0Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 0
MAR <- 1f6
PC++
IR <- 9405
------------------------------------------------------
cycle: 109.DECODE(3), phase: 0, PC: 1f8, SP: 0, MAR: 1f6(9405), MDR: 6
IR: DECODING (9405) arg2: 1Micro(10): 0001000010001001101000000000100000010000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 109.DECODE(3), phase: 1, PC: 1f8, SP: 0, MAR: 1f6(9405), MDR: 6
IR: add (9405) - (1001010000000101), arg2: 1Micro(10): 0001000010001001101000000000100000010000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 0
MAR <- 1f8
PC++
IR <- 1c1
------------------------------------------------------
cycle: 110.DECODE(3), phase: 0, PC: 1fa, SP: 0, MAR: 1f8(1c1), MDR: 6
IR: DECODING (1c1) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(56) ALUS(0) REG0 contents: 0 REGR1(0) OP0(6) MDRin(56) 
arg2: 0ALUS(0) ALUout(6) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:0, tgt:1
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 110.DECODE(3), phase: 1, PC: 1fa, SP: 0, MAR: 1f8(1c1), MDR: 6
IR: ldi (1c1) - (0000000111000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:0, tgt:1
ALU: 0:MDRout(6) 1:REGR0(0) func: out:6
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0038
------------------------------------------------------
cycle: 110.EXECUTE(7), phase: 0, PC: 1fa, SP: 0, MAR: 1f8(1c1), MDR: 38
IR: ldi (1c1) - (0000000111000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65520) ALUS(0) REG0 contents: 0 MDRin(65520) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:0, tgt:1
ALU: 0:MDRout(38) 1:REGR0(0) func: out:38
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 110.EXECUTE(7), phase: 1, PC: 1fa, SP: 0, MAR: 1f8(1c1), MDR: 38
IR: ldi (1c1) - (0000000111000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:0, tgt:1
ALU: 0:MDRout(38) 1:REGR0(0) func: out:38
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 38
MAR <- 1fa
PC++
IR <- bc04
------------------------------------------------------
cycle: 111.DECODE(3), phase: 0, PC: 1fc, SP: 0, MAR: 1fa(bc04), MDR: 38
IR: DECODING (bc04) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 111.DECODE(3), phase: 1, PC: 1fc, SP: 0, MAR: 1fa(bc04), MDR: 38
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 111.EXECUTE(7), phase: 0, PC: 1fc, SP: 0, MAR: 1fa(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 REGR1(56) OP0(1) OP1(56) 
arg2: 1ALUS(6) ALUout(568) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(38) func: out:238
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 111.EXECUTE(7), phase: 1, PC: 1fc, SP: 0, MAR: 1fa(bc04), MDR: 1
IR: addhi (bc04) - (1011110000000100), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:4
ALU: 0:MDRout(1) 1:REGR1(38) func: out:238
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 238
MAR <- 1fc
PC++
IR <- 2
------------------------------------------------------
cycle: 112.DECODE(3), phase: 0, PC: 1fe, SP: 0, MAR: 1fc(2), MDR: 1
IR: DECODING (2) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(0) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(0) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 112.DECODE(3), phase: 1, PC: 1fe, SP: 0, MAR: 1fc(2), MDR: 1
IR: ldi (2) - (0000000000000010), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
------------------------------------------------------
cycle: 112.EXECUTE(7), phase: 0, PC: 1fe, SP: 0, MAR: 1fc(2), MDR: 0
IR: ldi (2) - (0000000000000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 112.EXECUTE(7), phase: 1, PC: 1fe, SP: 0, MAR: 1fc(2), MDR: 0
IR: ldi (2) - (0000000000000010), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 0
MAR <- 1fe
PC++
IR <- bc05
------------------------------------------------------
cycle: 113.DECODE(3), phase: 0, PC: 200, SP: 0, MAR: 1fe(bc05), MDR: 0
IR: DECODING (bc05) arg2: 1Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 1ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 1ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 113.DECODE(3), phase: 1, PC: 200, SP: 0, MAR: 1fe(bc05), MDR: 0
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 113.EXECUTE(7), phase: 0, PC: 200, SP: 0, MAR: 1fe(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) ALUS(6) REG0 contents: 0 OP0(1) 
arg2: 1ALUS(6) ALUout(512) REG0 contents: 0 
arg2: 1ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(0) func: out:200
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 113.EXECUTE(7), phase: 1, PC: 200, SP: 0, MAR: 1fe(bc05), MDR: 1
IR: addhi (bc05) - (1011110000000101), arg2: 1Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:0, 1:0, tgt:5
ALU: 0:MDRout(1) 1:REGR1(0) func: out:200
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG2 <- 200
MAR <- 200
PC++
IR <- 9655
------------------------------------------------------
cycle: 114.DECODE(3), phase: 0, PC: 202, SP: 0, MAR: 200(9655), MDR: 1
IR: DECODING (9655) arg2: 5Micro(11): 0001000010001001101000000000100000110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(21) ALUS(1) REG0 contents: 0 REGR0(568) OP0(568) OP1(512) MDRin(21) 
arg2: 5ALUS(1) ALUout(56) REG0 contents: 0 
arg2: 5ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(238) 1:REGR1(200) func: out:38
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 114.DECODE(3), phase: 1, PC: 202, SP: 0, MAR: 200(9655), MDR: 1
IR: sub (9655) - (1001011001010101), arg2: 5Micro(11): 0001000010001001101000000000100000110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:2, tgt:5
ALU: 0:REGR0(238) 1:REGR1(200) func: out:38
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- 38
MAR <- 202
PC++
IR <- a214
------------------------------------------------------
cycle: 115.DECODE(3), phase: 0, PC: 204, SP: 0, MAR: 202(a214), MDR: 1
IR: DECODING (a214) arg2: 5Micro(17): 0010000000000000000000011000000000001000
MDR_LOAD IMMS(IMMIR) IRimm(1) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(1) 
arg2: 5ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 115.DECODE(3), phase: 1, PC: 204, SP: 0, MAR: 202(a214), MDR: 1
IR: addi (a214) - (1010001000010100), arg2: 5Micro(17): 0010000000000000000000011000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0001
------------------------------------------------------
cycle: 115.EXECUTE(7), phase: 0, PC: 204, SP: 0, MAR: 202(a214), MDR: 1
IR: addi (a214) - (1010001000010100), arg2: 5Micro(145): 0001000000001001101000000011000000000000
REGR1S(ARG1) REGWS(TGT) OP0S(REGR1) OP1S(MDRout) IRimm(5) ALUS(0) REG0 contents: 0 REGR1(512) OP0(512) OP1(1) MDRin(5) 
arg2: 5ALUS(0) ALUout(513) REG0 contents: 0 
arg2: 5ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(200) 1:MDRout(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 115.EXECUTE(7), phase: 1, PC: 204, SP: 0, MAR: 202(a214), MDR: 1
IR: addi (a214) - (1010001000010100), arg2: 5Micro(145): 0001000000001001101000000011000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:ARG1, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:REGR1(200) 1:MDRout(1) func: out:201
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG4 <- 201
MAR <- 204
PC++
IR <- 401
------------------------------------------------------
cycle: 116.DECODE(3), phase: 0, PC: 206, SP: 0, MAR: 204(401), MDR: 1
IR: DECODING (401) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(128) ALUS(0) REG0 contents: 0 REGR1(0) OP0(1) MDRin(128) 
arg2: 0ALUS(0) ALUout(1) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 116.DECODE(3), phase: 1, PC: 206, SP: 0, MAR: 204(401), MDR: 1
IR: ldi (401) - (0000010000000001), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
------------------------------------------------------
cycle: 116.EXECUTE(7), phase: 0, PC: 206, SP: 0, MAR: 204(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 116.EXECUTE(7), phase: 1, PC: 206, SP: 0, MAR: 204(401), MDR: 80
IR: ldi (401) - (0000010000000001), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- 80
MAR <- 206
PC++
IR <- b729
------------------------------------------------------
cycle: 117.DECODE(3), phase: 0, PC: 208, SP: 0, MAR: 206(b729), MDR: 80
IR: DECODING (b729) arg2: 2Micro(27): 0000000000000000000000000000000000000000
IRimm(65482) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(65482) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 117.DECODE(3), phase: 1, PC: 208, SP: 0, MAR: 206(b729), MDR: 80
IR: stb.b (b729) - (1011011100101001), arg2: 2Micro(27): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 117.READ(5), phase: 0, PC: 208, SP: 0, MAR: 206(b729), MDR: 80
IR: stb.b (b729) - (1011011100101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(513) REGR1(56) OP0(513) OP1(56) 
arg2: 2ALUS(0) ALUout(569) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(201) 1:REGR1(38) func: out:239
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 117.READ(5), phase: 1, PC: 208, SP: 0, MAR: 206(b729), MDR: 80
IR: stb.b (b729) - (1011011100101001), arg2: 2Micro(91): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(201) 1:REGR1(38) func: out:239
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 239
------------------------------------------------------
cycle: 117.EXECUTE(7), phase: 0, PC: 208, SP: 0, MAR: 239(dddd), MDR: 80
IR: stb.b (b729) - (1011011100101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(128) REGR1(0) OP0(128) OP1(0) MDRin(569) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 MDRin(128) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 117.EXECUTE(7), phase: 1, PC: 208, SP: 0, MAR: 239(dd), MDR: 80
IR: stb.b (b729) - (1011011100101001), arg2: 2Micro(155): 0010100110100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:1
ALU: 0:REGR0(80) 1:REGR1(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
RAM[238L] <- 80 (dd80)
MAR <- 208
PC++
IR <- b32b
------------------------------------------------------
cycle: 118.DECODE(3), phase: 0, PC: 20a, SP: 0, MAR: 208(b32b), MDR: 80
IR: DECODING (b32b) arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 118.DECODE(3), phase: 1, PC: 20a, SP: 0, MAR: 208(b32b), MDR: 80
IR: ldb.b (b32b) - (1011001100101011), arg2: 2Micro(25): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:4, 1:5, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 118.READ(5), phase: 0, PC: 20a, SP: 0, MAR: 208(b32b), MDR: 80
IR: ldb.b (b32b) - (1011001100101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(513) REGR1(56) OP0(513) OP1(56) 
arg2: 2ALUS(0) ALUout(569) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:4, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(38) func: out:239
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 118.READ(5), phase: 1, PC: 20a, SP: 0, MAR: 208(b32b), MDR: 80
IR: ldb.b (b32b) - (1011001100101011), arg2: 2Micro(89): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:4, 1:5, tgt:3
ALU: 0:REGR0(201) 1:REGR1(38) func: out:239
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 239
------------------------------------------------------
cycle: 118.EXECUTE(7), phase: 0, PC: 20a, SP: 0, MAR: 239(dd80), MDR: 80
IR: ldb.b (b32b) - (1011001100101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
MDR_LOAD BE REGWS(TGT) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) REGR1(0) OP0(128) OP1(0) MDRin(128) 
arg2: 2ALUS(0) ALUout(128) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 118.EXECUTE(7), phase: 1, PC: 20a, SP: 0, MAR: 239(80), MDR: 80
IR: ldb.b (b32b) - (1011001100101011), arg2: 2Micro(153): 0011000100000000101001000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:4, 1:5, tgt:3
ALU: 0:MDRout(80) 1:REGR0(0) func: out:80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0080
REG3 <- 80
MAR <- 20a
PC++
IR <- 9e5b
------------------------------------------------------
cycle: 119.DECODE(3), phase: 0, PC: 20c, SP: 0, MAR: 20a(9e5b), MDR: 80
IR: DECODING (9e5b) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(128) REGR1(128) OP0(128) OP1(128) MDRin(22) 
arg2: 6ALUS(1) ALUout(0) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:3
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 119.DECODE(3), phase: 1, PC: 20c, SP: 0, MAR: 20a(9e5b), MDR: 80
IR: addskp.z (9e5b) - (1001111001011011), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:3
ALU: 0:REGR0(80) 1:REGR1(80) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC++ (SKIP)
REG3 <- 0
MAR <- 20e
PC++
IR <- 2002
------------------------------------------------------
cycle: 120.DECODE(3), phase: 0, PC: 210, SP: 0, MAR: 20e(2002), MDR: 80
IR: DECODING (2002) arg2: 0Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(2) 
arg2: 0ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 120.DECODE(3), phase: 1, PC: 210, SP: 0, MAR: 20e(2002), MDR: 80
IR: br (2002) - (0010000000000010), arg2: 0Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0002
------------------------------------------------------
cycle: 120.EXECUTE(7), phase: 0, PC: 210, SP: 0, MAR: 20e(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 REGR0(528) OP0(2) OP1(528) MDRin(0) 
arg2: 0ALUS(0) ALUout(530) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(210) func: out:212
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 120.EXECUTE(7), phase: 1, PC: 210, SP: 0, MAR: 20e(2002), MDR: 2
IR: br (2002) - (0010000000000010), arg2: 0Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(210) func: out:212
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 212
MAR <- 212
PC++
IR <- 8aaa
------------------------------------------------------
cycle: 121.DECODE(3), phase: 0, PC: 214, SP: 0, MAR: 212(8aaa), MDR: 2
IR: DECODING (8aaa) arg2: 2Micro(5): 0010000000000000000000000000000000000000
MDR_LOAD IRimm(42) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(42) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 121.DECODE(3), phase: 1, PC: 214, SP: 0, MAR: 212(8aaa), MDR: 2
IR: ldb s7 (8aaa) - (1000101010101010), arg2: 2Micro(5): 0010000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 002a
------------------------------------------------------
cycle: 121.READ(5), phase: 0, PC: 214, SP: 0, MAR: 212(8aaa), MDR: 2a
IR: ldb s7 (8aaa) - (1000101010101010), arg2: 2Micro(69): 1000000001010000000000000100000000000000
MAR_LOAD REGR0S(BP) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(56) OP0(42) OP1(56) 
arg2: 2ALUS(0) ALUout(98) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:2
ALU: 0:MDRout(2a) 1:REGR0(38) func: out:62
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 121.READ(5), phase: 1, PC: 214, SP: 0, MAR: 212(8aaa), MDR: 2a
IR: ldb s7 (8aaa) - (1000101010101010), arg2: 2Micro(69): 1000000001010000000000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:BP, r1:REG0, w:REG0
args: 0:2, 1:5, tgt:2
ALU: 0:MDRout(2a) 1:REGR0(38) func: out:62
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- 62
------------------------------------------------------
cycle: 121.EXECUTE(7), phase: 0, PC: 214, SP: 0, MAR: 62(0), MDR: 2a
IR: ldb s7 (8aaa) - (1000101010101010), arg2: 2Micro(133): 0011000100000000101101000100000000000000
MDR_LOAD BE REGWS(TGT2) MDRS(RAMout) OP0S(MDRout) ALUS(0) REG0 contents: 0 REGR0(0) OP1(0) MDRin(0) 
arg2: 2ALUS(0) ALUout(42) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:2, 1:5, tgt:2
ALU: 0:MDRout(2a) 1:REGR0(0) func: out:2a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 121.EXECUTE(7), phase: 1, PC: 214, SP: 0, MAR: 62(0), MDR: 2a
IR: ldb s7 (8aaa) - (1000101010101010), arg2: 2Micro(133): 0011000100000000101101000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT2
args: 0:2, 1:5, tgt:2
ALU: 0:MDRout(2a) 1:REGR0(0) func: out:2a
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0000
REG3 <- 0
MAR <- 214
PC++
IR <- 6e9
------------------------------------------------------
cycle: 122.DECODE(3), phase: 0, PC: 216, SP: 0, MAR: 214(6e9), MDR: 0
IR: DECODING (6e9) arg2: 2Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(221) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(221) 
arg2: 2ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:5, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 122.DECODE(3), phase: 1, PC: 216, SP: 0, MAR: 214(6e9), MDR: 0
IR: ldi (6e9) - (0000011011101001), arg2: 2Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:3, 1:5, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00dd
------------------------------------------------------
cycle: 122.EXECUTE(7), phase: 0, PC: 216, SP: 0, MAR: 214(6e9), MDR: dd
IR: ldi (6e9) - (0000011011101001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(58) ALUS(0) REG0 contents: 0 MDRin(58) 
arg2: 2ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:5, tgt:1
ALU: 0:MDRout(dd) 1:REGR0(0) func: out:dd
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 122.EXECUTE(7), phase: 1, PC: 216, SP: 0, MAR: 214(6e9), MDR: dd
IR: ldi (6e9) - (0000011011101001), arg2: 2Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:3, 1:5, tgt:1
ALU: 0:MDRout(dd) 1:REGR0(0) func: out:dd
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- dd
MAR <- 216
PC++
IR <- 9e59
------------------------------------------------------
cycle: 123.DECODE(3), phase: 0, PC: 218, SP: 0, MAR: 216(9e59), MDR: dd
IR: DECODING (9e59) arg2: 6Micro(15): 0001000010001001101000000000100100110000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(SUB) IRimm(22) SKIP ALUS(1) REG0 contents: 0 REGR0(221) REGR1(0) OP0(221) MDRin(22) 
arg2: 6ALUS(1) ALUout(221) REG0 contents: 0 
arg2: 6ALUS(1) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(dd) 1:REGR1(0) func: out:dd
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 123.DECODE(3), phase: 1, PC: 218, SP: 0, MAR: 216(9e59), MDR: dd
IR: addskp.z (9e59) - (1001111001011001), arg2: 6Micro(15): 0001000010001001101000000000100100110000
ALUS(1) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:1, 1:3, tgt:1
ALU: 0:REGR0(dd) 1:REGR1(0) func: out:dd
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG1 <- dd
MAR <- 218
PC++
IR <- 200e
------------------------------------------------------
cycle: 124.DECODE(3), phase: 0, PC: 21a, SP: 0, MAR: 218(200e), MDR: dd
IR: DECODING (200e) arg2: 3Micro(1): 0010000000000000000000010000000000001000
MDR_LOAD IMMS(IMM13) IRimm(14) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(14) 
arg2: 3ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 124.DECODE(3), phase: 1, PC: 21a, SP: 0, MAR: 218(200e), MDR: dd
IR: br (200e) - (0010000000001110), arg2: 3Micro(1): 0010000000000000000000010000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 000e
------------------------------------------------------
cycle: 124.EXECUTE(7), phase: 0, PC: 21a, SP: 0, MAR: 218(200e), MDR: e
IR: br (200e) - (0010000000001110), arg2: 3Micro(129): 0001000001110000011100000100000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(3) ALUS(0) REG0 contents: 0 REGR0(538) OP0(14) OP1(538) MDRin(3) 
arg2: 3ALUS(0) ALUout(552) REG0 contents: 0 
arg2: 3ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:1, tgt:6
ALU: 0:MDRout(e) 1:REGR0(21a) func: out:228
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 124.EXECUTE(7), phase: 1, PC: 21a, SP: 0, MAR: 218(200e), MDR: e
IR: br (200e) - (0010000000001110), arg2: 3Micro(129): 0001000001110000011100000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:1, tgt:6
ALU: 0:MDRout(e) 1:REGR0(21a) func: out:228
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
PC <- 228
MAR <- 228
PC++
IR <- c03
------------------------------------------------------
cycle: 125.DECODE(3), phase: 0, PC: 22a, SP: 0, MAR: 228(c03), MDR: e
IR: DECODING (c03) arg2: 0Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(384) ALUS(0) REG0 contents: 0 REGR1(0) OP0(14) MDRin(384) 
arg2: 0ALUS(0) ALUout(14) REG0 contents: 0 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(e) 1:REGR0(0) func: out:e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 125.DECODE(3), phase: 1, PC: 22a, SP: 0, MAR: 228(c03), MDR: e
IR: ldi (c03) - (0000110000000011), arg2: 0Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(e) 1:REGR0(0) func: out:e
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 0180
------------------------------------------------------
cycle: 125.EXECUTE(7), phase: 0, PC: 22a, SP: 0, MAR: 228(c03), MDR: 180
IR: ldi (c03) - (0000110000000011), arg2: 0Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) REG0 contents: 0 MDRin(0) 
arg2: 0ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 125.EXECUTE(7), phase: 1, PC: 22a, SP: 0, MAR: 228(c03), MDR: 180
IR: ldi (c03) - (0000110000000011), arg2: 0Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- 180
MAR <- 22a
PC++
IR <- bdfe
------------------------------------------------------
cycle: 126.DECODE(3), phase: 0, PC: 22c, SP: 0, MAR: 22a(bdfe), MDR: 180
IR: DECODING (bdfe) arg2: 7Micro(30): 0010000000000000000000100000000000001000
MDR_LOAD IMMS(IMM7u) IRimm(127) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(127) 
arg2: 7ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 126.DECODE(3), phase: 1, PC: 22c, SP: 0, MAR: 22a(bdfe), MDR: 180
IR: addhi (bdfe) - (1011110111111110), arg2: 7Micro(30): 0010000000000000000000100000000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 007f
------------------------------------------------------
cycle: 126.EXECUTE(7), phase: 0, PC: 22c, SP: 0, MAR: 22a(bdfe), MDR: 7f
IR: addhi (bdfe) - (1011110111111110), arg2: 7Micro(158): 0001000000001011101100000100100011000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(SGT) IRimm(65535) ALUS(6) REG0 contents: 0 REGR1(384) OP0(127) OP1(384) MDRin(65535) 
arg2: 7ALUS(6) ALUout(65408) REG0 contents: 0 
arg2: 7ALUS(6) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 126.EXECUTE(7), phase: 1, PC: 22c, SP: 0, MAR: 22a(bdfe), MDR: 7f
IR: addhi (bdfe) - (1011110111111110), arg2: 7Micro(158): 0001000000001011101100000100100011000000
ALUS(6) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
REG3 <- ff80
MAR <- 22c
PC++
IR <- 7fd
------------------------------------------------------
cycle: 127.DECODE(3), phase: 0, PC: 22e, SP: 0, MAR: 22c(7fd), MDR: 7f
IR: DECODING (7fd) arg2: 7Micro(0): 0010000000000000000000001100000000001000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(255) ALUS(0) REG0 contents: 0 REGR1(0) OP0(127) MDRin(255) 
arg2: 7ALUS(0) ALUout(127) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 127.DECODE(3), phase: 1, PC: 22e, SP: 0, MAR: 22c(7fd), MDR: 7f
IR: ldi (7fd) - (0000011111111101), arg2: 7Micro(0): 0010000000000000000000001100000000001000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00ff
------------------------------------------------------
cycle: 127.EXECUTE(7), phase: 0, PC: 22e, SP: 0, MAR: 22c(7fd), MDR: ff
IR: ldi (7fd) - (0000011111111101), arg2: 7Micro(128): 0001000000000000101000000100000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65535) ALUS(0) REG0 contents: 0 MDRin(65535) 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(ff) 1:REGR0(0) func: out:ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 127.EXECUTE(7), phase: 1, PC: 22e, SP: 0, MAR: 22c(7fd), MDR: ff
IR: ldi (7fd) - (0000011111111101), arg2: 7Micro(128): 0001000000000000101000000100000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:7, tgt:5
ALU: 0:MDRout(ff) 1:REGR0(0) func: out:ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
BP <- ff
MAR <- 22e
PC++
IR <- b41d
------------------------------------------------------
cycle: 128.DECODE(3), phase: 0, PC: 230, SP: 0, MAR: 22e(b41d), MDR: ff
IR: DECODING (b41d) arg2: 7Micro(26): 0000000000000000000000000000000000000000
IRimm(7) ALUS(0) REG0 contents: 0 REGR1(0) OP0(0) MDRin(7) 
arg2: 7ALUS(0) ALUout(0) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 128.DECODE(3), phase: 1, PC: 230, SP: 0, MAR: 22e(b41d), MDR: ff
IR: stw.b (b41d) - (1011010000011101), arg2: 7Micro(26): 0000000000000000000000000000000000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 128.READ(5), phase: 0, PC: 230, SP: 0, MAR: 22e(b41d), MDR: ff
IR: stw.b (b41d) - (1011010000011101), arg2: 7Micro(90): 1000000010001001000000000000100000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR1(65408) OP1(65408) 
arg2: 7ALUS(0) ALUout(65408) REG0 contents: 0 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 128.READ(5), phase: 1, PC: 230, SP: 0, MAR: 22e(b41d), MDR: ff
IR: stw.b (b41d) - (1011010000011101), arg2: 7Micro(90): 1000000010001001000000000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MAR <- ff80
------------------------------------------------------
cycle: 128.EXECUTE(7), phase: 0, PC: 230, SP: 0, MAR: ff80(0), MDR: ff
IR: stw.b (b41d) - (1011010000011101), arg2: 7Micro(154): 0010100010100000000010000000100000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REG0 contents: 0 REGR0(255) REGR1(0) OP0(255) OP1(0) MDRin(65408) 
arg2: 7ALUS(0) ALUout(255) REG0 contents: 0 MDRin(255) 
arg2: 7ALUS(0) REG0 contents: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(ff) 1:REGR1(0) func: out:ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
------------------------------------------------------
cycle: 128.EXECUTE(7), phase: 1, PC: 230, SP: 0, MAR: ff80(0), MDR: ff
IR: stw.b (b41d) - (1011010000011101), arg2: 7Micro(154): 0010100010100000000010000000100000000000
ALUS(0) REG0 contents: 0 
Stable after 1 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(ff) 1:REGR1(0) func: out:ff
STACK: 0 0 0 0 0 0 0 0 0 0 0 0 0 
MDR <- 00ff
RAM[ff80] <- ff
MAR <- 230
PC++
IR <- fe00
HALT: encountered halt instruction.

-------RAM---------DATA--------
0x064: 00         0x000: 801
0x062: 00         0x002: 20fc
0x060: 00         0x004: 00
0x05e: 00         0x006: 00
0x05c: 00         0x008: 00
0x05a: 00         0x00a: 00
0x058: 00         0x00c: 00
0x056: 00         0x00e: 00
0x054: 00         0x010: 65
0x052: 00         0x012: 01
0x050: 00         0x014: 600
0x04e: 00         0x016: 00
0x04c: 00         0x018: 00
0x04a: 00         0x01a: 00
0x048: 00         0x01c: 00
0x046: 00         0x01e: 00
0x044: 00         0x020: 00
0x042: 00         0x022: 00
0x040: 00         0x024: 00
0x03e: 00         0x026: 00
0x03c: 00         0x028: 00
0x03a: 00         0x02a: 00
0x038: 00         0x02c: 00
0x036: 00         0x02e: 00
0x034: 00         0x030: 00
0x032: 00         0x032: 00
----------------------------REGISTERS-----------------------
R0: 0000
R1: 00dd
R2: 0200
R3: ff80
R4: 0201
R5: 00ff
R6: 0000
R7: 0232
----------------------------SYSREGS-----------------------
MAR: 0230
MDR: 00ff
IR: fe00
