================================================================================ 
Commit: 0a8139cf5909f15faf0d8e1182ac9aab7ce73be2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:48:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec and Readme.md

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md

================================================================================ 
Commit: 7658dd231ec38187c4f89ee7bcfa91a323b2ca50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 153

(cherry picked from commit 8762b3c3292ab9e6faedbc208e76481055033e49)

Tue Oct 25 01:23:10 2022 -0700
Original commit date: Tue Oct 25 01:23:10 2022 -0700
Original commit hash: c2329bf4b001a3e87326d19557d072f20242d16e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d3a64921333e45eb27802168b9343e0210cb400b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:17 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xB

[Feature Description]
Add uCode m_c0_b06a2_0000410b.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Tue Oct 25 08:55:50 2022 +0800
Change-Id: I94bd1c467692d6d096714d813211b24537b0c9bd
Original commit hash: 8207a797d859469d0490999641bcade41162034f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 277c26407fb15ae2d8794f86f3f465766dfc48aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:15 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.104

Hsd-es-id: N/A
Original commit date: Tue Oct 25 11:25:33 2022 +0800
Original commit hash: c6c840c0faea82bd903e35c88b7e1e3d41804f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e195cee7f084f1b804734f8c30c4a9bb8275490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:14 2022 +0800 
-------------------------------------------------------------------------------- 
DYNBoost setupmenu enabled by xmlcli.

[Feature Description]
Create DynBoost menu for TPG ACPI Object parameters, and set disable
as default which can enable by xmlcli.

Package/Module:
BoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011944389
Original commit date: Tue Oct 25 10:33:12 2022 +0800
Change-Id: I909ce4d1fec3081761153ebe967036de4e7d3311
Original commit hash: eb479e34aa05d77a1c5275f5ed8ac9ab1f6d7f6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf

================================================================================ 
Commit: cfa20c74ad7c7f04c3a9d9ba03a8921df6eea1b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:11 2022 +0800 
-------------------------------------------------------------------------------- 
LP5 frequency update for 282

[Feature Description]
LP5 frequency update for 282

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016071117
Original commit date: Tue Oct 25 01:07:51 2022 +0800
Change-Id: Ia77ac55097e7a28a809e91880f78ee7eb0ca99a9
Original commit hash: bc95259a8f7ec52704ce5d2adb5fb4765e1b7bc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 51079d16f48d65f0f41c50e162eb946ad8264311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3441_00

(cherry picked from commit df1096985d7176ea7c5601777e20c2ad1695b0ef)

Mon Oct 24 08:47:01 2022 -0700
Original commit date: Mon Oct 24 08:47:01 2022 -0700
Original commit hash: b476e0a88eed350a14ebd0b133d38dad8a1dc875

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3840a60009bbebe11afd102ab72c159955351c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 152

(cherry picked from commit f1a1b504a6e99a5714acf58db924d79c2e7429f6)

Mon Oct 24 01:22:23 2022 -0700
Original commit date: Mon Oct 24 01:22:23 2022 -0700
Original commit hash: 5341e29a35430fc74ec037537a5f0cb7edcfc407

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a18a999ce9db6180952e628c31640a6702f140e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:04 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xA

[Feature Description]
Add uCode m_c0_b06a2_0000410a.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Mon Oct 24 09:58:35 2022 +0800
Change-Id: I5bfc9f707303c8b529cb228843c1862ff2ad394a
Original commit hash: f1c737e13ade5646078b9308e57e7f2a12622866

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 509f2594f00c0e03f68a48b28a9a2e1807ce295d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:43:02 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P/Px]Change PEG_SLOT_WAKE_N to Edge triggered

[Feature Description]
DG2 HPD GPIO must be programmed as GPI PIN and it should be Edge Triggered to avoid
continuous interrupt Generation. (Because even if Device is notified and it comes out
of D3, the HPD GPIO will not get toggled till HDMI Cable is plugged in).

[Resolution]
GPP_A20 on RPL-P and GPP_D12 on RPL-Px are used as PEG_SLOT_WAKE_N for DG2 HPD GPIO,
change them to Edge Triggered in GPIO configure.

Package/Module:AlderLakeBoardPkg

[Impacted Platform]
U, H, P, Px.

Hsd-es-id: 15012180347
Original commit date: Thu Oct 20 16:01:52 2022 +0800
Change-Id: I252f3ea06b863aad9a56002d748e8781c65c4010
Original commit hash: c346a4504a7073294da08c806fc5bf3d537a0d8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc

================================================================================ 
Commit: bf75f89c9e354cf61e0535bc2384bd6a577a246e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3437_00

(cherry picked from commit 7a3401c17d4f8c4505fe48bdaa7871c330c905b2)

Sun Oct 23 08:47:02 2022 -0700
Original commit date: Sun Oct 23 08:47:02 2022 -0700
Original commit hash: c25eff5497b6d4a71349c3f6e9de3b8604693495

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 964a402a739deaab0048e291e784837c6aad0bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 151

(cherry picked from commit 8d14c0ff708b6c582a9ed5941f3c63ace3f2c352)

Sun Oct 23 01:23:06 2022 -0700
Original commit date: Sun Oct 23 01:23:06 2022 -0700
Original commit hash: a29468bb6c8cf189315a1c4919a6e16621c84bec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 264cc02967f951fc9c362e7953e41643ae2f5c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 150

(cherry picked from commit 68414b8d5eceaf5f254887ef403113d2b3c1f382)

Sat Oct 22 01:26:11 2022 -0700
Original commit date: Sat Oct 22 01:26:11 2022 -0700
Original commit hash: 5476fbd7b2dbe0ee0914412296c33c7749f08855

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4782cc380e25a8d0a824863061eec949626f2ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3435_00

(cherry picked from commit d2eba446287c79d590f85cb5a41404adc4c0676b)

Fri Oct 21 08:47:04 2022 -0700
Original commit date: Fri Oct 21 08:47:04 2022 -0700
Original commit hash: fdf7a2fdf0a2afdf3bd10adc6d284c746a225af7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff46f826cf6370bead0cf4344e1cfc11267a69ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:48 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Change boardID and SkuID name

[Feature Description]
Change board ID and Sku ID name
from RPL-Hx refresh to RPL-Hx update to align with MKTG.
Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781859
Original commit date: Thu Oct 20 14:11:49 2022 +0800
Change-Id: I30c68dd36dd42fe83ac2411633064218c0316dc3
Original commit hash: 6ca7c5af205a09ef7949444a1e71afc097b717db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: a7b75a26a5058c2e9d1ed3de03543c4b28f28518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:46 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Add support for RPL-Hx Update RVP

[Feature Description]
System BIOS shall support RPL-Hx Update RVP.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15011781859
Original commit date: Thu Oct 20 11:33:51 2022 +0800
Change-Id: I30c68dd36dd42fe83ac2411633064218c0316dc3
Original commit hash: e26539b53902d76731c5b9c5f91e98c85dd7d998

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: d87b403ecc8eece73cd5b2d73c1af600083f4dc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:44 2022 +0800 
-------------------------------------------------------------------------------- 
Platform hangs during boot in Recovery with DEKEL assert (RCV jumper asserted)

[Issue Description] or [Feature Description]
Earlier there was an issue where system ends in PEI assert when ME SPS was in Recovery mode.
To resolve this we were not loading Dekel

[Resolution]
The SPS fix has come to make the system boot in Recovery mode, hence removing the workaround of not loading Dekel

Package/Module:ClientOneSiliconPkg/Fru

[Impacted Platform]
Catlow

Hsd-es-id: 18024844598
Original commit date: Thu Oct 20 14:06:45 2022 +0530
Change-Id: I7afc4ee5e12de1310a55f4517a1b1cbf769cb62c
Original commit hash: fd1651ca31e5481ef527d65cbe8b5bd0b9a29382

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c

================================================================================ 
Commit: 751585c11cf782b836894680766e05d34fe57b32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 149

(cherry picked from commit 1784a4257062ce9ba00b6b84a465c6df3d9a721b)

Fri Oct 21 01:22:35 2022 -0700
Original commit date: Fri Oct 21 01:22:35 2022 -0700
Original commit hash: 18fbe2115fbe2eee17983383d7129f88c64c9b2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ee9c4d5ce28d772208403a0625dc88a50beb1a6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:39 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS to Program HSPHY registers to indicate CPU information prior to
HSPHY FW is loaded

[Issue Description]
BIOS to Program HSPHY registers to indicate CPU information prior to
HSPHY FW is loaded

[Resolution]
Moved register programming BIOS prior to HSPHY FW is loaded

[Impacted Platform]
All

Hsd-es-id: 16018597781
Original commit date: Thu Oct 20 12:12:14 2022 +0530
Change-Id: Idd8acb69fdc0f797e575096440a5b31220926b15
Original commit hash: f68a1c3458a4d4203d1a32663ffb6006167b3155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 2de695b5d00fb6d374887068a116cb81c69c00e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.103

Hsd-es-id: N/A
Original commit date: Fri Oct 21 11:27:43 2022 +0800
Original commit hash: 517a66d090afefe8518355feb36f33bbf0e9502d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6ec54fbf013cfe76da3bc06201044c29eaaa129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:36 2022 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 5200 for 1R and 2R for P

[Feature Description]
DDR5 SODIMM 5200 for 1R and 2R for P

Package/Module: MRC

[Impacted Platform]
DDR5 SODIMM

Hsd-es-id: 14017793605
Original commit date: Fri Oct 21 00:22:35 2022 +0800
Change-Id: I9796422fa434ee0484364a01bf9d328e9189a287
Original commit hash: a5e7960ae798078fdf4a1d6da8f7247362775151

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ac760431d61d319f7e5987154aefb4c682fbec7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3434_00

(cherry picked from commit b30c1b868bc03ab15d338e8dc0c02b861b08feb6)

Thu Oct 20 08:47:24 2022 -0700
Original commit date: Thu Oct 20 08:47:24 2022 -0700
Original commit hash: 030a20d71d0a72eb78310f37dcea7eb090c90fe6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a41101e13fca6c2be1c3755cdbb14e4b3c2e400c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 148

(cherry picked from commit 7394882ff8d417a59d3ad91892bf3e259d9798fa)

Thu Oct 20 01:26:07 2022 -0700
Original commit date: Thu Oct 20 01:26:07 2022 -0700
Original commit hash: 475c6340b7a04933333e092fbe45fb8e5cefb8ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d42883d70d84b36788db316b1c9f1679492f553c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10f

[Feature Description]
Add the Ucode 0x0000010f for B0

[Resolution]
Add the Ucode 0x0000010f for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15012176405
Original commit date: Thu Oct 20 09:36:12 2022 +0800
Change-Id: I3916559fef7bcfcf8e81737d83df4578c3ce2667
Original commit hash: 5f10e31ba1d59fd045364db04d1cc6da34b5a6e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2226ce42384b8e3425246efec69bbcfc6174b638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:26 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-S]Add uCode support for RPL - B0 0x10e"

[Feature Description]
Add the Ucode 0x0000010f for B0

[Resolution]
Add the Ucode 0x0000010f for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15012176405
Original commit date: Thu Oct 20 14:59:25 2022 +0800
Original commit hash: 0c3ea66f88ce01d1cec463bf1aeeae497d87b47b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fe34b11def45e95176b21c15e4468140d8b0c195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:25 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-P] Add uCode support for RPL-P J0 - 0x9"

[Issue Description]
SUT is not booting to OS (Observed Caterror) with 0x4109 patch.

[Resolution]
This reverts commit b2200c3e1b13119f1a12d3186cf583268c558a66.

Package/Module: AlderLakeBoardPkg/BinariesRpl

[Impacted Platfrom]
RPL-P, RPL-Px

Hsd-es-id: 16018590606
Original commit date: Thu Oct 20 10:19:09 2022 +0800
Change-Id: Ic6af75a19ecdcddd35d2efb9182ac078f975ebb4
Original commit hash: f7e44e5a70db4ada38229e61869fa5cd9d0e42af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 91b0bc4f5199f057183aab6464c146df52fde01f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:23 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10e

[Feature Description]
Add the Ucode 0x0000010f for B0

[Resolution]
Add the Ucode 0x0000010f for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15012176405
Original commit date: Thu Oct 20 09:36:12 2022 +0800
Change-Id: I3916559fef7bcfcf8e81737d83df4578c3ce2667
Original commit hash: 4f193bba4781e4bbe91926d5b7a2c655dbfd7399

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1136423be2c8fb89d8f17f0d30d15d498fa35fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3433_00

(cherry picked from commit 433ae7223bd733587754541f42290fce7bbe4eae)

Wed Oct 19 08:47:12 2022 -0700
Original commit date: Wed Oct 19 08:47:12 2022 -0700
Original commit hash: 3c48f60677f0c8cf16c423c1921b1d71c10de14f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1a75278e156536a7eb3722c971b2ba0c3f03cdc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:19 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable Undi driver.

[Feature Description]
As PXE functionality advertised in NEX landing zone,there is a need to
expose PXE boot capability in BIOS. 
This way, intel RVP and CRB comes out by default with this feature.

[Resolution]
Enable Undi driver

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16018440555
Original commit date: Mon Sep 26 11:06:15 2022 +0530
Change-Id: I9530b3504d6f6793e3695d249c504cd5e7895c8d
Original commit hash: 6f3de101e2529e826daf5937e77e3b299ce0b670

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9fa43d96230539a9f6b06d7a6417fa79c778a0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 147

(cherry picked from commit 874cb43171bb6be3c8375463fc61406fd38c2ec4)

Wed Oct 19 01:23:10 2022 -0700
Original commit date: Wed Oct 19 01:23:10 2022 -0700
Original commit hash: 2bfc1c2c1996ef17a51d3a63d514a0b703b64843

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 47693cbf0004f5a3604b8d77449314fbbee72a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:15 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.102

Hsd-es-id: N/A
Original commit date: Wed Oct 19 13:18:06 2022 +0800
Original commit hash: fd223dc204f2586a43fe16896e3be9c329ee1c04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 445397cf9e0496321ca1c001ccc10a9df1a5a517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:14 2022 +0800 
-------------------------------------------------------------------------------- 
Rerun WCK DCC and Diff Clk DCC after WCK PI changes

[Feature Description]
Rerun WCK DCC and Diff Clk DCC after WCK PI changes.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016039113
Original commit date: Sat Oct 1 01:59:57 2022 +0800
Change-Id: Ibe1ce012278d6100316af24a5ebe1bfac33fb101
Original commit hash: 66d1a3e80ed71d114c909e45c70c2c5ef35886de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 33850a6a0a84b54da33057aa2ca7d6af57117db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3432_00

(cherry picked from commit 0bbd5d592a57d6c0132f12a60b78bbfb67593e39)

Tue Oct 18 08:47:04 2022 -0700
Original commit date: Tue Oct 18 08:47:04 2022 -0700
Original commit hash: a32d192661ca3150d433abb10f2a193050f7027a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b55cab73040c408dea96f79044c0d9aaf9834677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 146

(cherry picked from commit 603a7aa37c1252dc61de6c9a08c0eece857831c3)

Tue Oct 18 01:23:30 2022 -0700
Original commit date: Tue Oct 18 01:23:30 2022 -0700
Original commit hash: ab02d4a79206dc58118f23ae84157a6e2cb745f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1deaa8ed0e1f937e9d92602d0bfa94ac8a921c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:07 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.101

Hsd-es-id: N/A
Original commit date: Tue Oct 18 15:04:08 2022 +0800
Original commit hash: 512150a14246b0fd15b3b334793201f22d587fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0a6600049b896c86b76384ba48a4621c34c29f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:04 2022 +0800 
-------------------------------------------------------------------------------- 
Cannot change PCIExpress base address by using one PCD

[Issue Description]
Cannot change PCIExpress base address by updating PcdPciExpressBaseAddress
on AlderLakeBoardPkg\BoardPkgPcdUpdate.dsc

[Resolution]
Remove BCT support and use MmPciCf8Lib before FspPcdInit

Package/Module:
AlderLakeFspPkg and ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012114482
Original commit date: Sat Oct 15 00:48:47 2022 +0800
Change-Id: I8d4ec1d09a6309f2fc9db4dcc9861a5e5b960f71
Original commit hash: 7f7f8ac240f7fbcc90066ecb8a80149ef5c53d2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/FspHelperLib.inf
ClientOneSiliconPkg/Fsp/Library/FspHelperLib/Ia32/FspHelper.nasm
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm

================================================================================ 
Commit: 9e2e857acd60b9a64d6e82f190ae570f3e53e6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:03 2022 +0800 
-------------------------------------------------------------------------------- 
System stuck at PC 1096/109A when resuming from S4/S5/Restart.

[Issue Description]
System stuck at PC 1096/109A when resuming from S4/S5/Restart
with Single Port/Dual Port - Multi Depth topologies.

[Resolution]
Make sure Reserved BUS and Reserved Memory will never goes to
negative number.

Package/Module: PciHotPlug

[Impacted Platform]
ALL.

Hsd-es-id: 16017329074
Original commit date: Mon Sep 12 16:05:34 2022 +0530
Change-Id: I3a7a9bd54e17948117553dea85b1b4e4552ab188
Original commit hash: 9e70150863d1eb4e185aa1eb9aed59a64b52834b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c

================================================================================ 
Commit: 711631e5e2dd33709cd8e1e58c7697ceaffb7fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:42:01 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Enable AUX Orientation Override by default for RPL-P LP5

[Feature Description]
Enabled AUX Orientation Override by default for RPL-P LP5.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-P

Hsd-es-id: 16016838345
Original commit date: Mon Oct 17 17:27:08 2022 +0800
Change-Id: Iaf26a9221d0314fbfd6a24a197ea61eb25cdc46c
Original commit hash: e24a49620199d23de195f948d5d03cc049795bd1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b821e883751c4e0455f57c4f2d820743ec1d5535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:59 2022 +0800 
-------------------------------------------------------------------------------- 
Reuse ADL 4+0 58W/60W IA TDC limit is 80A instead of 74A

[Issue Description]
Reuse ADL 4+0 58W/60W IA TDC limit is 80A instead of 74A in PeiVrFruLib

[Resolution]
Reuse ADL 4+0 58W/60W IA TDC limit is 80A instead of 74A
Also change to 80A for EnumRplS65Watt401fCpuId2

Package/Module:
ClientOneSiliconPkg/PeiVrFruLib

[Impacted Platform]
RPL S

Hsd-es-id: 15012142354
Original commit date: Fri Oct 14 16:38:53 2022 +0800
Change-Id: I9fd12473192fb56b62f865c76b8a4bb9bf4c23c3
Original commit hash: 03559c7d00517fce102a7e603dffba4f56873498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: e1c0528a1367c345b8dfb50c42998fe899e3a7ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS] Over Current Notification does not come more than 2 times

[Issue Description]
CPU xHCI didn't get OC notification when OC is triggered.

[Resolution]
Changed the values in VpdPcdCpuUsb3OcMap from VM OC pin to VM OCM
register.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22015737254
Original commit date: Fri Sep 2 16:45:56 2022 +0800
Change-Id: Ifd2c8c011b5301049c429a84649a6107b82d9e4c
Original commit hash: 644ac92ac4a56ecdc5203cbae66cfdd78cca7b6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 2f60d0a015ee892796e4a4fc3d0939ce5bf90def 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3431_00

(cherry picked from commit 7b79b588707b3dfad61f41e25fdf75e25d5b4eda)

Mon Oct 17 08:46:57 2022 -0700
Original commit date: Mon Oct 17 08:46:57 2022 -0700
Original commit hash: edae991e5c4d6c0f22a26b5c849fd26de986858b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15e63ec8c55164563d277b509471f23e1acad25c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 145

(cherry picked from commit 4c2484d1b461e112e134a5675cfbfb3fad1b4a63)

Mon Oct 17 01:24:54 2022 -0700
Original commit date: Mon Oct 17 01:24:54 2022 -0700
Original commit hash: 9b62a0e15309b2c5625b4011252807c4368f1e85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3891d8c771c784828705c79bb74007a22217863e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x9

[Feature Description]
Add uCode m_c0_b06a2_00004109.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Thu Oct 13 21:25:01 2022 +0800
Change-Id: Ie2e923929cc2f0815f94dd2a91ef7014c4f9ab68
Original commit hash: 759b02dc01e973bc68742696e66d60adcc713218

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 28497ec0fe58c7d1a6e93c62d3a1adc4667964a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3427_00

(cherry picked from commit 5195ec47c7460bd1301099c5f6f1842dd4858aa8)

Sun Oct 16 08:47:20 2022 -0700
Original commit date: Sun Oct 16 08:47:20 2022 -0700
Original commit hash: c45825c2d8564d64a7cfaab8fd6ad4af1828ac25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e6f39b41a07dfbb734d7275f58a90dd1d592aba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 144

(cherry picked from commit 59bedb84ab257671c2eddba78ad21856ab12f917)

Sun Oct 16 01:24:06 2022 -0700
Original commit date: Sun Oct 16 01:24:06 2022 -0700
Original commit hash: 13b6a74445f0daf66f2cdf84e1eb38f54515e552

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29356fc755d8929b4e546a593f78886bbe2bfdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3426_00

(cherry picked from commit 50182c8b9d4eeefa45444f543a7352a8b9ebdbff)

Sat Oct 15 08:47:02 2022 -0700
Original commit date: Sat Oct 15 08:47:02 2022 -0700
Original commit hash: a349ea3a24a53bdce49eaf7985b7856dd525c3bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd04939d577cefb0663abbe245e038d46ddc3d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 143

(cherry picked from commit 4d03bc8facbcb93a05303a3e5fae70ca105934f7)

Sat Oct 15 01:25:11 2022 -0700
Original commit date: Sat Oct 15 01:25:11 2022 -0700
Original commit hash: 2d7ae61080eab41e31f47d16931914ef8ad9b0e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: be00c998460f36cd7fa155351768f3b583c83a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3425_00

(cherry picked from commit 9c1b782f42764d9757433b4518f4616cf422efeb)

Fri Oct 14 08:47:34 2022 -0700
Original commit date: Fri Oct 14 08:47:34 2022 -0700
Original commit hash: ddb7d50835b23477c174e1a378bd07b5cb8ccd19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 015b2ca9ef9abdd33aba45e5d475b25190233ebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 142

(cherry picked from commit 181642d4a02c0989bad273f6e503bfa7e457ea5a)

Fri Oct 14 01:23:37 2022 -0700
Original commit date: Fri Oct 14 01:23:37 2022 -0700
Original commit hash: e3ca1cd92c157a91acac221a327c5dbdf237c714

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fcedb9b45424d38d61b0c7e980430ef219c9c1f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3424_00

(cherry picked from commit 0c3736f2c64624b8dea39b24ccbb76b09941bc2a)

Thu Oct 13 08:47:04 2022 -0700
Original commit date: Thu Oct 13 08:47:04 2022 -0700
Original commit hash: e4606b82e118d699af81e88bd3d6afe4eab03723

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b7ab9c9c085c124e0cdab6937ed6ad96f1c17278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 141

(cherry picked from commit 9a3620573f82f3ef7c71a692369c6ab04a4b2d44)

Thu Oct 13 01:23:02 2022 -0700
Original commit date: Thu Oct 13 01:23:02 2022 -0700
Original commit hash: 0f984adfd5aea13b74bae2577b64f805a518c356

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ac0d1799ab4b1313bf12bf5e8718a3f9dcdd874d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3423_00

(cherry picked from commit e58c930dba01bec174ae4f7e2744a6e1fb3e4344)

Wed Oct 12 08:48:10 2022 -0700
Original commit date: Wed Oct 12 08:48:10 2022 -0700
Original commit hash: 302fea60ee34a057c9b84702d44679338ecfd865

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 29238e26cff91f5b1f38259d81d413880635671d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Move TBT PERST GPIO init PreMem

[Issue Description]
TBT should boot earlier.

[Resolution]
Moving TBT PERST signal initialization from PostMem to PreMem,
in order to boot TBT earlier and achieve quicker boot time for the platform.
Note that TBT_RTD3_PWR_EN GPIO is already initialized in Early PreMem,
which ensures that we keep the minimal 10ms delays between both GPIO settings.

Package/Module:
AlderLakeBoardPkg/SBCVpdStructurePcd

[Impacted Platform]
RPL-SBGA

Hsd-es-id: 16017595507
Original commit date: Fri Jul 22 10:56:07 2022 +0800
Change-Id: Id8cff6861d3361b9458bcf610000569732f778d5
Original commit hash: bdc9ab18cb6c7687041ee11fa9a96286052d3178

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: e7e113bd50bac8aa65e9dcb236c67cfc5dffb929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:25 2022 +0800 
-------------------------------------------------------------------------------- 
ME Setup cleanup

[Issue Description]
There are no use cases for some of them and it just increases the
complexity of setup pages and the logic behind them.

[Resolution]
Knobs for devices that are not utilized by the SPS FW were removed:
- HECI4
- IDEr
- KT
Knob to send HECI_CHANGE_STATE for HECI4 was removed since SPS FW does not
support HECI4 for this command.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018230021
Original commit date: Wed Sep 28 14:34:34 2022 +0200
Change-Id: If999ddbe445c657a595790f9c27c7887d086bd29
Original commit hash: 8b9e83f44b062e6851ecfe3e6deb4ef65185ad4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUefiFwHealthStatusLib.h

================================================================================ 
Commit: c8e2d74fb5e4862a413355c7bf3ed9431a1abc79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:24 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file ADLN

Add following Upds to FSPM and FSPS partial header.
FSPM:
Lp5BankMode <- opened in RPL

FSPS:
PchFivrVccstIccMaxControl <- critial for Display flicker issue on EDP

Hsd-es-id: 16018284198
Original commit date: Fri Sep 23 11:35:14 2022 +0530
Change-Id: I1e35dcbf2df65b1d7906464a3b1b14fcecf765f4
Original commit hash: 2daa0420b8e256a2a5241794e5d69ebae05f669e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: 606994f13cec6f8cba552a86c268c471c1ef5544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 140

(cherry picked from commit a1b3abd3d5ab9c317e9feb0b1114653d52efe5f3)

Wed Oct 12 01:52:50 2022 -0700
Original commit date: Wed Oct 12 01:52:50 2022 -0700
Original commit hash: b44aa0e5f1b10ff3a588d585559b928594b07dd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d92be20fea8904c3a89ff4d3674879c27cc7e3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:21 2022 +0800 
-------------------------------------------------------------------------------- 
AMT : "System boot failure" can be seen in AMT Event Log - #2

[Issue Description]
There could be driver dependency issue and
cause query KVM status failed.

[Resolution]
Use EFI API to create protocol notify event,
which can remove driver dependency.

Package/Module:
ClientOneSiliconPkg/Amt

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22015940919
Original commit date: Wed Oct 12 14:08:26 2022 +0800
Change-Id: I3a3cde815e62ac9151276a6b61dfed93db7d5939
Original commit hash: c5e7031eefcb5a544c98d5708a5e41f836a3d6e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c

================================================================================ 
Commit: 7fbc26dfeba2d1a418330b018eb1c897d1fde0cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:19 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Skip power on and delay for KeemBay"

[Issue Description]
System cat error observed when run KeemBay stability test.

[Resolution]

[Impacted Platfrom]
RPL-P, RPL-Px.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

Hsd-es-id: 15012119964
Original commit date: Wed Oct 12 09:51:18 2022 +0800
Change-Id: I3f77b5c1e3d44913438e892d3eed53a534e6a0c0
Original commit hash: 16d021ed0fb5ed6b51b0d99c274d0796e02b4cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 561ca0a46651d23158a55c133f6ee781f0e5a4d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:18 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "KeemBay device specific power sequence for SX exit"

[Issue Description]
System cat error observed when run KeemBay stability test.

[Resolution]
Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platfrom]
RPL-P, RPL-Px.

Hsd-es-id: 15012119964
Original commit date: Wed Oct 12 09:49:54 2022 +0800
Change-Id: I5f45b3eebd7ace612b3e8179939981546e0da781
Original commit hash: 9980c0fe392aaf5c105a2f369de26960a76e7ddb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 42bd43bf4f443706fff02ade46c3c4939375bd95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3422_00

(cherry picked from commit 78ac0ddc3a37d75bd4a9f90eeb0ab7803c7d83c1)

Tue Oct 11 08:46:59 2022 -0700
Original commit date: Tue Oct 11 08:46:59 2022 -0700
Original commit hash: 78548b1213a8f57e8319f5a9116ac53eddb70534

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c642434174574aea618d91bc83940906a6870c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 139

(cherry picked from commit 4eef45db677436d7a2361e8adecfe64dc5b0cf9f)

Tue Oct 11 01:42:19 2022 -0700
Original commit date: Tue Oct 11 01:42:19 2022 -0700
Original commit hash: 6633a20da280d97a9c8fdd3f16ebead34e165eed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4195558f7299ef6688b0b5b36f96b845465c3dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:11 2022 +0800 
-------------------------------------------------------------------------------- 
AMT : "System boot failure" can be seen in AMT Event Log

[Issue Description]
System hits a watchdog timeout when stay in setup over 5 minutes.

[Resolution]
Send Asf Stop Watchdog if system uses corporate IFWI.

Package/Module:
ClientOneSiliconPkg/Amt

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22015940919
Original commit date: Mon Oct 3 16:41:53 2022 +0800
Change-Id: I20225a70596c3871b1f99868f066e43607dcebbf
Original commit hash: 1c476a791ba2e2bbe47cc786871409662b96fa3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c

================================================================================ 
Commit: 0c6b2f890df0bfe09be6e2b8537666d4368b2373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3421_00

(cherry picked from commit d350234b75cc791e2ef08dee7b818813c0a07b09)

Mon Oct 10 08:47:30 2022 -0700
Original commit date: Mon Oct 10 08:47:30 2022 -0700
Original commit hash: f2dfd7e97e33333c8457be525bf566c9efd5df37

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f546417a7945b17cb7b17c948f9dfd718ae9bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 138

(cherry picked from commit c1310f0f95a64edea3a67b26dff24f9bcbf94cde)

Mon Oct 10 01:22:51 2022 -0700
Original commit date: Mon Oct 10 01:22:51 2022 -0700
Original commit hash: 9c688f51d339889aa9c64e3aa97f1ab338733ed7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5365ed0c8f959c11b0ea9eb849dfca454ae0da1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:05 2022 +0800 
-------------------------------------------------------------------------------- 
DGPU BSoD 0x113 on system idle issue

[Feature Description]
link stuck in L2IDLEPG during RTD3 exit result in hitting BSOD

[Resolution]
set pgcbctl1.tdeisolate= 3 .
This is setting larger delay inside PCIE controller.

[Impacted Platform]
RPL P

Hsd-es-id: 15012110752
Original commit date: Mon Oct 3 12:15:32 2022 +0530
Change-Id: I1f31efa4fd20908fb79c7a4c6b6183f5721bb5e9
Original commit hash: 13a491adf97a8f108f2a7cb221d4c7f6c06f299d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: a23ffd23d1ab299394ad1de9eb17580ecae35a7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.100

Hsd-es-id: N/A
Original commit date: Mon Oct 10 12:31:02 2022 +0800
Original commit hash: 0c3f9d020e3a5d1445bb7fd45d51a4db8a9c26af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c4800402ddebbae4ab17815fdb961a76eb18466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:02 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the DC load line value.

[Issue Description]
DC loadline value for RPL-S 65w 6+8/6+4 & 125w 6+4 is incorrect.

[Resolution]
Correct the DC loadline value for RPL-S 65w 6+8/6+4 & 125w 6+4

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
S

Hsd-es-id: 15012105956
Original commit date: Sat Oct 8 13:03:38 2022 +0800
Change-Id: Ifa7da7f02aab48fcdd0844698824aed7d0abd978
Original commit hash: 041b2f37f4c2791e246bd6b4bbb20137d9213a7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cdff29df9ce8633bc22559c88ad09927032d1443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:41:01 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update BIOS menus text related to Psys feature

[Issue Description]
Update BIOS menus text related to Psys feature

[Resolution]
Update BIOS menus text related to Psys feature

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015851681
Original commit date: Fri Sep 23 13:46:10 2022 +0800
Change-Id: I3f37b59e7afb1cd2ccdf66c5998be32c9857e2e7
Original commit hash: 83da2980266bf64ebba74d3d931c03ef8b2c7bd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a0ae2f41f5572c72c54ffb969301c2f3bda101c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:59 2022 +0800 
-------------------------------------------------------------------------------- 
Change the row hammer default value to PTRR for DDR5

[Feature Description]
Change the row hammer default value to PTRR for DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015947680
Original commit date: Fri Oct 7 15:00:34 2022 +0800
Change-Id: If6ae03ebc86185fc682278aea6abaa8da17d5b82
Original commit hash: d6441e108912bdda892aa0348c02a2f451f842c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7a9841f718600185699154a9f6e1843449491d02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:56 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 137

(cherry picked from commit da8cd32432096412d91e809b36fb67dfb06d71e1)

Sun Oct 9 01:23:08 2022 -0700
Original commit date: Sun Oct 9 01:23:08 2022 -0700
Original commit hash: 77a990566fab909c30592ede3ebf5d2c6c621353

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f616c6d15953a575103d28fad78ab8f5a3b98630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3416_00

(cherry picked from commit 28f0e3c5b5eab5513ca3f0a9994883de637c1129)

Sat Oct 8 08:47:06 2022 -0700
Original commit date: Sat Oct 8 08:47:06 2022 -0700
Original commit hash: 2bb4276ef9b87a0d1d5627cdd8dae2602e3a1661

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10327ab39d19543722a9150b8001fbda36050e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 136

(cherry picked from commit 87a07a1f3ca3089e8173391be53a8254f29429c9)

Sat Oct 8 01:22:45 2022 -0700
Original commit date: Sat Oct 8 01:22:45 2022 -0700
Original commit hash: 7d1b277c38c7f4fb30b471fa915eb745b6d3555d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 59c3c0e3e2acd4a9f8d2fffab191636c10edc7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3415_00

(cherry picked from commit 76fa784244656162d81f8fd55e494c762f3736e3)

Fri Oct 7 08:47:02 2022 -0700
Original commit date: Fri Oct 7 08:47:02 2022 -0700
Original commit hash: 1c71a5d7ac87c25860e3c2df0e42fdbc19fa3e55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a776e506d47fb26fb712da2b8f030db86ccdce10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:48 2022 +0800 
-------------------------------------------------------------------------------- 
Add P-state reflect for PPPC Method

[Feature Description]
After using ACPI Method SPPC to set the max allowed p-state,
the Method PPPC should reflect the right p-state.

[Resolution]
Add variable PPPS to store the value set by SPPC,
then return the PPPS for PPPC Method.

Package/Module: AlderLakePlatSamplePkg\Features\Dptf\AcpiTables\ChrgParticipant.asl

[Impacted Platform]
ALL

Hsd-es-id: 22015866458
Original commit date: Mon Oct 3 10:50:38 2022 +0800
Change-Id: I17b497e8bf2ac57ab01ab3a972da7d94f8629445
Original commit hash: 71e5743e514e5acdff48fb528b4fecaeedc40a97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl

================================================================================ 
Commit: 3e6165fd53ddeedc42b0177c7bb4f173d28fbc91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 135

(cherry picked from commit e2ecefab6397dfe8bc7b9c83931ff031446794e3)

Fri Oct 7 01:22:45 2022 -0700
Original commit date: Fri Oct 7 01:22:45 2022 -0700
Original commit hash: 628cb042e894ffc7766dd0bf9a3bf18df67f60fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bbd8135787f6ae03241f4e91bb0dd68309be9255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Bwg2.8 changes

[Feature Description]
Bwg2.8 changes

Package/Module:
PCIe

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15012074764
Original commit date: Wed Aug 17 11:09:58 2022 +0530
Change-Id: I31a191c0f66a73e2bfdb3b3582c0b4ae21969562
Original commit hash: a530f41b1c1cc4589982d8dd604e122920ad18b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: 237ed7e358b384bcbe070f083b1b29075accb102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:43 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.99

Hsd-es-id: N/A
Original commit date: Thu Oct 6 16:38:09 2022 -0700
Original commit hash: 8b27fb6125f683ea83c649b321b9a9aeabb047c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cdf6ea2f86356d6b74b86843bed9a11131d7c773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:42 2022 +0800 
-------------------------------------------------------------------------------- 
Correct the McChMask usage in function Cpgc20AddressSetupScrub

[Feature Description]
Correct the McChMask usage in function Cpgc20AddressSetupScrub

[Resolution]
Correct the McChMask usage in function Cpgc20AddressSetupScrub

Package/Module: MRC

[Impacted Platform]
DDR5 DDR4 LP5 LP4

Hsd-es-id: 22015932234
Original commit date: Wed Sep 28 06:26:53 2022 +0800
Change-Id: I31921679af27f619f8b3326705660fc72763f3c3
Original commit hash: f6540d46e55901c1f9e5f319bbf55c05c54a8540

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h

================================================================================ 
Commit: a15be4304b47693d96b0a3f08488fc32acde2888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3414_00

(cherry picked from commit 623097fcf5083603e1f7781cd5973159fc3204db)

Thu Oct 6 08:47:01 2022 -0700
Original commit date: Thu Oct 6 08:47:01 2022 -0700
Original commit hash: 0374fb8422048996fff33d74a0cb4b6b62cfba4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7690beb7973adf24c030081efdd6f01afdc2a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:36 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL][RPL] add I2S DSM function to allow configure I2S codec

[Feature Description]
Request to add I2S DSM function to allow configure I2S codec.
Customers using Everest I2S codec requires to utilize I2S SSP
configuration for 4CH TDM.

[Resolution]
1. Add I2S DSM function to allow configure I2S codec.
2. Add NHLT configuration binary for I2S codec 8336 and 8326.
3. Add knob that turns on this codec.
4. Configure GPIO pins for this codec only when is enabled.

Package/Module:
AlderLakeBoardPkg/AlderLakePBoards

[Impacted Platform]
ADL, RPL

Hsd-es-id: 18022712393
Original commit date: Thu Aug 18 10:04:25 2022 +0200
Change-Id: I0e0e8736a918c8884fb8854de246510049533dd9
Original commit hash: ac1199f91d83fa17d69b2220202f8344d0d8bc74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: d4ea15ca26254c9f68e2475156274fbbcb7381d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 134

(cherry picked from commit 7ef98e291cffe8d5dcd30d42c32e8f8c5354adb3)

Thu Oct 6 01:22:31 2022 -0700
Original commit date: Thu Oct 6 01:22:31 2022 -0700
Original commit hash: 5cf2b7be23929a84faea75b5e5135937d2a2cb61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ff05aa211c20ff91219000fab6b164b5cdf7d184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.98

Hsd-es-id: N/A
Original commit date: Thu Oct 6 00:29:19 2022 -0700
Original commit hash: 1147c3c5ab4a9eb2aca123ae969dfe16314ca904

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b66ca91f132f552055fe214846af0c839827160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:31 2022 +0800 
-------------------------------------------------------------------------------- 
3tck write preamble and 1.5tck write postamble for DDR5 5200 and above

[Feature Description]
3tck write preamble and 1.5tck write postamble for DDR5 5200 and above

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015874478
Original commit date: Wed Aug 31 16:02:21 2022 +0800
Change-Id: Ib5af6cb64be0e6d969caba4ce865b3d5f4302f72
Original commit hash: cc9f8539c15efc2a88ada68ba22197c16ef1d494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 739ad0a8d89fffa1efb4ee9d9a4da45a53f7da03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL HX Mini DT AEP]: 22015874629: RPL-HX mini DT AEP

[Feature Description]
Add Support for Fab2 RPL Hx Mini DT AEP

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mini DT AEP

Hsd-es-id: 22015874629
Original commit date: Tue Oct 4 12:59:27 2022 +0530
Change-Id: I2ca6e371c70a94af06904283f2f12221e527ea7c
Original commit hash: ec16f8533027d07d586811113d6e476fd2f0ca53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: ce3457986583f94b604a7524fee46d6d9a5754ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Rsvd items for all the UnusedUpdSpaceX on all UPD headers.

[Feature Description]
Update Rsvd items and it's available for multiple platforms.

Package/Module:
AlderLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011860970
Original commit date: Mon Oct 3 19:23:41 2022 +0800
Change-Id: I9d5c368d6a517401a21477ba745bb8efecf34030
Original commit hash: 07479938df36ed8615f62bd4b467ac02438901bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 5db546b648d608aedd5250427efa246190f6bbdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:23 2022 +0800 
-------------------------------------------------------------------------------- 
KW issue fix for for THC/QuickSPi drivers

[Issue Description]
Missing check if allocated buffer is NULL

[Resolution]
Add missing check for NULL.

Package/Module:
THC

[Impacted Platform]
ALL

Hsd-es-id: 15012080521
Original commit date: Wed Oct 5 10:55:34 2022 -0700
Change-Id: I6ff3e5cf90db047a461bad964303f4a09e113705
Original commit hash: 6e20e8a528372c7a8c42a729b3ee57160ae5c651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: ba22756d70ba7b2a16714bdf451f11e148ac9a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3413_00

(cherry picked from commit 89ae5ea56a99b1914f99e6eeb4878803a280037a)

Wed Oct 5 08:47:02 2022 -0700
Original commit date: Wed Oct 5 08:47:02 2022 -0700
Original commit hash: c6f23c93091f1a31063930676f6d5005e3f55d77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e71419a7565b42536d74a176cd3ae6b0f49604b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 133

(cherry picked from commit bfc5b6ac5d5af21fed5d5a2b8dcc7ac7d114c268)

Wed Oct 5 01:23:14 2022 -0700
Original commit date: Wed Oct 5 01:23:14 2022 -0700
Original commit hash: e08ad5e0369e40ea73740cda74101857e5fa8551

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dd1930b5b475cc9a7bb10b4cb5b4ffeeeefeb42a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:18 2022 +0800 
-------------------------------------------------------------------------------- 
Skip power on and delay for KeemBay

[Feature Description]
KeemBay device require to resume from D3 state to
D0 within 250ms. During D3 and D0 state the full
card power off pin should be always high. So the
put full card power pin to high and the 100ms
delay between de-assert PERST can be removed to
support the short latency requirement.

Package/Module:
AlderLakeBoardPkg/SsdtRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086683
Original commit date: Wed Sep 28 10:50:50 2022 +0800
Change-Id: Idc2e73bdb506b4a81b912a88fe6ab372316a41fa
Original commit hash: a4d5bcd149e332ad253c2820bf9c05db997eb271

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 5f18addebe6ab7ba9321580253350e31aa970c15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:16 2022 +0800 
-------------------------------------------------------------------------------- 
KeemBay device specific power sequence for SX exit

[Feature Description]
KeemBay device need specific power sequence for SX
exit:
1. Trigger full card power off and assert PERST
2. Delay 200ms.
3. De-assert full card power off
4. Delay 120ms
5. De-assert PERST

Package/Module:
AlderLakeBoardPkg/AdlPRvpRtd3

[Impacted Platform]
RPL-P.

Hsd-es-id: 15012086686
Original commit date: Tue Oct 4 12:24:36 2022 +0800
Change-Id: Id7ef67bb5804eb17b9e33ab93eae8936a871fb56
Original commit hash: aaeab22763d1bb16e5165f8366415431afbceeca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: b68d4d563b9e0248532df9b4d09696ae24f36917 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3412_00

(cherry picked from commit 604dc997c27ccc8d89dafdb8904712e77cc2b0ed)

Tue Oct 4 08:47:15 2022 -0700
Original commit date: Tue Oct 4 08:47:15 2022 -0700
Original commit hash: 5a04c07c4310b4660e8f366c30af326ef27db6ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 29e066e4cf59c6e5a3b023dbd4c5d805345566b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 132

(cherry picked from commit 9ac15e19300a92b6ef62f70062e3871475c0fd2d)

Tue Oct 4 01:41:45 2022 -0700
Original commit date: Tue Oct 4 01:41:45 2022 -0700
Original commit hash: 0702c2b5a183cd0b048af7006574932942ebaad8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 27f7ecdfb9d08819c1ffa38a935eeb6031240743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:07 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Refresh][HX] Add VBT setting for redesigned RVP

[Feature Description]
System BIOS shall add VBT setting for RPL Refresh redesign RVP

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15012064760
Original commit date: Fri Sep 30 09:24:19 2022 +0800
Change-Id: I5d21bb3703f6fa567e79051391e25430dbf83d6b
Original commit hash: b43087927547f4158fa040e4eb7b18c87571972d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 2f04fa3150ea99cbbdd2be12177d159f575611a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.97

Hsd-es-id: N/A
Original commit date: Mon Oct 3 13:47:27 2022 -0700
Original commit hash: bf10c9b0fa810fca26910ba262b3e1bf095c4b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a42868b493b4c4ca6e978be98dd1bd2bac7e418e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:02 2022 +0800 
-------------------------------------------------------------------------------- 
BDAT for use with 4 SAGV points and metadata additions from BDAT v4.0.9 spec version for RMT+

[Feature Description]
Adding gSsaBiosResults Guids for 4 SAGV points, and allowing MRC to execute the BDAT training step at each SAGV point

[Resolution]

Package/Module:

[Impacted Platform]
ADL ALL

Hsd-es-id: 15011849324
Original commit date: Tue Aug 30 11:31:17 2022 -0700
Change-Id: I6db63053623c7a7fe936991b68ae343f9b6e7272
Original commit hash: eb0cf628bbd4a9b085e4842e475204a47162f439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 6541dada83c80277bbb0c657df180c0f083382dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3411_00

(cherry picked from commit af8f4c5c521ae6597793f23d1f4dd410375bdcc9)

Mon Oct 3 08:47:04 2022 -0700
Original commit date: Mon Oct 3 08:47:04 2022 -0700
Original commit hash: 1e22759882656928bb9e92670d89147a69d9ccb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4dc7d72c13bb1ea2fd740ba2634f266a00588db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:40:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 131

(cherry picked from commit 9a57fea0bd21e9d21ca01ff1b4e581cf804af28b)

Mon Oct 3 01:22:20 2022 -0700
Original commit date: Mon Oct 3 01:22:20 2022 -0700
Original commit hash: aec0cd87538ae71dc8c08cce8b20d7fffce8d32e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 43764ccc6890dd39e3f96fc8e51c3debbc0f9fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3407_00

(cherry picked from commit 476ef897d0f179d94c3d808c4de506c628e09f08)

Sun Oct 2 09:31:46 2022 -0700
Original commit date: Sun Oct 2 09:31:46 2022 -0700
Original commit hash: 1a1396f42b2ab0ee72f572dd0a51762942bd0b1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e0d9cd9b9443d3bb42fcb4f1e018eb05056331f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:56 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 130

(cherry picked from commit d85c67e78b124f5fa4cffe08e82169db5b5495c9)

Sun Oct 2 01:22:27 2022 -0700
Original commit date: Sun Oct 2 01:22:27 2022 -0700
Original commit hash: 042c0f64d48ed7f079dd1762141bd548429a0a76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8a545fe925ca455ea0f5900a7ea0447734590bb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3406_00

(cherry picked from commit 05909a1de3c71e2fe091ad1f791a7d3c7abf095e)

Sat Oct 1 08:47:05 2022 -0700
Original commit date: Sat Oct 1 08:47:05 2022 -0700
Original commit hash: 090887578bd8c0a9c5c8bcdf12c12429dfa4ddd1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed5634e5b38cf1c806ecb600c7fa01f132387664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 129

(cherry picked from commit 92d2a8183dcb3f313602836380389dcb3b27e738)

Sat Oct 1 01:22:06 2022 -0700
Original commit date: Sat Oct 1 01:22:06 2022 -0700
Original commit hash: 7e34444736351253c2c29e924c2285cde5735c86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c6e4f7f3405cc5a6255bfab3dea5adda4f317b56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:48 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] QuickSPI/Thc needs to support pre-OS use cases for TrackPad and TouchPanel

[Feature Description]
Quick SPI/Thc supports only Touch Panel devices and requires changes for other HID device like TouchPad
- Redefined HID parsing
- Distinguish between TouchPad/Panel/Mouse when processing Input Reports
- New Usage capblities for MOUSE/BUTTON OEMx TOUCHPAD
- Added relative Pointer support
- Skip Efi Touch Panel GUID usage when TouchPad device is detected
- Handling only reports with valid non 0 X and Y coordinates

Package/Module:
ClientOneSiliconPkg\IpBlock\Thc\QuickSpiDriver

[Impacted Platform]
RPL ADL

Hsd-es-id: 14017020972
Original commit date: Fri Jul 29 18:12:42 2022 -0700
Change-Id: Id1f2774e9ede55fb473f36b1179c0a009d3bc111
Original commit hash: fc57f3b009af422c5b6e4aef9ea0641ab56cde65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 09e06ceb6d45a493ddeee02aa23e5668ccefed86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3405_00

(cherry picked from commit e3cb312cdeeadcf2d8a196ee8aa6d773be09f91c)

Fri Sep 30 08:47:20 2022 -0700
Original commit date: Fri Sep 30 08:47:20 2022 -0700
Original commit hash: d7ae3471bd81ead2bd2e3603bcd5a6ce06f695da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d59bafd56cf0525eae3d40d694f27d59a73156b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add Rsvd items for all the UnusedUpdSpaceX on all UPD headers

[Feature Description]
optimize FV size by pointing out the unused space for people to use.

Package/Module:
AlderLakeFspPkg

[Impacted Platform]
RPL_P, RPL_S

Hsd-es-id: 15011860970
Original commit date: Wed Sep 28 11:23:53 2022 +0800
Change-Id: I0d6bcd688a2bdda96981412820c5f501b8324e8f
Original commit hash: 20631abff9824a293a1d5d9415d31da650774c7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 7fcf2ff0c3050b47121672f12016f1119661d660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:43 2022 +0800 
-------------------------------------------------------------------------------- 
Based on Display MUX report the capability via function 0

[Issue Description]
Based on Display MUX report the capability via function 0.

[Resolution]
Based on Display MUX report the capability via function 0

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16018206493
Original commit date: Fri Sep 16 15:45:39 2022 +0530
Change-Id: Ib2a05dbedc732322099f2f10b6b0dda0d54c8517
Original commit hash: e7ad8d22b376af26b53c7e0d5f0248864d2382a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: e07649e8c4d0128c1b40022a3cbc7547c1813445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 128

(cherry picked from commit 02b692468e5f5675afa90a226ce5c456c7a496e2)

Fri Sep 30 01:22:28 2022 -0700
Original commit date: Fri Sep 30 01:22:28 2022 -0700
Original commit hash: 805e77d0be957b60c639f1b062526021362d46e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a9d794aff2e27eb17bb57434b8414fd1387c6d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.96

Hsd-es-id: N/A
Original commit date: Fri Sep 30 00:51:15 2022 -0700
Original commit hash: ba14a62e1676d4aa56ce29b8585eb69fb7140902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b50c4193aaf297f23875cdb178c1c4e294187c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:39 2022 +0800 
-------------------------------------------------------------------------------- 
DQ mask update for comparison and disable self-refresh during PPR

[Issue Description]
During PPR, when a new error is found on a row that previously had an error, the
algorithm sporadically produces a "new failure in previously masked
range" message. This behavior happens because the length being passed
into MaskMatch is too small and only the first few bytes are being
compared.

Additionally, self-refresh being enabled can occasionally cause
unexplained crashes or MRR failures when testing.

[Resolution]
- Disable self-refresh at PPR entry, and restore it when PPR exits.
- Disable refreshes in MrcPprActAndDqLow.

Package/Module: ClientOneSiliconPkg/

[Impacted Platform]
ALL when PPR enabled

Hsd-es-id: 15011252524
Original commit date: Fri Jul 15 16:50:16 2022 -0700
Change-Id: I430053488a6d94f791e7d434673804d823ec4771
Original commit hash: c25b6eccb8de7cb727e374d251b9268695c3f65d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 55f8e95adfcc0f743061e40af5eba62799d56b3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:37 2022 +0800 
-------------------------------------------------------------------------------- 
SMBIOS V3.6 support - update smbios version number

[Feature Description]
SMBIOS v3.6 support with PcdSmbiosVersion update

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012036364
Original commit date: Wed Sep 28 15:18:44 2022 +0800
Change-Id: Ia1486d35741a7bff0f8324ada9dcb5e580dd930f
Original commit hash: 649b9ecb7016551e462acf60c2fbedac533796f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 8d2e2111a96979c21ef8d0392144bdcb106bf74b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:35 2022 +0800 
-------------------------------------------------------------------------------- 
Remove NVME res for ADL with RPL X-comp BIOS

[Issue Description]
Support ADL with RPL X-comp BIOS - nvme recovery code should not run on ADL-S native platform

[Resolution]
1.Skip the process in EntryPoint if run on ADL-S
2.Skip wdt timeout if run bkc-bios on ADL-S.
3.Disable nvme res according PcdIsAdlsNative PCD value.

[Impacted Platform]
ADL-S and RPL-S

Hsd-es-id: 15012029991
Original commit date: Thu Sep 29 21:58:04 2022 +0800
Change-Id: Ie3810ff6877eb24c7db6ae8a553edf85989f453b
Original commit hash: 8b83c63b9736984eaa871d22f893012f55199d3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 2a076dc2831cf8eaf3e1bdc4c205fdb6228631a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:32 2022 +0800 
-------------------------------------------------------------------------------- 
Code clean up

[Feature Description]
Package/Module: AlderLake board/sample/FSP packages

[Impacted Platform]

Hsd-es-id: 14017539699
Original commit date: Wed Aug 24 15:56:53 2022 -0700
Change-Id: I793d5d85c179fef95937094a93bd5dd25781ab4c
Original commit hash: a2cfbca77f8c3aec7ee19708492d7caa07c41552

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
ClientOneSiliconPkg/Product/AlderLake/ClientOneSiliconBuild.ini

================================================================================ 
Commit: c9909f1f01bed2cef6b4ae98c94b7a9a33029c34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3404_00

(cherry picked from commit e66124ec63c4c137fd13b84e29fefbc07d0ebfc9)

Thu Sep 29 08:46:57 2022 -0700
Original commit date: Thu Sep 29 08:46:57 2022 -0700
Original commit hash: 6322bfadf7a2a5bb4f135f64987c94b35390c9c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c42c4e12f25e69268fc146858fd77c37bdd330ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] RPL S 4+0 60/58W update PL4 value to POR 170W

[Issue Description]
BIOS need to be updated with the correct PL4 values
defined in latest Spec.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15012035937
Original commit date: Wed Sep 28 10:33:10 2022 +0800
Change-Id: I82679ca346c5a21e6e161617338d5c0f939918e7
Original commit hash: dd9a9fda9b8c8acaab71b55f846db0e71e3cebdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6e9892fa3f35687611c563b781de9ff51d80f36f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.95

Hsd-es-id: N/A
Original commit date: Thu Sep 29 02:12:45 2022 -0700
Original commit hash: d32daadd36c8b28b06ae04857f88f5920ad93999

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f2c843dea63ee0d5129e5a5e32ef02761c4b16c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 127

(cherry picked from commit 1c3644f3021e099514767c123de3c5d00b902bf2)

Thu Sep 29 01:40:54 2022 -0700
Original commit date: Thu Sep 29 01:40:54 2022 -0700
Original commit hash: e7cef34a944faa6d1a226ec046b83d73fecc119f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6a0cf5d50e5be175ef793ffe20031ae5059db743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update DDR5 SODIMM 1DPC 1R 5600 max frequency

[Feature Description]
Update DDR5 SODIMM 1DPC 1R 5600 max frequency

Package/Module: MRC

[Impacted Platform]
DDR5 SODIMM

Hsd-es-id: 22015883073
Original commit date: Thu Sep 29 01:31:30 2022 +0800
Change-Id: Ic8be21bd42b86837dad410a6211667c13040536f
Original commit hash: 70f4620d2f8f594484ab1e85b6a8b74c69980301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 971f47a6951fd2c9544095e01fd096a299bdb370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3403_00

(cherry picked from commit a1b822dba8c9c9e04f9553fe49db70aad7c2dafd)

Wed Sep 28 08:47:07 2022 -0700
Original commit date: Wed Sep 28 08:47:07 2022 -0700
Original commit hash: 58bc2eb593c3c07850a30a0666ce21ffe163ce77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85de13f9d9134cfcf41125e51e6895d7f716cb44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 126

(cherry picked from commit 0dc887b8a21bffc8eb78cbffcc963f0d6ac58592)

Wed Sep 28 01:25:33 2022 -0700
Original commit date: Wed Sep 28 01:25:33 2022 -0700
Original commit hash: 5df43b6c78ecd162557125a38ca7efd6b7814db5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9994f466d1f337e11afbebb0c198f5cb425bc721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3402_00

(cherry picked from commit 83375fc557bd2e451a1f1438fa680ee65806b550)

Tue Sep 27 08:47:06 2022 -0700
Original commit date: Tue Sep 27 08:47:06 2022 -0700
Original commit hash: f4e9cea9d967bfff4a0a201de024b797d06f1bc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: caf35d0377461b35c0af738aeb23c23dff0c74ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 125

(cherry picked from commit 451af8343dfbe7b09f9bf88abf473db0bce20cac)

Tue Sep 27 01:22:43 2022 -0700
Original commit date: Tue Sep 27 01:22:43 2022 -0700
Original commit hash: 33bdcdbdf44055194e34b38c0d9a8179ccf4a123

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f2c94369ecfd271720bb0452b4d43e30792fe089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:05 2022 +0800 
-------------------------------------------------------------------------------- 
SMBIOS V3.6 support - update CPU Socket type
-Added the Socket type for ADL processors

[Feature Description]
Updated the Socket information in SMBIOS Type4 Table

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ADL

Hsd-es-id: 15011830136
Original commit date: Mon Sep 26 11:18:24 2022 +0530
Change-Id: I7f21fd1b9b41642ae67bd1a7d97bd59126c417f2
Original commit hash: a2560480203cee8982d50e38abf3655b89c2fd4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 81ffc0eefb481e574491b5efab493f57d7bbca0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 124

(cherry picked from commit 510b441aeb9435fd5f0bdb8fbffb93d2d616d0af)

Mon Sep 26 01:22:21 2022 -0700
Original commit date: Mon Sep 26 01:22:21 2022 -0700
Original commit hash: 9e7efc5aabd6d08658ab303880c2bda0e34587ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d498cbdca5da44dd106d77c931a4f084758861d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:39:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS] AMO toggled when TBT is disable

[Issue Description]
ALL Monitor off pin raise only when FW CM mode, and in SWCM mode
should keep this to low, no matter TBT DMA controller is exist
or not.

[Resolution]
Change default value of template variable to low, and only raise
if TBT DMA controller is run in FW CM mode.

Package/Module:
PlatformPkg/Pep.asl

[Impacted Platform]
ADL/RPL

Hsd-es-id: 15012011164
Original commit date: Thu Sep 22 22:51:28 2022 +0800
Change-Id: Ia7ead4d4509ee1287ad8fad9e3b2b6b6a997e14a
Original commit hash: 4a7a98498af60f6494b8f2123f26f658e8c62bff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 71bcf2a24c36ea2d0fb7e3a85649fd77e02312a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3397_00

(cherry picked from commit ff50dce21aa9e4f08d0271af95d4c38685a9363c)

Sun Sep 25 08:46:46 2022 -0700
Original commit date: Sun Sep 25 08:46:46 2022 -0700
Original commit hash: c8a96299ce027f3af5277285ff0d99c94d73cf75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9da88667617271a69011382e9785566d14943e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 123

(cherry picked from commit 21d386ac90d88e7c861f07314b679ca143fe6007)

Sun Sep 25 01:22:15 2022 -0700
Original commit date: Sun Sep 25 01:22:15 2022 -0700
Original commit hash: bc4d78f1c510fd4473e7070b2aac57e706aef542

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 21a26ab399c7901bb102c122b1fe2fb2783c607d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3396_00

(cherry picked from commit 20b628eff0409871b22c3753a1ffbb9440d7447d)

Sat Sep 24 08:47:09 2022 -0700
Original commit date: Sat Sep 24 08:47:09 2022 -0700
Original commit hash: 36a50ab4e26ec5ae7dfd527084be11e16744ad3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 435400fb45f7dc9e455981dcd770a787cb64d3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 122

(cherry picked from commit 7ab079451a476174a9a6f64c66b2cb8a9cd093a0)

Sat Sep 24 01:22:47 2022 -0700
Original commit date: Sat Sep 24 01:22:47 2022 -0700
Original commit hash: 63668d3bd2b6f0be518980aeeb7f58e9e4162c05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ab39fac9afc3c58ada56108c3e676a9d6b91f636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:50 2022 +0800 
-------------------------------------------------------------------------------- 
[OC]Correction in Voltage Target value for VF per-point programming.

[Issue Description]
While programming VF per-point offset, voltage target value should be
zero to avoid pcode failure.

[Resolution]
1. OC Command 0x11 is used to program VF per-point offset setting.
For per-point programming making Voltage target value as zero to avoid
pcode returning failure.
2. In BIOS setup menu, hidding Voltage Target mode and value when user
is selecting per-point VF programming.

Package/Module: ClientOneSiliconPkg, AlderLakePlatSamplePkg

[Impacted Platform]
ADL, RPL S, H

Hsd-es-id: 14017526005
Original commit date: Thu Sep 15 16:14:27 2022 -0700
Change-Id: If2f03b3bd46c74bdf17c9730a8217ecb0dfdcbc9
Original commit hash: 2e72d1a4baafefeaa990286549919d590d498ef1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 981ba615d8d4b0d9b9dead521feeb6e6298e37f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3395_00

(cherry picked from commit bde43e8c8f406db13edec27abfccd135d0af871a)

Fri Sep 23 08:47:04 2022 -0700
Original commit date: Fri Sep 23 08:47:04 2022 -0700
Original commit hash: 6ad29445645fe899dc07f7d3990d70dd8de2043a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ac63b31a50fcb4f0471187d06f9e319aafd87e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 121

(cherry picked from commit b43a64c8651d1669cbd767fb3cf5abc62d158b79)

Fri Sep 23 01:35:12 2022 -0700
Original commit date: Fri Sep 23 01:35:12 2022 -0700
Original commit hash: 159d5531b49f5e6a3a2ea6a65ec15d47f5ce4da3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ba2b8ed9b76d2df89eeac875cd0adcbffc29a9e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:45 2022 +0800 
-------------------------------------------------------------------------------- 
FUSA: separate fusa core capability and fusa capability

[Issue Description]
Inject ECC doesn't work due to not enable the
IopFusaOverrideProgramming.

[Resolution]
Inject ECC feature depend on the FUSA core capabiltiy to enable the
IopFusaOverrideProgramming, and it doesn't depend the fua capabiltiy,
so separate the fusa core and fusa capability support check.

Package/Module:

[Impacted Platform]
ALL, Y, U, S, H, etc.

Hsd-es-id: 15011966787
Original commit date: Fri Sep 23 09:33:27 2022 +0800
Change-Id: I57a0844771d85570193376c0ecf583170b175258
Original commit hash: b61891400aa596272c029c4d2970be0a0ddd98f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/FusaInfoLib.h
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 801305d51ea99009526acb9ac2accd3b0e9ab590 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3394_00

(cherry picked from commit 6db03929682d80487fa3f1282f4e54945729273c)

Thu Sep 22 08:47:07 2022 -0700
Original commit date: Thu Sep 22 08:47:07 2022 -0700
Original commit hash: 2ef647fcc8b0fa229b79e19f2ad909589a46dba1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3339daa724913c65d000e76bc5ef9ddcc4a8896e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 120

(cherry picked from commit fef59d4f91845383ca2cf9422c6e2803f55fcb7d)

Thu Sep 22 01:23:42 2022 -0700
Original commit date: Thu Sep 22 01:23:42 2022 -0700
Original commit hash: d147db6fe481e10d15d8b84b03ae07e5b3f83315

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5c9d27f228c40f6c6c01271511df6773fdc6eb71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:36 2022 +0800 
-------------------------------------------------------------------------------- 
RPE/LPE Avoid 3 times retry for SSD erase action when no device connected.

[Issue Description]
The original code will retry 3 times for SSD erase action when no device
connected.We need to avoid the 3 times retry.

[Resolution]
Clear CsmeEraseActionBitMask when no device connected.

Package/Module:
AlderLakePlatSamplePkg\Features\Rpe

[Impacted Platform]
RPL, ADL

Hsd-es-id: 16018021583
Original commit date: Tue Sep 20 16:08:46 2022 +0530
Change-Id: I94fde0637348fd876ed734fe316739570e99c041
Original commit hash: d80e8415c58050efcc95083439b83c9d9e61a232

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: 1563462f9601def9fb8d3cf18e2357e477ad87b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:35 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Fix for Build error from ClientOneSiliconPkg when OPTIMIZATION is off.

[Issue Description]
When Build Optimization is disabled, we get the "unresolved external symbols __aullshr" build error due to compiler issues.

[Resolution]
As the structure named: field is defined as UINT64, it is causing the issue.
According to UEFI standards Bit fields may only be of type INT32, signed INT32, UINT32, or a typedef name defined as one of the three INT32 variants.
Hence changing the structure to UINT32 is helping in resolving the issue.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ADL

Hsd-es-id: 22015814523
Original commit date: Tue Sep 20 04:38:53 2022 -0700
Change-Id: I870ea571012d60ef8bcb97e6108b4d7b0aa9ba4e
Original commit hash: 7e9204d85b575e1dcc77757621a8b40b6515a416

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TelemetryLib.h

================================================================================ 
Commit: d3e8552f25cae87d3d7bce9acbcb04e3ea38f16d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:33 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add RPL-P support for Disable TCcold.

[Feature Description]
Need to add RPL-P support for functionality to disable Tccold Handshake

[Resolution]
Add RPL-P support for functionality to disable Tccold Handshake

Package/Module: ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

[Impacted Platform]
ADL, RPL-P

Hsd-es-id: 22015827774
Original commit date: Tue Sep 20 16:14:23 2022 +0800
Change-Id: I84b03b954b8bc6335a5a6d3c73c17eca91b84124
Original commit hash: f852fd05217c503730106e9cd2c067e05e28c2d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f9f417c82a89532801b6a0a9e4b936c10682c262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3393_00

(cherry picked from commit fc2a297ecfb0a4fa89f2525549a98395c38b4210)

Wed Sep 21 08:46:57 2022 -0700
Original commit date: Wed Sep 21 08:46:57 2022 -0700
Original commit hash: 3860fae9406ae3726615895a0657535a86f92d75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ef88904cb600d8fc508f4107e84c66742ad2430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:29 2022 +0800 
-------------------------------------------------------------------------------- 
SUT is not booting to OS with Debug IFWI
[Issue Description]
Observed issue after doing windbg Bios settings got hang at PC -1092

[Resolution]
Align region to power of 2.

[Impacted Platform]
ADL N

Hsd-es-id: 16018226416
Original commit date: Wed Sep 21 12:09:17 2022 +0530
Change-Id: I219684df1031f89da4be31f9e7476435a1868de5
Original commit hash: e8315352cf4765a8486ffa85e98e6e2ed7e3e90f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: 8b65cccc5b0bad572c1b4bf541dbf874163c5325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 119

(cherry picked from commit e942178abba342648478d2b18ac7d6be953fccf4)

Wed Sep 21 01:30:26 2022 -0700
Original commit date: Wed Sep 21 01:30:26 2022 -0700
Original commit hash: c48102a4859b5a79f95118f3b0a224cefbba5650

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0d2ff92a90b4a86dc747a52c632bd61325d3ed5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.94

Hsd-es-id: N/A
Original commit date: Wed Sep 21 00:56:23 2022 -0700
Original commit hash: 29525d519f095b33ad94000d3ca1f473b74e2554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bdce218bfc0503e214ef83dd86a46d724457644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:24 2022 +0800 
-------------------------------------------------------------------------------- 
RPQ_merging - MRC configuration change request update.

[Feature Description]
use the below configuration:
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

[Resolution]
set below fields
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011995196
Original commit date: Tue Sep 13 14:32:08 2022 +0800
Change-Id: I33b173c1b54d7a1de8f6ffbb5d3b1fb3ed4dfe16
Original commit hash: 3228a9b7f42422506bfe0c64f8875c775072e2f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bce5cc0beb551b28b9e21c46e8239d2ee15022af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.93

Hsd-es-id: N/A
Original commit date: Tue Sep 20 21:26:57 2022 -0700
Original commit hash: e1cfb478c6270cf879e7aaf48eff123fbf0a792b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 661623f8751a181259581bfd2a3a98a53643f846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:21 2022 +0800 
-------------------------------------------------------------------------------- 
RPQ_merging - MRC configuration change request

[Feature Description]
use the below configuration:
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

[Resolution]
set below fields
Register Field Dyn+no_reuse
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge 0x1
MERGE_REQ_READS_PQ_0_0_0_MCHBAR enable_rpq_req_merge_reuse 0x0
mcscheds_spare_0_0_0_mchbar spare_wr_v[4] 0x0

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 18024141559
Original commit date: Tue Sep 13 14:32:08 2022 +0800
Change-Id: I33b173c1b54d7a1de8f6ffbb5d3b1fb3ed4dfe16
Original commit hash: c007d2d9ecdd8bc8a2d354e9a3e3c14e6c2c8f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5a78ae047cf571d811e1f765e4cc2ccd304eb58d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:20 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000424

[Feature Description]
Updating microcode to patchID 0x424

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16018274268
Original commit date: Tue Sep 20 11:16:44 2022 +0530
Change-Id: I82669d0c39805f6db19f74db623b2ebae3bf4bdb
Original commit hash: ddbedcdbe23f9e1ef1ac7393c80c320cb1b20866

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c763cfac79c5f2f118f205c458fbd0506bfdef11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:18 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-PX] Set correct GPP F21 for KeemBay device

[Feature Description]
Refer to RPL-Px RVP design and the rework for KeemBay on
WWAN M.2 port. GPP F21 is used for full card power off
instead of F15.

Package/Module:
AlderLakeBoardPkg/BoardInitLib

[Impacted Platform]
RPL-Px.

Hsd-es-id: 15011987690
Original commit date: Tue Sep 20 15:56:02 2022 +0800
Change-Id: If221f852604d03162f7f51c257c52da372c03964
Original commit hash: 170467a871f748214f1e9ac8fd4bb871ace85313

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: fb187ee6d4fa60384d70b35285158d5c12953bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3392_00

(cherry picked from commit 309924fa85740f529ce8487bee36717d69204720)

Tue Sep 20 08:47:01 2022 -0700
Original commit date: Tue Sep 20 08:47:01 2022 -0700
Original commit hash: ff17c58bd6f6a28335eab64d82b56391530e9ec9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eedff04d686687ad8a26d9c8335b1f1b8eb8da83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch update to version 0x26 for ADL C0

Package/Module:
Microcode/m_07_90672_00000026

[Impacted Platform]
ADL-S

Hsd-es-id: 22015827734
Original commit date: Mon Sep 19 22:31:12 2022 -0700
Change-Id: If4420a62fbecec2f1f7dfad1413cd802baa397b5
Original commit hash: 653ed03ac98ab520734c35cd960f2b9fe2c21915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ee254e40209d3e988e9e22458895fec11e49b16b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 118

(cherry picked from commit 4d6ad0aadc03b8a7a49c92e91681af70b83a59c2)

Tue Sep 20 01:22:32 2022 -0700
Original commit date: Tue Sep 20 01:22:32 2022 -0700
Original commit hash: 4449380afda71416adaace4c7353ba2bacec20d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 15201d5e6632717ffec8566a140bb56b33c537ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.92

Hsd-es-id: N/A
Original commit date: Mon Sep 19 21:59:59 2022 -0700
Original commit hash: 4e11d9466aef51e57e7204ec58bc1273d4183797

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8eb6de85a34409bfe8007157c8521951850ced0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:09 2022 +0800 
-------------------------------------------------------------------------------- 
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode

[Feature Description]
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode.

[Resolution]
tRDRDSG, tRDWRSG and tRDWRDG update for BG mode.
Reduce tRDWRSG by 8
Reduce tRDWRDG by 8
Reduce tRDRDSG by 8

Package/Module: MRC

[Impacted Platform]
LP5/x BG mode

Hsd-es-id: 22015822727
Original commit date: Tue Sep 6 16:26:40 2022 -0700
Change-Id: If0fb54b72db022823007d67ee20bcd45f5d84d81
Original commit hash: b0dd2c33fffd85802afd62d92f1ceff8c4448e0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: cdafd5b303b9bf66c8f3a15c3c101a64238050e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:07 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.91

Hsd-es-id: N/A
Original commit date: Mon Sep 19 20:57:34 2022 -0700
Original commit hash: 3e46a468b1cde05bf7c76c5db49db45fc7bc815e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c83b3a248a36e385db233765f4689e417a6da99e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:06 2022 +0800 
-------------------------------------------------------------------------------- 
Add Jedec Init after DDR5 hPPR

[Issue Description]
DDR5 may have unstable DRAM status in some cases just after hPPR execution

[Resolution]
Add MRC reset after DDR5 hPPR execution

Package/Module:

[Impacted Platform]
ALL DDR5 when PPR enabled

Hsd-es-id: 14017139119
Original commit date: Thu Jul 28 19:13:51 2022 -0700
Change-Id: I9693f9eccdc8236e1dbe76f71547e28443dad2ff
Original commit hash: 8f3db3842f7104d5d5ede57db497dcfed8ab1977

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: c45bc4bf306cc1735aa5535df273d4930a4f166c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.90

Hsd-es-id: N/A
Original commit date: Mon Sep 19 18:05:42 2022 -0700
Original commit hash: 751f8f0be903b621dc3194925e3efe209a95189c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6dc3f0f1caa0c8f6eef92246905381aadd9c491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:03 2022 +0800 
-------------------------------------------------------------------------------- 
Extend the LP5 DCA training range starts from -7 to 7

[Feature Description]
Extend the LP5 DCA training range starts from -7 to 7

[Resolution]
Extend the LP5 DCA training range starts from -7 to 7

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22015822824
Original commit date: Thu Aug 4 20:44:40 2022 +0800
Change-Id: Ibcbd0271bb728be63a0f3f3ce2107ec5abb68807
Original commit hash: 03393fb95a51892446ff8b300a6114584295e3a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h

================================================================================ 
Commit: 1964930b1386d72d68f91ee63073946373225b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:38:01 2022 +0800 
-------------------------------------------------------------------------------- 
Change to EFI_NOT_FOUND when NVMe and ATA are not detected.

[Issue Description]
The original code will set success when NVME and ATA are not detected.

[Resolution]
Set return EFI_NOT_FOUND when NVME and ATA are not detected.

Package/Module:
AlderLakePlatSamplePkg\Features\Amt\Library\SecureEraseDxeLib

[Impacted Platform]
RPL

Hsd-es-id: 16018021583
Original commit date: Fri Sep 16 11:57:51 2022 +0800
Change-Id: Id9d41487e94c322ee3cc43deb1ff00ddc5cb0452
Original commit hash: f0fb8e3a11b2fc46d2618f70070df491839ccc0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 53109e812db3527f58c74e194cc691aeeae0739b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.89

Hsd-es-id: N/A
Original commit date: Mon Sep 19 10:51:36 2022 -0700
Original commit hash: 7148f2bc795c29ad441a7fd0220f703effc28c1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e28d8c7c03144ffec7ee19907dc5247c6ef730d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:57 2022 +0800 
-------------------------------------------------------------------------------- 
Enable 5600 for DDR5 UDIMM 1Rx8

[Feature Description]
Enable 5600 for DDR5 UDIMM 1Rx8

[Resolution]
Enable 5600 for DDR5 UDIMM 1Rx8

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 18024081836
Original commit date: Fri Sep 16 04:58:23 2022 +0800
Change-Id: I2e01995bff37159b28c600b9356f8ac8e857b15f
Original commit hash: 8ea1a9b584e7fff91bf38bec3825138c512451cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a3c37a5a6bc49a66f91e0dcc8c8591053623d7df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3391_00

(cherry picked from commit abe0189d61fe05dbfb7de6db371b69d29d26788a)

Mon Sep 19 08:47:06 2022 -0700
Original commit date: Mon Sep 19 08:47:06 2022 -0700
Original commit hash: 56688ef87bc9541ef70183d17cb921e15e3f7584

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b5a572625135d453e1c6c3093948ac36da1e91f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 117

(cherry picked from commit 8da08db0a2be356dcf873853a3945a16d37efe7f)

Mon Sep 19 01:22:49 2022 -0700
Original commit date: Mon Sep 19 01:22:49 2022 -0700
Original commit hash: 7fe54a63f1f7bbcf4d036c21d1b4eb5f92760e25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c9469b363c38e328c318c1e754761541610b9e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:52 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Support ADL with RPL X-comp BIOS - integrate CSME and fix existing bugs for nvme recovery"

[Issue Description]
[ADL-S]: When stay in OS or BIOS about 4 mins SUT will go to S5 state and can't wake up with release bios

[Resolution]
Package/Module: AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery

[Impacted Platfrom]
ADL-S

Hsd-es-id: 15011955084
Original commit date: Mon Sep 19 13:25:28 2022 +0800
Change-Id: I65626c9dae06459cae2de8838df6094faaf0f3c5
Original commit hash: 7392ae33e8bd641e24c9ce33882288506dc07767

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: 89b5bd1bc2db1d5cdf37498c1a79e3f8cd6fb90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Disable PT (in all LPs) before 2nd patch load & Reenable after patch load

[Issue Description] or [Feature Description]
There is a MCHECK failure if PT enabled before 2nd patch load.
Pre-MCHECK requirement is to disable PT just before the 2nd patch load.
It will be re-enabled after it.

[Resolution]
With this patch, We can still have PT enabled in BIOS, but need to disable it
just before the 2nd patch load. It will be re-enabled after it.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
All RPL die SKUS

Hsd-es-id: 15011971845
Original commit date: Thu Sep 15 12:00:52 2022 +0800
Change-Id: I5bff880a1f1c53d3b249926bb640dbb59a8fbcbb
Original commit hash: f9560942aae066a25376021921673d4a801c4a63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 78c74a3f2ad5e3ecb1f4559e7a811cb8fb45dac1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3387_00

(cherry picked from commit a860e181f6000cb44b10743484c3aa280e69aedd)

Sun Sep 18 08:47:23 2022 -0700
Original commit date: Sun Sep 18 08:47:23 2022 -0700
Original commit hash: 536c330eae9d0eb4f8696fae75c676169628ce29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53597b3bc89ce59cf45019d96dd7ba68320265a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 116

(cherry picked from commit e1769df5032fcd59d94c59dfac6b76be8f3701d7)

Sun Sep 18 01:21:55 2022 -0700
Original commit date: Sun Sep 18 01:21:55 2022 -0700
Original commit hash: 08dd39c01d069d66a30799d154e0a9e2e4dc08ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8c8cfb8dcb7563562cf8380016c0047e8eb476b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3386_00

(cherry picked from commit b1e94c111df07fc59a4f7100cdfc734436d9ff0c)

Sat Sep 17 08:47:03 2022 -0700
Original commit date: Sat Sep 17 08:47:03 2022 -0700
Original commit hash: 536a4de6cad84e48993460915021fa190dda0847

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44b147a6a6bd0952e9eba3370f90d124130226f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 115

(cherry picked from commit 691ae9ca977e48be083d784228c707efa86c35e8)

Sat Sep 17 01:22:28 2022 -0700
Original commit date: Sat Sep 17 01:22:28 2022 -0700
Original commit hash: bd79a35ee2f037c30f9f045d19b325ecf28e5f64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a5d6bd3a7dcd6e34d697db1586d6b5adbfe788c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3385_00

(cherry picked from commit af37771c0a40fa530bd473b9ad177fb7bf32e0d8)

Fri Sep 16 08:47:00 2022 -0700
Original commit date: Fri Sep 16 08:47:00 2022 -0700
Original commit hash: ff700c76dc130cfae48c529b0e79e579f1338f0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2182589c0d45325cedf324917f7a18ce614e03ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:37 2022 +0800 
-------------------------------------------------------------------------------- 
Code clean-up

[Issue Description]
Code clean-up

[Resolution]


Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024018624
Original commit date: Thu Sep 15 16:38:31 2022 +0200
Change-Id: I36dae5f61bc9bf7232fc481bda1ed7082641289b
Original commit hash: 2228c04b24f20410166324be65a2a46c8ebe1e8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf

================================================================================ 
Commit: 0e8c1dc902f92dda71e9dc0ae540bad88ff4069d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 114

(cherry picked from commit 15d39f4561a590e3b922e89d753407aa80bdc839)

Fri Sep 16 01:22:52 2022 -0700
Original commit date: Fri Sep 16 01:22:52 2022 -0700
Original commit hash: 7f6cbb6ba5d094ae15381d937ffd4240090590f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 72d2679336d511c3505b9ddfb7eb026417a87d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:34 2022 +0800 
-------------------------------------------------------------------------------- 
Check the value of EpNum before accessing the EpHandles.

[Issue Description]
EpNum shouldn't larger than (16 * 2), since basing on the usb
protocol, a USB device can only have up to 32 endpoints
(16 OUT and 16 IN).

[Resolution]
Check the value of EpNum before Using EpNum to access data.

Package/Module: AlderLakePlatSamplePkg/Features

[Impacted Platform]
ALL.

Hsd-es-id: 22015741675
Original commit date: Tue Sep 6 16:40:22 2022 +0800
Change-Id: I92ea795770e0e9a0cb51d83fd98e55dff0747375
Original commit hash: ace125df2a1c33878108f1157fd556c81aedd8eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c

================================================================================ 
Commit: 9d7cd3ee71e8078c5c9a7c13c11109c315d945a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3384_00

(cherry picked from commit e853f8285ad34211fdcea43206f2398caa8984bd)

Thu Sep 15 08:47:21 2022 -0700
Original commit date: Thu Sep 15 08:47:21 2022 -0700
Original commit hash: a5cfcb638e2e79c09255420483a8a5be4250f54e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc06e954dcc55d37ecc1a802a51c19b0e18200f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 113

(cherry picked from commit 752f856e6d8625a02c712b61197b11a397a287e3)

Thu Sep 15 01:22:50 2022 -0700
Original commit date: Thu Sep 15 01:22:50 2022 -0700
Original commit hash: 55ceecf80fa583f85c39b039e48ecc9690600b68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 040f4bd02a1644f1e58f978b1f54cf58a077f042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:28 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO] Updating K11 for SSD1 and H16 for SSD2.

[Feature Description]
Updating K11 for SSD1 and H16 for SSD2.
To solve S4 resume abnormally or occurs BSOD when resume from MS when 2 SSDs connected.

Package/Module: AlderLakeBoardPkg/

[Impacted Platform]
RPL HX Mobile AEP

Hsd-es-id: 16018064158
Original commit date: Fri Sep 2 15:11:49 2022 +0530
Change-Id: Id4c23efa79e6c6be391e3fb03ed505688f510edd
Original commit hash: 4a9679ef7a7c331ea69a01e6e539958a74ffcc9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: e47043a9fa49c80f74dd1a5a8d51311ed4f0291b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:24 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.88

Hsd-es-id: N/A
Original commit date: Wed Sep 14 08:56:43 2022 -0700
Original commit hash: 6d1cc0e4f6bfc578e61e3af499dc4f59bc1168cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 323dcdc2521b6e66a56a519e682ac8153d056a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3383_00

(cherry picked from commit 05ba3b4d4a96210a46eb4a98c9dd06cf78af6211)

Wed Sep 14 08:47:05 2022 -0700
Original commit date: Wed Sep 14 08:47:05 2022 -0700
Original commit hash: 508d584fb9d1f3e58c67c9d737f9e4dcf206f05e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3582cf1b6c80a79be6cda58722123e9506a04749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:21 2022 +0800 
-------------------------------------------------------------------------------- 
Add DDR5 DFE Gain support

[Feature Description]
Add DDR5 DFE Gain support

[Resolution]
Add DDR5 DFE Gain support.
1. Add a setup option "DDR5 DFE Gain"
2. Its value has 0 ,1 , 2 , 3, 9 which is equal to -1, 10 which is equal to -2, 11 which is equal to -3.
3. By default, its value is 0.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011285950
Original commit date: Mon Apr 18 01:18:51 2022 +0800
Change-Id: I31d63678a2c0273594da2ecb69c90e938e670b67
Original commit hash: cfd33ac6cd86af408d3b428de4f00521d6365c33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 59cde7cf7a53edf96ea1303e1464bf6996008d5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:16 2022 +0800 
-------------------------------------------------------------------------------- 
SUT shutdown in 5 minutes after initiating LPE/RPE SSD erase

[Issue Description]
When resiliency feature is enabled, it sets EC watchdog timeout in
5 minutes. If SATA SSD erase command requires long duration,
it will hit the timeout.

[Resolution]
If RPE/LPE is requested, resiliency functions should be skipped
since the backup files in storage are going to be wiped out.

Package/Module:
PlatformPkg/RPE

[Impacted Platform]
RPL

Hsd-es-id: 15011908560
Original commit date: Mon Sep 12 15:05:10 2022 +0800
Change-Id: I9ef199ce67156a7f5a0656f2bae7569bae4f07df
Original commit hash: 0abfdb43f9d2db2053476c30303b4647f452f919

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 418545aedd4f8b6dbea417d8a9553e2587b0140b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:15 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS cannot execute keyboard lock continuously

[Issue Description]
BIOS cannot execute keyboard lock continuously.
Keyboard lock will succeed the first time but fail after the
second

[Resolution]
Whether FlagVariable exist in AmtConsoleVariableGuid
BIOS need to save the ConIn in GlobalVariable and clear it.

Package/Module: DxePlatformBootManagerLib

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15011951457
Original commit date: Tue Sep 13 15:24:50 2022 +0800
Change-Id: Ib18ed6c34f1a3fe5df37c9469bab59af48d39cf2
Original commit hash: ff69461e0d5f1a0809a651d8c74854c67be98151

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 869917f361fd2277792941c817b37f4078937f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 112

(cherry picked from commit 97209f7a02336a831baff788bec451759e481be4)

Wed Sep 14 01:21:37 2022 -0700
Original commit date: Wed Sep 14 01:21:37 2022 -0700
Original commit hash: b4bbae4d36a2cf9e7503b11327346008e5d37be9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 44f3b4b35c1ca7942d79a30c78aa4ff00c560a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:12 2022 +0800 
-------------------------------------------------------------------------------- 
[Title]
[RPL-HX DT Mini] AEP Bios support MRC issue

[Issue/Feature Description]
Fix the memory-down support.
Use a custom SPD table for the board so the MRC code will react properly.
Set the SPD addresses to zero for each memory channel in use.
Unused memory channels must have a value of 0xFE in the SPD table.
This prevents the MRC code from training on every boot.

[Resolution]
Unused memory channels must have a value of 0xFE in the SPD table.
This prevents the MRC code from training on every boot.

[Impacted Platform]
Raptor Lake S, AEP.

Hsd-es-id: 22015768705
Original commit date: Thu Sep 8 10:28:09 2022 -0700
Change-Id: I26f006f707d9b8cf7a755cc1d9ada946a0f24e59
Original commit hash: 752752b1758fb851bf3d778af15b4e3fa15cb514

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 87feab0be24892c79591b17620bf5dc277646bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3382_00

(cherry picked from commit 8015e3d0dc2619b2049ad83021cf27d4fcfa64ce)

Tue Sep 13 08:47:03 2022 -0700
Original commit date: Tue Sep 13 08:47:03 2022 -0700
Original commit hash: d359174473ce71bb50e5fdd69bc9b879f6fb0273

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a8a0b997a095a6d92aa77c314402c3336fa7e31f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:37:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 111

(cherry picked from commit 834c81ae6d0b4140e6beebf1b42a48d7ffcb5cc4)

Tue Sep 13 01:22:23 2022 -0700
Original commit date: Tue Sep 13 01:22:23 2022 -0700
Original commit hash: 644169a6a6417186328d7d6e09b818c4d0cd841c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eec3b7b48494c6158cfbad8875a687822d4d7889 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3381_00

(cherry picked from commit ce613b8196943e899a01be80c1ce3bc60fc0432b)

Mon Sep 12 08:48:26 2022 -0700
Original commit date: Mon Sep 12 08:48:26 2022 -0700
Original commit hash: f29b88ed78acd30ff037ec208c7a252e078294c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e794049bbcc40de5a0f384448d9dcc52056e8ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:58 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Fix Daily build fail bug

[Issue Description]
Daily build fail for External ADLN target.

[Resolution]
Add Pcd RPLP support check.

Package/Module:

[Impacted Platform]
RPL-P, ADL-N

Hsd-es-id: 14017270813
Original commit date: Mon Sep 12 14:54:06 2022 +0800
Change-Id: Ia1abc273e83cdb041ac6e7ad939ca38bd7efae9f
Original commit hash: ebcaa53887b40279bf77d924db0bf7af7db9ce77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 0af902b210b77416e861f3898d322a65bc5d8a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:56 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 110

(cherry picked from commit 4c58d2b922152a48196af7b8a6902e273968942e)

Mon Sep 12 04:33:17 2022 -0700
Original commit date: Mon Sep 12 04:33:17 2022 -0700
Original commit hash: 0d6c413842f2443cdf6371d3d5fce605e8a0db99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 493e02dd8c999709fba3dc0613344e9eaa2a36d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:53 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.87

Hsd-es-id: N/A
Original commit date: Sun Sep 11 18:57:48 2022 -0700
Original commit hash: 8d5efc57c4a2f44c7fef9f152c439e0911f92b3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb142492b370a5d26e61b2bf4ad670d83302a607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:52 2022 +0800 
-------------------------------------------------------------------------------- 
Change tZQCAL/4 to tZQCAL/2 for DDR5 and LPDDR5

[Feature Description]
Change tZQCAL/4 to tZQCAL/2 for DDR5 and LPDDR5

[Resolution]
Change tZQCAL/4 to tZQCAL/2 for DDR5 and LPDDR5

Package/Module: MRC

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011939962
Original commit date: Sun Sep 4 14:48:29 2022 +0800
Change-Id: I66e60f9591b6c7b2b0d591ef56343ee064daa66f
Original commit hash: c3150ab142dadc06545c64ef2fe3559e01be56be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 9f0a149536ac8daccbf00b681a756d90eedbd03e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3377_00

(cherry picked from commit 1369fe8b50297690a4b1716f774e4bd1a11c3306)

Sun Sep 11 08:47:43 2022 -0700
Original commit date: Sun Sep 11 08:47:43 2022 -0700
Original commit hash: 11cb04bd2037fcb5cc58fb03b2c1907728b079c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 008745994ffa5a25d29e01cbc43c046ad2bfdcce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 109

(cherry picked from commit f829a8357092b9d7ba89e20b6c5fd283d0a3b861)

Sun Sep 11 01:23:23 2022 -0700
Original commit date: Sun Sep 11 01:23:23 2022 -0700
Original commit hash: 4879574c08bfdd328555dc2b8e7b2b0f7d503d12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a07d295fba0b3af4b893d1b699e692db3fc15a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:46 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x7

[Feature Description]
Add uCode m_c0_b06a2_00004107.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Thu Sep 8 15:54:54 2022 +0800
Change-Id: I8d1d859f17291e9720d6b7d00ff2e618de76ad79
Original commit hash: 78673b272028d62cf5a0bfc5886b0338f1cab1ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 54eacccee20da2f73e6b27ace4e755717589611f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]Set HSAAIM=1 to support UX-States

[Issue Description]
USB Gen2x2 connection block C-states to C2 only.
The issue is happening with both ADL/RPL CPUs.

[Resolution]
With USB x2 connections, xHCI tracks x2 speed differently than x1
speed, and thus end up asserting run_125 signal that blocks C-state.
Set the HSAAIM = 1 through BIOS irrespective of connection type.
This change is only for RPL.

[Impacted Platform]
RaptorLake-P

Hsd-es-id: 14017270813
Original commit date: Thu Sep 8 14:34:51 2022 +0800
Change-Id: Ief2a78439e7d7c8ec101ab3a0f8116d52b6b3459
Original commit hash: 56412acb6c491bc2e8a484c73b2237e79c5a2ce1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d39af49239277daafd2b8f47574e3c300272d0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3376_00

(cherry picked from commit f82b6d5840eb6b24a78a8f6b0157ce83dd0eb26a)

Sat Sep 10 08:47:51 2022 -0700
Original commit date: Sat Sep 10 08:47:51 2022 -0700
Original commit hash: fa81b36b51322e8f1359d7155d9bb0aa9abb289b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 574b5a69ba936285353d6fe76a78b82a815e9017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 108

(cherry picked from commit 05e5d00c1da65bb17bdb0f8061900ade155b817c)

Sat Sep 10 01:25:16 2022 -0700
Original commit date: Sat Sep 10 01:25:16 2022 -0700
Original commit hash: e769e09924a4ab07cfdded854d653e9efb5a5d87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 598238d7f6000f7a7f226e0d9d9b0271399d8625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3375_00

(cherry picked from commit bdbe249e8e5d687b2b707d9f801cae0a8c34e4f2)

Fri Sep 9 08:46:59 2022 -0700
Original commit date: Fri Sep 9 08:46:59 2022 -0700
Original commit hash: cd9ea37dac58c24fbd7d6c887d79474e2e7a27ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08e4665160831c0d6f5d74ea9afd1ea4352c46e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 107

(cherry picked from commit 8cce4408b57733094595a548493a838568188cff)

Fri Sep 9 01:22:11 2022 -0700
Original commit date: Fri Sep 9 01:22:11 2022 -0700
Original commit hash: 47922bda707bf5968d6796781c37aed30023d065

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 269f86b967e555c3f5288979122663a537078c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:32 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10e

[Feature Description]
Add the Ucode 0x0000010e for B0

[Resolution]
Add the Ucode 0x0000010e for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15011923020
Original commit date: Fri Sep 9 11:47:26 2022 +0800
Change-Id: Iea8c4ea1363ee4d11872131737f5380942798c2e
Original commit hash: 0095fdba829f15b1cb86cc555749e7727a09f6b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dae74c7c425a6f29eb20b7f55ec499eb3c53dba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:30 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Updating GSPI1 clock frequency as defined in PDG

[Issue Description]
GSPI1 clock frequency(14MHz) set in cvf.asl is violating max frequency as defined in PDG

[Resolution]
Currently SPI Clock is configured to operate at 14MHz; whereas as per PDG specification document, the GSPI1 Clock should not exceed 9MHz.

Package/Module:
BoardPkg/ACPI(CVF Specific)

[Impacted Platform]
CVF supported ADL and RPL platforms.

Hsd-es-id: 16018106734
Original commit date: Tue Sep 6 13:40:55 2022 +0530
Change-Id: Ic3a97c8edc1adfb1b8241905ac6f42ec8e19bb5f
Original commit hash: b6ecf63e383f2d6a528429dfc408f1aa6b43d100

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 1fbe872d28d37eb2085a4f1a3312277032f04276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3374_00

(cherry picked from commit 598f83581bf8d06a32e30309a18814bb83e4454f)

Thu Sep 8 08:49:04 2022 -0700
Original commit date: Thu Sep 8 08:49:04 2022 -0700
Original commit hash: 274d839fffe66780aec0156e01276b226c28e498

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f3a34c39284f5233e57bab1559641306e63d4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P][Audio][SNDW-ACX]: Swap codec mapped to SNDW-1 and SNDW-3 links

[Feature Description]
Need BIOS changes to swap codec mapped to SNDW-1 and SNDW-3 links
when using RPL-P RVP and Gen3.x AIC in SNDW-ACX config

[Resolution]
1. Create a separate configuration of SNDW links mapping to OEMx
for the RPL-P based on PCD.

Package/Module:
AlderLakeBoardPkg/AcpiTables

[Impacted Platform]
RPL-P

Hsd-es-id: 18023875824
Original commit date: Wed Sep 7 08:10:02 2022 +0200
Change-Id: I3c11d2ef5de543c82aaa94d3ede00b4ef637d1bf
Original commit hash: 5f8b95f860a14ceebbe4295ce3cba621e149ce80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl

================================================================================ 
Commit: 9f56274f35b34c15769be2f026f7077f71dde756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 106

(cherry picked from commit 603cd8733cc10f4368b322021b46606957c9f789)

Thu Sep 8 01:23:02 2022 -0700
Original commit date: Thu Sep 8 01:23:02 2022 -0700
Original commit hash: 0693d4ecfa34fd8a7efe14a8874363c180f9649b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c55674751c8c78584350168e8fbd7b855bb2ec3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:18 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL] Correcting AUX P/N BIAS pin settings for some boards

[Issue Description]
Monitor cannot display via some Type-C dongle or dock due to incorrect
AUX P/N BIAS pin settings on some boards.

[Resolution]
Corrected AUX P/N BIAS pin settings for the boards below.
BoardIdAdlPLp5Rvp
BoardIdAdlPLp4HsioRvp
BoardIdAdlPDdr4Rvp
BoardIdRplPLp5Rvp
BoardIdAdlMLp4Rvp
BoardIdAdlMLp5Rvp
BoardIdAdlMLp5Rvp2a
BoardIdRplPLp4HsioRvp

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M and RPL-P

Hsd-es-id: 15011811245
Original commit date: Wed Aug 24 18:08:15 2022 +0800
Change-Id: Ic9f96d6a0fda074b4252c41675353483997aa852
Original commit hash: 1373d75de36a37040bab7f8c3627f2c14a46dcac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c

================================================================================ 
Commit: 60ae35085b0a367a7dac176c95b9bcc954ef8755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3373_00

(cherry picked from commit f0b1322ec2e12511e46ffc86d82fad4e7056d7bc)

Wed Sep 7 08:47:07 2022 -0700
Original commit date: Wed Sep 7 08:47:07 2022 -0700
Original commit hash: 3f02f38086c4448297c51a3af3505bc87305608d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 72551ee346474b043f1692388acc87ce9bcf1c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:14 2022 +0800 
-------------------------------------------------------------------------------- 
Program portion of High MMIO as Uncacheable

[Feature Description]
Program portion of High MMIO as Uncacheable (UC) to prevent CBO SAD Error

[Resolution]
Program portion of High MMIO as Uncacheable (UC) to prevent CBO SAD Error

[Impacted Platform]
ADL N

Hsd-es-id: 16018113932
Original commit date: Wed Sep 7 16:15:54 2022 +0530
Change-Id: Id1e3f1551c1319f7aa5e3331818b6009f1766eb3
Original commit hash: 600bd66daebf8620b531e7ce5c1ca5e40325dd2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf

================================================================================ 
Commit: 920a4942667183ad86cfedf38f3695fea030ac3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:12 2022 +0800 
-------------------------------------------------------------------------------- 
BGPDT SVN downgrade to align with release BIOS RPL number

[Issue Description]
BGPDT SVN misaligned (higher) with next release BIOS build number.
Therefore N to N BGUP update not possible.

[Resolution]
BGPDT SVN downgraded to align with release build

Package/Module:

[Impacted Platform]
RPL, ADL

Hsd-es-id: 16018113076
Original commit date: Wed Sep 7 12:56:17 2022 +0200
Change-Id: I489262775165489173e9cd9521fc1211c62b4d2b
Original commit hash: 50462335d17381fcf8ee32ee45c6c1213ef65ecd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 86c873acc2b00cf5516d6428ee679ffbbd871569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:11 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLS/RPLS GOP V1080"

This reverts commit e84162c035023e90dbf8ad64f56fdeb54f0bd4fa.

Hsd-ed-id: N/A
Original commit date: Wed Sep 7 19:22:25 2022 +0800
Change-Id: I8defeed2e6774e6d73d302b8362274c93ac71836
Original commit hash: 15358f68bc5b43d9fc5e404d341b3f532b3d7cbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: ac8f4b7727fa9e02fa9012da9ab346cf4646a3db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.86

Hsd-es-id: N/A
Original commit date: Wed Sep 7 02:19:17 2022 -0700
Original commit hash: 08e871824bdcf2d7cba4f5b7fd5f7fe8ce8d37b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f36919a1f921ea5384efeaf9ac36719c01bd6053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:08 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P][SDCA-ACX]: Dsdt tables update

[Feature Description]
Need dsdt-update to accommodate 3.5mm-Jack descriptor change

[Resolution]
1. Update DSDT tables with the new ones.

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
ADL, RPL

Hsd-es-id: 18023773682
Original commit date: Tue Aug 23 11:16:33 2022 +0200
Change-Id: I0316fa7c179e7faf373c2316d7b3911139c52a71
Original commit hash: 6bbed3a0e668505cc063a12848dc0112bb0d1799

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl

================================================================================ 
Commit: 2b20303f9397622fbe97a28c32cd2a9c4e664b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:06 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][HDA] Verb table update for 4-Ch DMIC-via-ALC245-Codec

[Feature Description]
Update the 4-Ch DMIC-to-Codec verb table in RPL-P/Px with
the provided one.

[Resolution]
With the use of PCD, the new verb table is used only for RPL-P.

Package/Module:
AlderLakeBoardPkg/PeiHdaVerbTables

[Impacted Platform]
RPL

Hsd-es-id: 18023772332
Original commit date: Tue Aug 23 09:12:10 2022 +0200
Change-Id: I98746304b66ab99536704ea97b28a5a57f085b24
Original commit hash: 96d8b3c010b7c2d1d48c5d16e06eb4b00bf3af58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 9bfdc55116bca427da8eb0edf3dd24e8bca287fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:05 2022 +0800 
-------------------------------------------------------------------------------- 
External build update

[Issue Description]
External build update

[Resolution]
External build update

Hsd-es-id: 16018112002
Original commit date: Wed Sep 7 11:33:37 2022 +0530
Change-Id: I3af74fe2113e6830ea2de19a0d676d2c61e430f4
Original commit hash: 3fefb1d4e0033af0a91d713523c5fa6adabfa7a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5b5e1c9a9b76fe14cf763ce0177e8b30195fa3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:03 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.85

Hsd-es-id: N/A
Original commit date: Wed Sep 7 01:27:44 2022 -0700
Original commit hash: 48a9793836a4925ca5163745b75225a9dab66115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f45d11b9d7404ef3535c4e3a2df15a5f695c1157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 105

(cherry picked from commit 3ad1f7254d606877456877b4eda4a7cb5501a761)

Wed Sep 7 01:22:36 2022 -0700
Original commit date: Wed Sep 7 01:22:36 2022 -0700
Original commit hash: 283a6ec9957fd4a041af55d8230749fbada64bec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5b3dd3d2cd93e81a5d536a5ee37ba16187395727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:36:00 2022 +0800 
-------------------------------------------------------------------------------- 
Set the right POR PD type for RPL-P to fix PD capsule update

[Issue Description]
Wrong PD type cause the PD capsule update fail on RPL-P

[Resolution]
Set to the right PD type and remove the type which not used

Package/Module:
PlatSamplePkg, BoardPkg

[Impacted Platform]
RPL-P

Hsd-es-id: 14017335657
Original commit date: Wed Sep 7 10:49:27 2022 +0800
Change-Id: I835a1b5930492404a5bbfc7e459b45a8d59e84a0
Original commit hash: 1f9eef7f490266a2713854500a0b00a62501de6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: b25198a6bbfec34bc5f62fdc1910b6cba0889ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:58 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] BIOS setup menu I2C# does not meet the 1MHz requirement.

[Issue Description]
SerialIoI2cSetFrequency function does not have flows to
program all registers unlike FrequencySet.

[Resolution]
Need to progam IC_CON once frequency parameters are
programmed. Adding SerialIoI2cStartOperation to
program IC_CON.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
S, P, M and N

Hsd-es-id: 16017814318
Original commit date: Mon Sep 5 15:26:53 2022 +0530
Change-Id: I072d7e7904e7ddbe00a5da4fedef594b69806557
Original commit hash: b0bbca01b3b2cf0e1556f04cae1cfbcc1fcd211f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c

================================================================================ 
Commit: 5ebe565a283e2dde0dea2d076067e771b37cc4c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:57 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL] Setting RTC clock is failed.

[Issue Description]
LAnd return TRUE if both value are non-zero.

[Resolution]
Bitwise operation should use AND to check the bit value.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
ALL

Hsd-es-id: 15011898397
Original commit date: Tue Sep 6 18:51:13 2022 +0800
Change-Id: Ia8b59d9cc36185532aaf60edc7f2f974b1a19d25
Original commit hash: 1c11453e02d8da0addedc32b82aa4ec42b572301

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: e46ee672112e1c7659aa4a0a8fab46e8989cc89e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:54 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.84

Hsd-es-id: N/A
Original commit date: Tue Sep 6 10:43:32 2022 -0700
Original commit hash: e167b902e06715e772f54130fa81b537ba2f7928

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fc382bb7f330a033be1e119628d3b6901d8601d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:53 2022 +0800 
-------------------------------------------------------------------------------- 
Set RxC as 1 and RxR as 3 for LPDDR4

[Feature Description]
Set RxC as 1 and RxR as 3 for LPDDR4

[Resolution]
Set RxC as 1 and RxR as 3 for LPDDR4

Package/Module: MRC

[Impacted Platform]
LPDDR4

Hsd-es-id: 15011688321
Original commit date: Wed Aug 3 23:37:04 2022 +0800
Change-Id: I5910c5439c895fbe6b30a2903d662eb00a25cfcb
Original commit hash: a714783e5615205dd8a02148cd91b2cd0b63da1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b77164de37f78fe49a7a389f1196bff1f2c9e4cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.83

Hsd-es-id: N/A
Original commit date: Tue Sep 6 09:03:56 2022 -0700
Original commit hash: 98293d509335e224e119bb06222236835b7e29ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0404feb60b4190b26c0d018505a93fc0171e233 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:50 2022 +0800 
-------------------------------------------------------------------------------- 
Disable Dynamic Pi gating and change clock WRDS

[Issue/Feature Description]
Vendor specific p/n dimm were failing on ADL-P customer systems for frequency above 4800 MT/S.
These modules were observed to be sensitive to CLK jitter.

[Resolution]
Disable Dynamic Pi gating and change clock WRDS when using this particular dimm p/n for 4800 MT/S frequency and above.

[Impacted Platform]
ADL-S, ADL-P DDR5

Hsd-es-id: 16018038885
Original commit date: Mon Sep 5 11:08:00 2022 +0530
Change-Id: Ibb7244a997927170371eb4dd47a1fe09e450eae1
Original commit hash: cbffd2bee03cfe18c79d78c70882ea40d340404f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 13777cb3630f8cf83851939a7eda80ed1f4fd25f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3372_00

(cherry picked from commit 93cb17e69c4f4d146d304c149fd1215a38ea1a07)

Tue Sep 6 08:46:57 2022 -0700
Original commit date: Tue Sep 6 08:46:57 2022 -0700
Original commit hash: f5d7a1284cb81598ffc6d837091309803822520e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 186aaa57de862c3784d29ee9e69c0b6b50124d0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 104

(cherry picked from commit fbe3718b8dea08a6e4d38ebb9714badd8a4510fd)

Tue Sep 6 01:22:43 2022 -0700
Original commit date: Tue Sep 6 01:22:43 2022 -0700
Original commit hash: be9b7d72c978cffa6b7559a0f0ed1840d05d8f12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a42af9bc634f8647e3f7a8876c97f73dd4c0c9c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:42 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x6

[Feature Description]
Add uCode m_c0_b06a2_00004106.pdb for RPL-P J0

[Resolution]

Package/Module:
[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Tue Sep 6 07:48:19 2022 +0800
Change-Id: I43bb0326a209e18b833d0ed53f57906c5d6be237
Original commit hash: f48f6ceff8d72f344aca69a0166098ca253445ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 25577f547ae7b8f97db9744c1e0f625f28fd059c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3371_00

(cherry picked from commit a351733096a1169ece7862eb91e891ff8719d21e)

Mon Sep 5 08:47:04 2022 -0700
Original commit date: Mon Sep 5 08:47:04 2022 -0700
Original commit hash: ef11994e4be05855750eb8e5e9a9cb9da1708037

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fbbacc2e5665a10ee8560701831963f5587ebc77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update RPL/ADL BIOS Guard Module

[Feature Description]
Integrate BIOS Guard module version 347, RPL post PV AVX fix.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 13010106915
Original commit date: Tue Aug 30 09:15:19 2022 +0200
Change-Id: I93aedb596b5fc74041d16b593ea94467e16a17a1
Original commit hash: d56e9ebc42a0cbbad071d696535632d38acecb3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 59220e9fc200e238ac7087e03c287bc9f82da19e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:36 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS/RPLS GOP V1080

[Feature Description]
Integrate ADLS/RPLS GOP V1080

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16018078284
Original commit date: Mon Sep 5 14:03:06 2022 +0530
Change-Id: Ia595d133a6dedb979dd379aaa3987147063860d3
Original commit hash: 0d8ce89bb3086badae23a14d9056044c1194f455

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 0686066a5ab015d35ca0d6856ecb6b19735ce334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 103

(cherry picked from commit f548ba3a8ac63d52e022ce1c65e36a287bdb7f5a)

Mon Sep 5 01:25:01 2022 -0700
Original commit date: Mon Sep 5 01:25:01 2022 -0700
Original commit hash: e705931bca29f332b44119eb24fd7448442ded16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d1347b7b7db0e3120edeca8aeb2cbf3a3e67186a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:32 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Add 6+4 35w native SKU support (based on RPL 8+16 die)

[Feature Description]
Add 6+4 35w native SKU support (based on RPL 8+16 die)

Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15011828606
Original commit date: Thu Sep 1 11:15:18 2022 +0800
Change-Id: I049846b8947e61a062018a1bc7fa773c6756188a
Original commit hash: 21cdfcf7a6b780d7ceff2db0d5ee7924a9a2bff3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: d5f2674855e2d79699285987f228d75172593d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:26 2022 +0800 
-------------------------------------------------------------------------------- 
Remove TmeEnable from PatchTable
[Feature Description]
It can't enable the TME from xmlcli which is disabled by the patched table.

[Resolution]
Remove the TMEnable from the patched table.

Package/Module: AlderLakeBoardPkg
[Impacted Platform]
RPL-P

Hsd-es-id: 15011760973
Original commit date: Mon Aug 15 18:12:58 2022 +0800
Change-Id: I585d9b5a6c2c1b6817a944e562c4c321a74cb8b1
Original commit hash: b2980e44afbf486710d34aa28572fdd18fd64908

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2fe5af36a8d9c7c138bb75e20552797bccb00587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:25 2022 +0800 
-------------------------------------------------------------------------------- 
Telemetry Code Enhancement

[Issue Description]
1. need to redirect pointer after reallocation
2. value calculation of Byte160-175 which indicates
Media and Data Integrity Errors is not reasonable

[Resolution]
1. Redirect the pointer of InformationBlock and Logdata
2. Correct bits calculation error in line 260-261

Package/Module:
NvmeHealthDxe\NvmeHealthDxe.c

[Impacted Platform]
RPL

Hsd-es-id: 15011844079
Original commit date: Tue Aug 30 11:17:30 2022 +0800
Change-Id: Ib0ab82a20fc1d2400f651a0fa942f1c648dd8798
Original commit hash: af37d3717dc4bc5fd66ce40227d79a38c434d752

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: cc90f5a76e04eda215addb277358878724111f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.82

Hsd-es-id: N/A
Original commit date: Sun Sep 4 18:25:17 2022 -0700
Original commit hash: 63844b667b44c27c7824dfa5a087a8664d38d76b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af0f00b0074e4822e353e49b7efedf3498ae3353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:22 2022 +0800 
-------------------------------------------------------------------------------- 
Keep the LP5 T3 max frequency as 4800

[Feature Description]
Keep the LP5 T3 max frequency as 4800

[Resolution]
Keep the LP5 T3 max frequency as 4800

Package/Module: MRC

[Impacted Platform]
LPDDR5 T3

Hsd-es-id: 15011887553
Original commit date: Mon Sep 5 03:21:31 2022 +0800
Change-Id: I82cebf0ad7572cf62ec5545819b5ffc123cfb03d
Original commit hash: d08a36ef9d9885476fa45a45090252d58c121d1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e02dd4957eb600d47edaf3a63d300527a3de12aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3367_00

(cherry picked from commit 05cf6cc1a2575a43e52459e14f44725de8785378)

Sun Sep 4 08:46:54 2022 -0700
Original commit date: Sun Sep 4 08:46:54 2022 -0700
Original commit hash: 56eff3d3ec7f1b6111013947c289ff2ddb7972b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c2375e80d59d1a06687428182346e6e1a6cbe5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 102

(cherry picked from commit d5efaf4126e11cc8a32ab4420e4c9dff5e6d2dc5)

Sun Sep 4 01:22:09 2022 -0700
Original commit date: Sun Sep 4 01:22:09 2022 -0700
Original commit hash: c82a7185e95382a6ca2ffcd412b9a948c5b25a0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cc5eb34fc7d2afa5bab3a989922d12de5033f304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3366_00

(cherry picked from commit 9948e8abd02d4b3949156e56a140b214211adf42)

Sat Sep 3 08:49:43 2022 -0700
Original commit date: Sat Sep 3 08:49:43 2022 -0700
Original commit hash: ae7d0e159669e2839f1d67f14b0252a187a69c34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8d887650d33caf4297adfca7ca29c8937ed2f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 101

(cherry picked from commit 836c3672cf2967dfb79e2492a4aaaccdf5720b1c)

Sat Sep 3 01:25:19 2022 -0700
Original commit date: Sat Sep 3 01:25:19 2022 -0700
Original commit hash: 04d98b43a5ed5f0e8643122a13aa7546bced533e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8755b5ca67835635ef75a9d788bc4a6c1e30845d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3365_00

(cherry picked from commit e1f9290611e097b94afecbcba9e5c149713cc3a9)

Fri Sep 2 08:47:05 2022 -0700
Original commit date: Fri Sep 2 08:47:05 2022 -0700
Original commit hash: c2b38963f6613f0225b5f7ac22dcf8de4a67236a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37e298a89eabcaf5bbabc22c3508ba8f238a6cbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 100

(cherry picked from commit 89e28d8cb93c954074def6c2a990990f1be714b7)

Fri Sep 2 01:22:41 2022 -0700
Original commit date: Fri Sep 2 01:22:41 2022 -0700
Original commit hash: 3d930bc5d4d3b7614be7ba3b21be8d5dc0084e63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2fb9d9fc55601376718f0abefaffdab6366dc000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:05 2022 +0800 
-------------------------------------------------------------------------------- 
Platform Service Record option is not enumerated in the BIOS menu.

[Issue Description]
HECI protocol is not ready when PSR driver is executed.

[Resolution]
1. Add HECI protocol dependency to PlatformServiceRecord.inf
2. Add gPlatformServiceRecordProtocolGuid to PsrSetup.inf.
3. Use MBP to check PSR support status.

Package/Module:
Features/PSR

[Impacted Platform]
RPL

Hsd-es-id: 16018051262
Original commit date: Fri Sep 2 10:44:44 2022 +0800
Change-Id: Ib59d4cfbb6ba5ab448ea01748804b41ad43e8c18
Original commit hash: cc691f9d12d508b17fb408bb2fa57fdfd3759835

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf

================================================================================ 
Commit: 3a92310802c764d5b95c1739ae35e3a21e8335a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:03 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS/Pcode mailbox to allow disabling of "dynamic ST-Iccmax in TCcold"

[Feature Description]
Enabled PCODE Command Code 0x2B subcommands 0x0A and 0x0B along with added functionality to disable Tccold Handshake

[Resolution]
Added PCODE command and related checks and policy changes.

Package/Module:

[Impacted Platform]
M, P

Hsd-es-id: 22015470530
Original commit date: Thu Jul 28 10:37:04 2022 -0700
Change-Id: I8648976cd6e79452e62f182af6266b43eca7c2a9
Original commit hash: 6bbeb40f233f49b98702857f11a04181c3e3c913

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 4a638ca95c298e5aad09b729f83db1c0cb5a44cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:35:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.81

Hsd-es-id: N/A
Original commit date: Thu Sep 1 21:27:20 2022 -0700
Original commit hash: fc6007ce191fa0155065f32e86fce800f6d9a686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e83ae3b00dff40978e711ff230d454b1538842b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.80

Hsd-es-id: N/A
Original commit date: Thu Sep 1 21:09:05 2022 -0700
Original commit hash: 1adc82c7a193ec0cd13708ba7f4f897b6b30b6e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f979a243aba89d21d402e8872686d77039bd033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:57 2022 +0800 
-------------------------------------------------------------------------------- 
Enable DCM for HX 1SPC DDR5

[Feature Description]
Enable DCM for HX 1SPC DDR5

[Resolution]
Enable DCM for HX 1SPC DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22015725840
Original commit date: Tue Aug 30 12:50:36 2022 +0800
Change-Id: Ie20f64055fcaefab6bc6450abc46a4e57ff30926
Original commit hash: 1f08e9f1d0a8c8dda36eba8aa3c2ff45a31c7962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 36b7ecc85f729a42f7b6448266e3da6c4299e758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3364_00

(cherry picked from commit bca8bf35af4953a477bda7b651195be02f3b9930)

Thu Sep 1 08:46:55 2022 -0700
Original commit date: Thu Sep 1 08:46:55 2022 -0700
Original commit hash: 0d0224557fb4cb7b5286b33b2fc82d70183ccf49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6222a8ec3ca1918d7134fc85d55d6fc16e10b6e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Features/EmmcFeaturePkg: Update Readme file for Emmc Dll Tuning tool

Update OEM usage and Prerequisites sections in Readme file.

Hsd-es-id: 16017264288
Original commit date: Thu Sep 1 17:15:30 2022 +0530
Change-Id: I9bac08b7f81b758f789e97db5843c40a372ff98a
Original commit hash: 1aa929c494e61c6573e144d18caed86c21c687a3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md

================================================================================ 
Commit: 11ef540fa17c36527bca3af15ec82ebd85ceb2e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:51 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNVi] W_DISABLE#2 de-assertion logic on PLDR timeout case

[Feature Description]
During Wi-Fi initiated Product PLDR abort flow, it is observed that BT
is disappearing. It is found that BT is disappearing when PLDR abort
timeout. Hence it required to de-assert W_Disable#2 on PLDR abort
timeout scenario to bring back Bluetooth.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ADL

Hsd-es-id: 16018037866
Original commit date: Wed Aug 31 01:06:56 2022 +0530
Change-Id: I5810a1100561591ef30844e7d07aab301c3190ca
Original commit hash: c78f43e53ea642dbe6eea7b1457c8b97a2377852

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl

================================================================================ 
Commit: 9c342031625a52528f07aab76a2d8111ffb9d9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 99

(cherry picked from commit 1c614b83830d696ca38d9620cc0d91ca694b851b)

Thu Sep 1 01:23:50 2022 -0700
Original commit date: Thu Sep 1 01:23:50 2022 -0700
Original commit hash: a20bf5d4a32ced2e1314185221eea034ecd69cf8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7e204b1230bbdd532eb4d8513ba4ec93d66d3a18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3363_00

(cherry picked from commit 1b28b5ac977993fc7f767a296049a6c62d605289)

Wed Aug 31 08:49:49 2022 -0700
Original commit date: Wed Aug 31 08:49:49 2022 -0700
Original commit hash: 206a561f013c108434427303d4937f2ad86463cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1462d89692ee183577a3484e6c7e2d15d8ffee77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 98

(cherry picked from commit aa7b7c79fcf92fcfd2d063aa7b1d8a847788c18c)

Wed Aug 31 01:22:56 2022 -0700
Original commit date: Wed Aug 31 01:22:56 2022 -0700
Original commit hash: 02e033b790aec9e67d934181d488033cd020f30c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9793a905a59b57c8333f6461f200a888071718d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic
on multiple BIOS knobs (IDC Gaming Lab + FV)

[Issue Description]
BIOS ignores XmlCli/flash settings for Ps2KbMsEnable because of
patch table will override it.

[Resolution]
- Assign question ID > 0x8000 to Ps2KbMsEnable,
xmlcli will recognize question ID and set BIT7.
- Add Ps2KbMsEnable into UpdateSkipPatchTablePcd(),
process to check once BIT7 set, then skip patch table process.

Package/Module:
AlderLakeBoardPkg/AlderLakePlatSamplePkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15011721681
Original commit date: Thu Aug 11 17:04:49 2022 +0800
Change-Id: Iddf507b98e3ce53b0ab7d4ab87ec26c7ae930339
Original commit hash: 5224263e774207c1ab522c6869dd846a7111ef91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d93ca22634286989175a1501f8914d406bb0a119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3362_00

(cherry picked from commit 7c3d18dd041d9b122aeeca4594275c189909468a)

Tue Aug 30 08:47:12 2022 -0700
Original commit date: Tue Aug 30 08:47:12 2022 -0700
Original commit hash: 67c5bad531d70d7a1008652244dd89c7c20e953d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 672276182ed3ad44e583ff52499d5f13a1bbfa70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 97

(cherry picked from commit 5b36d1493a7724f90f87cf9289374d02fbfb687c)

Tue Aug 30 01:22:20 2022 -0700
Original commit date: Tue Aug 30 01:22:20 2022 -0700
Original commit hash: 0532cc1120f29481e54a18c26f8168997be09b0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f0aed041d5a3b3472cc83a6e9843001cbc2c17ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:36 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLN GOP V1056

[Feature Description]
Integrate ADLN GOP V1056

Package/Module: GOP

[Impacted Platform]
ADL-N

Hsd-es-id: 16017993419
Original commit date: Fri Aug 19 18:14:02 2022 +0530
Change-Id: I0e868604e63982f56d24fe165fdd584213269806
Original commit hash: 450f140802d365c605f43199563776fada468f37

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a681e29e1fcc7e2eb5475b88f536aa87c9992e2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:33 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Move prochot demotion from post CPL to pre-CPL

[Issue Description]
mailbox send should before RestCPL.

[Resolution]
This patch moves prochot demotion from post CPL to pre-CPL.

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id: 15011813174
Original commit date: Wed Aug 24 11:25:47 2022 +0800
Change-Id: I9382d972e94f6e8e0086029765b273b03e74ae21
Original commit hash: d67eff3ffc2087f65a4ea087ec55a98dd2f40424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 2dd6e988f1b5df9305e146269b9e6ec74d7d6c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 3 15:34:32 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Tue Oct 25 16:29:45 2022 +0800
Change-Id: If77dc24893e5bf4c1889f719bbed5638948487a3
Original commit hash: b714ef5eed9748f1f97305570010cb936832ea24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakeFspPkg/Upd/FsptUpd.dsc
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/Library/FusaInfoLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/Kvm.c
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/PetMessage.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.c
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.inf
