ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "string.h"
  21:main_cm4.c    **** #include "task.h"
  22:main_cm4.c    **** #include <stdio.h>
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** /* Image buffer cache */
  26:main_cm4.c    **** uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  27:main_cm4.c    **** 
  28:main_cm4.c    **** volatile uint32_t IR_data[1000]; //Buffer de la LED IR
  29:main_cm4.c    **** volatile uint32_t RED_data[1000]; //Buffer de la LED RED
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 2


  30:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  31:main_cm4.c    **** 
  32:main_cm4.c    **** //Tâche principale
  33:main_cm4.c    **** void Task_principal(void)
  34:main_cm4.c    **** {
  29              		.loc 1 34 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  35:main_cm4.c    **** 	    
  36:main_cm4.c    ****     Start_Oxymeter();
  37              		.loc 1 36 0
  38 0002 FFF7FEFF 		bl	Start_Oxymeter
  39              	.LVL0:
  37:main_cm4.c    **** 
  38:main_cm4.c    ****     MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@100sps = 10 secs
  40              		.loc 1 38 0
  41 0006 0F49     		ldr	r1, .L6
  42 0008 0F48     		ldr	r0, .L6+4
  43 000a FFF7FEFF 		bl	MAX_ReadFIFO
  44              	.LVL1:
  45              	.LBB17:
  39:main_cm4.c    ****     
  40:main_cm4.c    ****     //Affichage des données dans TERA
  41:main_cm4.c    ****     for (int i=0;i<1000;i++)
  46              		.loc 1 41 0
  47 000e 0024     		movs	r4, #0
  48 0010 09E0     		b	.L2
  49              	.LVL2:
  50              	.L3:
  42:main_cm4.c    ****     {
  43:main_cm4.c    ****         printf("RED : %lu   IR : %lu\r\n",RED_data[i],IR_data[i]);
  51              		.loc 1 43 0 discriminator 3
  52 0012 0C4B     		ldr	r3, .L6
  53 0014 53F82410 		ldr	r1, [r3, r4, lsl #2]
  54 0018 0B4B     		ldr	r3, .L6+4
  55 001a 53F82420 		ldr	r2, [r3, r4, lsl #2]
  56 001e 0B48     		ldr	r0, .L6+8
  57 0020 FFF7FEFF 		bl	printf
  58              	.LVL3:
  41:main_cm4.c    ****     {
  59              		.loc 1 41 0 discriminator 3
  60 0024 0134     		adds	r4, r4, #1
  61              	.LVL4:
  62              	.L2:
  41:main_cm4.c    ****     {
  63              		.loc 1 41 0 is_stmt 0 discriminator 1
  64 0026 B4F57A7F 		cmp	r4, #1000
  65 002a F2DB     		blt	.L3
  66              	.LBE17:
  44:main_cm4.c    ****     }
  45:main_cm4.c    **** 
  46:main_cm4.c    ****     //Remettre la LED verte et fermer la LED rouge éventuellement (prochain cycle)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 3


  47:main_cm4.c    ****     vTaskDelay(1000);
  67              		.loc 1 47 0 is_stmt 1
  68 002c 4FF47A70 		mov	r0, #1000
  69 0030 FFF7FEFF 		bl	vTaskDelay
  70              	.LVL5:
  71              	.LBB18:
  72              	.LBB19:
  73              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 4


  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 5


 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 6


 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 7


 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 8


 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 9


 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 10


 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 11


 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 12


 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 13


 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 14


 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 15


 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 16


 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 17


 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
  74              		.loc 2 813 0
  75 0034 0222     		movs	r2, #2
  76 0036 064B     		ldr	r3, .L6+12
  77 0038 5A60     		str	r2, [r3, #4]
  78              	.LVL6:
  79              	.LBE19:
  80              	.LBE18:
  81              	.LBB20:
  82              	.LBB21:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  83              		.loc 2 817 0
  84 003a 0822     		movs	r2, #8
  85 003c 803B     		subs	r3, r3, #128
  86 003e 9A60     		str	r2, [r3, #8]
  87              	.L4:
  88 0040 FEE7     		b	.L4
  89              	.L7:
  90 0042 00BF     		.align	2
  91              	.L6:
  92 0044 00000000 		.word	RED_data
  93 0048 00000000 		.word	IR_data
  94 004c 00000000 		.word	.LC0
  95 0050 80003240 		.word	1077018752
  96              	.LBE21:
  97              	.LBE20:
  98              		.cfi_endproc
  99              	.LFE660:
 100              		.size	Task_principal, .-Task_principal
 101              		.section	.text.UpdateDisplay,"ax",%progbits
 102              		.align	2
 103              		.global	UpdateDisplay
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 18


 104              		.thumb
 105              		.thumb_func
 106              		.type	UpdateDisplay, %function
 107              	UpdateDisplay:
 108              	.LFB661:
  48:main_cm4.c    ****     Cy_GPIO_Write(WORKING_LED_0_PORT,WORKING_LED_0_NUM,0);
  49:main_cm4.c    ****     Cy_GPIO_Write(ERROR_LED_0_PORT,ERROR_LED_0_NUM,1);
  50:main_cm4.c    ****     
  51:main_cm4.c    ****     for(;;)
  52:main_cm4.c    **** 	{  
  53:main_cm4.c    ****     
  54:main_cm4.c    **** 	}
  55:main_cm4.c    **** }
  56:main_cm4.c    **** 
  57:main_cm4.c    **** 
  58:main_cm4.c    **** 
  59:main_cm4.c    **** 
  60:main_cm4.c    **** /*******************************************************************************
  61:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
  62:main_cm4.c    **** ********************************************************************************
  63:main_cm4.c    **** *
  64:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
  65:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
  66:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
  67:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
  68:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
  69:main_cm4.c    **** *
  70:main_cm4.c    **** * Parameters:
  71:main_cm4.c    **** *  None
  72:main_cm4.c    **** *
  73:main_cm4.c    **** * Return:
  74:main_cm4.c    **** *  None
  75:main_cm4.c    **** *
  76:main_cm4.c    **** * Side Effects:
  77:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
  78:main_cm4.c    **** *  and only returns after the display refresh
  79:main_cm4.c    **** *
  80:main_cm4.c    **** *******************************************************************************/
  81:main_cm4.c    **** void UpdateDisplay(cy_eink_update_t updateMethod, bool powerCycle)
  82:main_cm4.c    **** {
 109              		.loc 1 82 0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              	.LVL7:
 114 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 115              		.cfi_def_cfa_offset 24
 116              		.cfi_offset 3, -24
 117              		.cfi_offset 4, -20
 118              		.cfi_offset 5, -16
 119              		.cfi_offset 6, -12
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 0002 0646     		mov	r6, r0
 123 0004 0F46     		mov	r7, r1
  83:main_cm4.c    ****     cy_eink_frame_t* pEmwinBuffer;
  84:main_cm4.c    **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 19


  85:main_cm4.c    ****     /* Get the pointer to Emwin's display buffer */
  86:main_cm4.c    ****     pEmwinBuffer = (cy_eink_frame_t*)LCD_GetDisplayBuffer();
 124              		.loc 1 86 0
 125 0006 FFF7FEFF 		bl	LCD_GetDisplayBuffer
 126              	.LVL8:
 127 000a 0546     		mov	r5, r0
 128              	.LVL9:
  87:main_cm4.c    **** 
  88:main_cm4.c    ****     /* Update the EInk display */
  89:main_cm4.c    ****     Cy_EINK_ShowFrame(imageBufferCache, pEmwinBuffer, updateMethod, powerCycle);
 129              		.loc 1 89 0
 130 000c 064C     		ldr	r4, .L10
 131 000e 3B46     		mov	r3, r7
 132 0010 3246     		mov	r2, r6
 133 0012 0146     		mov	r1, r0
 134 0014 2046     		mov	r0, r4
 135              	.LVL10:
 136 0016 FFF7FEFF 		bl	Cy_EINK_ShowFrame
 137              	.LVL11:
  90:main_cm4.c    **** 
  91:main_cm4.c    ****     /* Copy the EmWin display buffer to the imageBuffer cache*/
  92:main_cm4.c    ****     memcpy(imageBufferCache, pEmwinBuffer, CY_EINK_FRAME_SIZE);
 138              		.loc 1 92 0
 139 001a 41F2B062 		movw	r2, #5808
 140 001e 2946     		mov	r1, r5
 141 0020 2046     		mov	r0, r4
 142 0022 FFF7FEFF 		bl	memcpy
 143              	.LVL12:
 144 0026 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 145              	.LVL13:
 146              	.L11:
 147              		.align	2
 148              	.L10:
 149 0028 00000000 		.word	.LANCHOR0
 150              		.cfi_endproc
 151              	.LFE661:
 152              		.size	UpdateDisplay, .-UpdateDisplay
 153              		.section	.text.ClearScreen,"ax",%progbits
 154              		.align	2
 155              		.global	ClearScreen
 156              		.thumb
 157              		.thumb_func
 158              		.type	ClearScreen, %function
 159              	ClearScreen:
 160              	.LFB662:
  93:main_cm4.c    **** }
  94:main_cm4.c    **** 
  95:main_cm4.c    **** 
  96:main_cm4.c    **** /*******************************************************************************
  97:main_cm4.c    **** * Function Name: void ClearScreen(void)
  98:main_cm4.c    **** ********************************************************************************
  99:main_cm4.c    **** *
 100:main_cm4.c    **** * Summary: This function clears the screen
 101:main_cm4.c    **** *
 102:main_cm4.c    **** * Parameters:
 103:main_cm4.c    **** *  None
 104:main_cm4.c    **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 20


 105:main_cm4.c    **** * Return:
 106:main_cm4.c    **** *  None
 107:main_cm4.c    **** *
 108:main_cm4.c    **** *******************************************************************************/
 109:main_cm4.c    **** void ClearScreen(void)
 110:main_cm4.c    **** {
 161              		.loc 1 110 0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165 0000 08B5     		push	{r3, lr}
 166              		.cfi_def_cfa_offset 8
 167              		.cfi_offset 3, -8
 168              		.cfi_offset 14, -4
 111:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 169              		.loc 1 111 0
 170 0002 0020     		movs	r0, #0
 171 0004 FFF7FEFF 		bl	GUI_SetColor
 172              	.LVL14:
 112:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 173              		.loc 1 112 0
 174 0008 6FF07F40 		mvn	r0, #-16777216
 175 000c FFF7FEFF 		bl	GUI_SetBkColor
 176              	.LVL15:
 113:main_cm4.c    ****     GUI_Clear();
 177              		.loc 1 113 0
 178 0010 FFF7FEFF 		bl	GUI_Clear
 179              	.LVL16:
 114:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 180              		.loc 1 114 0
 181 0014 0121     		movs	r1, #1
 182 0016 0846     		mov	r0, r1
 183 0018 FFF7FEFF 		bl	UpdateDisplay
 184              	.LVL17:
 185 001c 08BD     		pop	{r3, pc}
 186              		.cfi_endproc
 187              	.LFE662:
 188              		.size	ClearScreen, .-ClearScreen
 189 001e 00BF     		.section	.text.WaitforSwitchPressAndRelease,"ax",%progbits
 190              		.align	2
 191              		.global	WaitforSwitchPressAndRelease
 192              		.thumb
 193              		.thumb_func
 194              		.type	WaitforSwitchPressAndRelease, %function
 195              	WaitforSwitchPressAndRelease:
 196              	.LFB663:
 115:main_cm4.c    **** }
 116:main_cm4.c    **** /*******************************************************************************
 117:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
 118:main_cm4.c    **** ********************************************************************************
 119:main_cm4.c    **** *
 120:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
 121:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 122:main_cm4.c    **** *			waits for the button to be released.
 123:main_cm4.c    **** *
 124:main_cm4.c    **** * Parameters:
 125:main_cm4.c    **** *  None
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 21


 126:main_cm4.c    **** *
 127:main_cm4.c    **** * Return:
 128:main_cm4.c    **** *  None
 129:main_cm4.c    **** *
 130:main_cm4.c    **** * Side Effects:
 131:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 132:main_cm4.c    **** *
 133:main_cm4.c    **** *******************************************************************************/
 134:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 135:main_cm4.c    **** {
 197              		.loc 1 135 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201 0000 08B5     		push	{r3, lr}
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 3, -8
 204              		.cfi_offset 14, -4
 205              	.L15:
 136:main_cm4.c    ****     /* Wait for SW2 to be pressed */
 137:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 206              		.loc 1 137 0 discriminator 1
 207 0002 FFF7FEFF 		bl	Status_SW2_Read
 208              	.LVL18:
 209 0006 0028     		cmp	r0, #0
 210 0008 FBD1     		bne	.L15
 211              	.L16:
 138:main_cm4.c    ****     
 139:main_cm4.c    ****     /* Wait for SW2 to be released */
 140:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 212              		.loc 1 140 0 discriminator 1
 213 000a FFF7FEFF 		bl	Status_SW2_Read
 214              	.LVL19:
 215 000e 0028     		cmp	r0, #0
 216 0010 FBD0     		beq	.L16
 141:main_cm4.c    **** }
 217              		.loc 1 141 0
 218 0012 08BD     		pop	{r3, pc}
 219              		.cfi_endproc
 220              	.LFE663:
 221              		.size	WaitforSwitchPressAndRelease, .-WaitforSwitchPressAndRelease
 222              		.section	.text.drawGraph,"ax",%progbits
 223              		.align	2
 224              		.global	drawGraph
 225              		.thumb
 226              		.thumb_func
 227              		.type	drawGraph, %function
 228              	drawGraph:
 229              	.LFB664:
 142:main_cm4.c    **** 
 143:main_cm4.c    **** // PARTIE 1, code 1.1
 144:main_cm4.c    **** void drawGraph(float *vector150elements){
 230              		.loc 1 144 0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              	.LVL20:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 22


 235 0000 70B5     		push	{r4, r5, r6, lr}
 236              		.cfi_def_cfa_offset 16
 237              		.cfi_offset 4, -16
 238              		.cfi_offset 5, -12
 239              		.cfi_offset 6, -8
 240              		.cfi_offset 14, -4
 241 0002 0646     		mov	r6, r0
 145:main_cm4.c    ****     GUI_SetPenSize(1);
 242              		.loc 1 145 0
 243 0004 0120     		movs	r0, #1
 244              	.LVL21:
 245 0006 FFF7FEFF 		bl	GUI_SetPenSize
 246              	.LVL22:
 146:main_cm4.c    ****     GUI_DrawRect(7, 5, 257, 155);
 247              		.loc 1 146 0
 248 000a 9B23     		movs	r3, #155
 249 000c 40F20112 		movw	r2, #257
 250 0010 0521     		movs	r1, #5
 251 0012 0720     		movs	r0, #7
 252 0014 FFF7FEFF 		bl	GUI_DrawRect
 253              	.LVL23:
 254              	.LBB22:
 147:main_cm4.c    ****     int x1 = 7;
 148:main_cm4.c    ****     int y1 = 0;
 149:main_cm4.c    ****     int x2 = 9;
 150:main_cm4.c    ****     int y2 = 0;
 151:main_cm4.c    ****     for(uint i=0;i<125;i++){
 255              		.loc 1 151 0
 256 0018 0024     		movs	r4, #0
 257              	.LBE22:
 149:main_cm4.c    ****     int y2 = 0;
 258              		.loc 1 149 0
 259 001a 0925     		movs	r5, #9
 147:main_cm4.c    ****     int x1 = 7;
 260              		.loc 1 147 0
 261 001c 0720     		movs	r0, #7
 262              	.LBB23:
 263              		.loc 1 151 0
 264 001e 21E0     		b	.L19
 265              	.LVL24:
 266              	.L20:
 152:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 267              		.loc 1 152 0 discriminator 3
 268 0020 06EB8403 		add	r3, r6, r4, lsl #2
 269 0024 D3ED007A 		vldr.32	s15, [r3]
 270 0028 9FED127A 		vldr.32	s14, .L22
 271 002c 67EE877A 		vmul.f32	s15, s15, s14
 272 0030 9FED116A 		vldr.32	s12, .L22+4
 273 0034 77EE867A 		vadd.f32	s15, s15, s12
 274              	.LVL25:
 153:main_cm4.c    ****         y2 = (vector150elements[i+1]*75)+79;       
 275              		.loc 1 153 0 discriminator 3
 276 0038 0134     		adds	r4, r4, #1
 277              	.LVL26:
 278 003a 06EB8403 		add	r3, r6, r4, lsl #2
 279 003e D3ED006A 		vldr.32	s13, [r3]
 280 0042 26EE877A 		vmul.f32	s14, s13, s14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 23


 281 0046 37EE067A 		vadd.f32	s14, s14, s12
 282              	.LVL27:
 154:main_cm4.c    ****         GUI_DrawLine(x1,y1,x2,y2);
 283              		.loc 1 154 0 discriminator 3
 284 004a BDEEC77A 		vcvt.s32.f32	s14, s14
 285              	.LVL28:
 286 004e 17EE103A 		vmov	r3, s14	@ int
 287 0052 2A46     		mov	r2, r5
 288 0054 FDEEE77A 		vcvt.s32.f32	s15, s15
 289              	.LVL29:
 290 0058 17EE901A 		vmov	r1, s15	@ int
 291 005c FFF7FEFF 		bl	GUI_DrawLine
 292              	.LVL30:
 155:main_cm4.c    ****         x1 = x2;
 293              		.loc 1 155 0 discriminator 3
 294 0060 2846     		mov	r0, r5
 156:main_cm4.c    ****         x2 = x2 + 2;
 295              		.loc 1 156 0 discriminator 3
 296 0062 0235     		adds	r5, r5, #2
 297              	.LVL31:
 298              	.L19:
 151:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 299              		.loc 1 151 0 discriminator 1
 300 0064 7C2C     		cmp	r4, #124
 301 0066 DBD9     		bls	.L20
 302              	.LBE23:
 157:main_cm4.c    ****     }
 158:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 303              		.loc 1 158 0
 304 0068 0121     		movs	r1, #1
 305 006a 0846     		mov	r0, r1
 306              	.LVL32:
 307 006c FFF7FEFF 		bl	UpdateDisplay
 308              	.LVL33:
 309 0070 70BD     		pop	{r4, r5, r6, pc}
 310              	.LVL34:
 311              	.L23:
 312 0072 00BF     		.align	2
 313              	.L22:
 314 0074 00009642 		.word	1117126656
 315 0078 00009E42 		.word	1117650944
 316              		.cfi_endproc
 317              	.LFE664:
 318              		.size	drawGraph, .-drawGraph
 319              		.section	.text.updateParameters,"ax",%progbits
 320              		.align	2
 321              		.global	updateParameters
 322              		.thumb
 323              		.thumb_func
 324              		.type	updateParameters, %function
 325              	updateParameters:
 326              	.LFB665:
 159:main_cm4.c    **** }
 160:main_cm4.c    **** 
 161:main_cm4.c    **** // PARTIE 1, code 1.2
 162:main_cm4.c    **** void updateParameters(int param1, int param2){
 327              		.loc 1 162 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 24


 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 104
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              	.LVL35:
 332 0000 00B5     		push	{lr}
 333              		.cfi_def_cfa_offset 4
 334              		.cfi_offset 14, -4
 335 0002 9BB0     		sub	sp, sp, #108
 336              		.cfi_def_cfa_offset 112
 163:main_cm4.c    **** 
 164:main_cm4.c    ****     char str[100];
 165:main_cm4.c    ****     sprintf(str,"DutyCycle: %d %%       Moyenne: %d mV",param1, param2);
 337              		.loc 1 165 0
 338 0004 0B46     		mov	r3, r1
 339 0006 0246     		mov	r2, r0
 340 0008 0749     		ldr	r1, .L26
 341              	.LVL36:
 342 000a 01A8     		add	r0, sp, #4
 343              	.LVL37:
 344 000c FFF7FEFF 		bl	sprintf
 345              	.LVL38:
 166:main_cm4.c    ****     
 167:main_cm4.c    ****     GUI_DispStringHCenterAt(str, 129, 160);
 346              		.loc 1 167 0
 347 0010 A022     		movs	r2, #160
 348 0012 8121     		movs	r1, #129
 349 0014 01A8     		add	r0, sp, #4
 350 0016 FFF7FEFF 		bl	GUI_DispStringHCenterAt
 351              	.LVL39:
 168:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 352              		.loc 1 168 0
 353 001a 0121     		movs	r1, #1
 354 001c 0846     		mov	r0, r1
 355 001e FFF7FEFF 		bl	UpdateDisplay
 356              	.LVL40:
 169:main_cm4.c    **** }
 357              		.loc 1 169 0
 358 0022 1BB0     		add	sp, sp, #108
 359              		.cfi_def_cfa_offset 4
 360              		@ sp needed
 361 0024 5DF804FB 		ldr	pc, [sp], #4
 362              	.L27:
 363              		.align	2
 364              	.L26:
 365 0028 18000000 		.word	.LC1
 366              		.cfi_endproc
 367              	.LFE665:
 368              		.size	updateParameters, .-updateParameters
 369              		.section	.text.main,"ax",%progbits
 370              		.align	2
 371              		.global	main
 372              		.thumb
 373              		.thumb_func
 374              		.type	main, %function
 375              	main:
 376              	.LFB666:
 170:main_cm4.c    **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 25


 171:main_cm4.c    **** /*******************************************************************************
 172:main_cm4.c    **** * Function Name: int main(void)
 173:main_cm4.c    **** ********************************************************************************
 174:main_cm4.c    **** *
 175:main_cm4.c    **** * Summary: À Remplir
 176:main_cm4.c    **** *
 177:main_cm4.c    **** * Parameters:
 178:main_cm4.c    **** *  None
 179:main_cm4.c    **** *
 180:main_cm4.c    **** * Return:
 181:main_cm4.c    **** *  None
 182:main_cm4.c    **** *
 183:main_cm4.c    **** *******************************************************************************/
 184:main_cm4.c    **** int main(void)
 185:main_cm4.c    **** {
 377              		.loc 1 185 0
 378              		.cfi_startproc
 379              		@ Volatile: function does not return.
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382 0000 00B5     		push	{lr}
 383              		.cfi_def_cfa_offset 4
 384              		.cfi_offset 14, -4
 385 0002 83B0     		sub	sp, sp, #12
 386              		.cfi_def_cfa_offset 16
 387              	.LBB24:
 388              	.LBB25:
 389              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 26


  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 27


  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 390              		.loc 3 131 0
 391              		.syntax unified
 392              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 393 0004 62B6     		cpsie i
 394              	@ 0 "" 2
 395              	.LVL41:
 396              		.thumb
 397              		.syntax unified
 398              	.LBE25:
 399              	.LBE24:
 400              	.LBB26:
 401              	.LBB27:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 28


 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 29


 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 30


 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 31


 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 32


1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 33


1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 34


1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 35


1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 36


1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 37


1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 38


1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 39


1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 40


1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 41


1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 402              		.loc 2 1603 0
 403 0006 1F4B     		ldr	r3, .L32
 404 0008 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 405              		.loc 2 1605 0
 406 000a 0122     		movs	r2, #1
 407 000c 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 408              		.loc 2 1608 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 42


 409 000e 5B69     		ldr	r3, [r3, #20]
 410              	.LVL42:
 411              	.LBE27:
 412              	.LBE26:
 186:main_cm4.c    ****     
 187:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 188:main_cm4.c    ****     /* Clear any pending interrupts */
 189:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 190:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 413              		.loc 1 190 0
 414 0010 1D4B     		ldr	r3, .L32+4
 415 0012 B3F90030 		ldrsh	r3, [r3]
 416              	.LVL43:
 417              	.LBB28:
 418              	.LBB29:
 419              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 43


  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 44


  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 45


 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 46


 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 47


 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 48


 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 49


 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 50


 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 51


 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 52


 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 53


 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 54


 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 55


 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 56


 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 57


 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 58


 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 59


 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 60


1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 61


1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 62


1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 63


1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 64


1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 65


1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 66


1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 67


1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 68


1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 69


1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 70


1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 71


1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 72


1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 73


1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 420              		.loc 4 1768 0
 421 0016 002B     		cmp	r3, #0
 422 0018 09DB     		blt	.L29
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 423              		.loc 4 1770 0
 424 001a 5A09     		lsrs	r2, r3, #5
 425 001c 03F01F03 		and	r3, r3, #31
 426              	.LVL44:
 427 0020 0121     		movs	r1, #1
 428 0022 01FA03F3 		lsl	r3, r1, r3
 429 0026 6032     		adds	r2, r2, #96
 430 0028 1849     		ldr	r1, .L32+8
 431 002a 41F82230 		str	r3, [r1, r2, lsl #2]
 432              	.L29:
 433              	.LVL45:
 434              	.LBE29:
 435              	.LBE28:
 191:main_cm4.c    ****     
 192:main_cm4.c    ****     UART_Start(); 
 436              		.loc 1 192 0
 437 002e FFF7FEFF 		bl	UART_Start
 438              	.LVL46:
 439              	.LBB30:
 440              	.LBB31:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 441              		.loc 2 817 0
 442 0032 0422     		movs	r2, #4
 443 0034 164B     		ldr	r3, .L32+12
 444 0036 9A60     		str	r2, [r3, #8]
 445              	.LVL47:
 446              	.LBE31:
 447              	.LBE30:
 193:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 194:main_cm4.c    ****     printf("___Communication I2C__\r\n");
 448              		.loc 1 194 0
 449 0038 1648     		ldr	r0, .L32+16
 450 003a FFF7FEFF 		bl	puts
 451              	.LVL48:
 195:main_cm4.c    ****     
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 74


 196:main_cm4.c    ****     /* Initialize emWin Graphics */
 197:main_cm4.c    ****     GUI_Init();
 452              		.loc 1 197 0
 453 003e FFF7FEFF 		bl	GUI_Init
 454              	.LVL49:
 198:main_cm4.c    **** 
 199:main_cm4.c    ****     /* Start the eInk display interface and turn on the display power */
 200:main_cm4.c    ****     Cy_EINK_Start(20);
 455              		.loc 1 200 0
 456 0042 1420     		movs	r0, #20
 457 0044 FFF7FEFF 		bl	Cy_EINK_Start
 458              	.LVL50:
 201:main_cm4.c    ****     Cy_EINK_Power(1);
 459              		.loc 1 201 0
 460 0048 0120     		movs	r0, #1
 461 004a FFF7FEFF 		bl	Cy_EINK_Power
 462              	.LVL51:
 202:main_cm4.c    ****     
 203:main_cm4.c    ****     ClearScreen();
 463              		.loc 1 203 0
 464 004e FFF7FEFF 		bl	ClearScreen
 465              	.LVL52:
 204:main_cm4.c    ****     GUI_SetPenSize(1);
 466              		.loc 1 204 0
 467 0052 0120     		movs	r0, #1
 468 0054 FFF7FEFF 		bl	GUI_SetPenSize
 469              	.LVL53:
 205:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 470              		.loc 1 205 0
 471 0058 0020     		movs	r0, #0
 472 005a FFF7FEFF 		bl	GUI_SetColor
 473              	.LVL54:
 206:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 474              		.loc 1 206 0
 475 005e 6FF07F40 		mvn	r0, #-16777216
 476 0062 FFF7FEFF 		bl	GUI_SetBkColor
 477              	.LVL55:
 207:main_cm4.c    ****     GUI_Clear();
 478              		.loc 1 207 0
 479 0066 FFF7FEFF 		bl	GUI_Clear
 480              	.LVL56:
 208:main_cm4.c    ****     
 209:main_cm4.c    ****     //Tâche principale I2C
 210:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", configMINIMAL_STACK_SIZE, NULL,configMAX_PRIORITI
 481              		.loc 1 210 0
 482 006a 0023     		movs	r3, #0
 483 006c 0193     		str	r3, [sp, #4]
 484 006e 0622     		movs	r2, #6
 485 0070 0092     		str	r2, [sp]
 486 0072 8022     		movs	r2, #128
 487 0074 0849     		ldr	r1, .L32+20
 488 0076 0948     		ldr	r0, .L32+24
 489 0078 FFF7FEFF 		bl	xTaskCreate
 490              	.LVL57:
 211:main_cm4.c    **** 	vTaskStartScheduler();
 491              		.loc 1 211 0
 492 007c FFF7FEFF 		bl	vTaskStartScheduler
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 75


 493              	.LVL58:
 494              	.L30:
 495 0080 FEE7     		b	.L30
 496              	.L33:
 497 0082 00BF     		.align	2
 498              	.L32:
 499 0084 80063240 		.word	1077020288
 500 0088 00000000 		.word	SysInt_AnyMotionINT_cfg
 501 008c 00E100E0 		.word	-536813312
 502 0090 80043240 		.word	1077019776
 503 0094 40000000 		.word	.LC2
 504 0098 58000000 		.word	.LC3
 505 009c 00000000 		.word	Task_principal
 506              		.cfi_endproc
 507              	.LFE666:
 508              		.size	main, .-main
 509              		.global	data
 510              		.comm	RED_data,4000,4
 511              		.comm	IR_data,4000,4
 512              		.global	imageBufferCache
 513              		.comm	xSemaphoreI2C_BMI,4,4
 514              		.comm	xSemaphoreI2C_MAX,4,4
 515              		.section	.rodata.str1.4,"aMS",%progbits,1
 516              		.align	2
 517              	.LC0:
 518 0000 52454420 		.ascii	"RED : %lu   IR : %lu\015\012\000"
 518      3A20256C 
 518      75202020 
 518      4952203A 
 518      20256C75 
 519 0017 00       		.space	1
 520              	.LC1:
 521 0018 44757479 		.ascii	"DutyCycle: %d %%       Moyenne: %d mV\000"
 521      4379636C 
 521      653A2025 
 521      64202525 
 521      20202020 
 522 003e 0000     		.space	2
 523              	.LC2:
 524 0040 5F5F5F43 		.ascii	"___Communication I2C__\015\000"
 524      6F6D6D75 
 524      6E696361 
 524      74696F6E 
 524      20493243 
 525              	.LC3:
 526 0058 5461736B 		.ascii	"Task Principal\000"
 526      20507269 
 526      6E636970 
 526      616C00
 527              		.bss
 528              		.align	2
 529              		.set	.LANCHOR0,. + 0
 530              		.type	imageBufferCache, %object
 531              		.size	imageBufferCache, 5808
 532              	imageBufferCache:
 533 0000 00000000 		.space	5808
 533      00000000 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 76


 533      00000000 
 533      00000000 
 533      00000000 
 534              		.type	data, %object
 535              		.size	data, 1
 536              	data:
 537 16b0 00       		.space	1
 538              		.text
 539              	.Letext0:
 540              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 541              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 542              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 543              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 544              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 545              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 546              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 547              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 548              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 549              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 550              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 551              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 552              		.file 17 ".\\eInk Library/pervasive_eink_hardware_driver.h"
 553              		.file 18 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 554              		.file 19 ".\\eInk Library/cy_eink_library.h"
 555              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 556              		.file 21 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 557              		.file 22 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 558              		.file 23 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 559              		.file 24 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 560              		.file 25 "Generated_Source\\PSoC6/UART.h"
 561              		.file 26 "Generated_Source\\PSoC6/MAX_I2C.h"
 562              		.file 27 "Generated_Source\\PSoC6/BMI_I2C.h"
 563              		.file 28 "communication.h"
 564              		.file 29 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 565              		.file 30 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 566              		.file 31 "LCDConf.h"
 567              		.file 32 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 568              		.file 33 "Generated_Source\\PSoC6/Status_SW2.h"
 569              		.file 34 "<built-in>"
 570              		.section	.debug_info,"",%progbits
 571              	.Ldebug_info0:
 572 0000 1F180000 		.4byte	0x181f
 573 0004 0400     		.2byte	0x4
 574 0006 00000000 		.4byte	.Ldebug_abbrev0
 575 000a 04       		.byte	0x4
 576 000b 01       		.uleb128 0x1
 577 000c 59050000 		.4byte	.LASF448
 578 0010 0C       		.byte	0xc
 579 0011 C0000000 		.4byte	.LASF449
 580 0015 30110000 		.4byte	.LASF450
 581 0019 18000000 		.4byte	.Ldebug_ranges0+0x18
 582 001d 00000000 		.4byte	0
 583 0021 00000000 		.4byte	.Ldebug_line0
 584 0025 02       		.uleb128 0x2
 585 0026 04       		.byte	0x4
 586 0027 05       		.byte	0x5
 587 0028 696E7400 		.ascii	"int\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 77


 588 002c 03       		.uleb128 0x3
 589 002d 04       		.byte	0x4
 590 002e 04       		.byte	0x4
 591 002f 7A1A0000 		.4byte	.LASF0
 592 0033 04       		.uleb128 0x4
 593 0034 02       		.byte	0x2
 594 0035 F4030000 		.4byte	0x3f4
 595 0039 05       		.byte	0x5
 596 003a 24       		.byte	0x24
 597 003b F4030000 		.4byte	0x3f4
 598 003f 05       		.uleb128 0x5
 599 0040 1B1D0000 		.4byte	.LASF1
 600 0044 71       		.sleb128 -15
 601 0045 05       		.uleb128 0x5
 602 0046 37170000 		.4byte	.LASF2
 603 004a 72       		.sleb128 -14
 604 004b 05       		.uleb128 0x5
 605 004c A81D0000 		.4byte	.LASF3
 606 0050 73       		.sleb128 -13
 607 0051 05       		.uleb128 0x5
 608 0052 97060000 		.4byte	.LASF4
 609 0056 74       		.sleb128 -12
 610 0057 05       		.uleb128 0x5
 611 0058 DB110000 		.4byte	.LASF5
 612 005c 75       		.sleb128 -11
 613 005d 05       		.uleb128 0x5
 614 005e C20A0000 		.4byte	.LASF6
 615 0062 76       		.sleb128 -10
 616 0063 05       		.uleb128 0x5
 617 0064 EC1B0000 		.4byte	.LASF7
 618 0068 7B       		.sleb128 -5
 619 0069 05       		.uleb128 0x5
 620 006a 0F1B0000 		.4byte	.LASF8
 621 006e 7C       		.sleb128 -4
 622 006f 05       		.uleb128 0x5
 623 0070 5A120000 		.4byte	.LASF9
 624 0074 7E       		.sleb128 -2
 625 0075 05       		.uleb128 0x5
 626 0076 0C1A0000 		.4byte	.LASF10
 627 007a 7F       		.sleb128 -1
 628 007b 06       		.uleb128 0x6
 629 007c 0A1F0000 		.4byte	.LASF11
 630 0080 00       		.byte	0
 631 0081 06       		.uleb128 0x6
 632 0082 F81B0000 		.4byte	.LASF12
 633 0086 01       		.byte	0x1
 634 0087 06       		.uleb128 0x6
 635 0088 9A030000 		.4byte	.LASF13
 636 008c 02       		.byte	0x2
 637 008d 06       		.uleb128 0x6
 638 008e EA180000 		.4byte	.LASF14
 639 0092 03       		.byte	0x3
 640 0093 06       		.uleb128 0x6
 641 0094 3A0D0000 		.4byte	.LASF15
 642 0098 04       		.byte	0x4
 643 0099 06       		.uleb128 0x6
 644 009a 42180000 		.4byte	.LASF16
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 78


 645 009e 05       		.byte	0x5
 646 009f 06       		.uleb128 0x6
 647 00a0 8F080000 		.4byte	.LASF17
 648 00a4 06       		.byte	0x6
 649 00a5 06       		.uleb128 0x6
 650 00a6 211B0000 		.4byte	.LASF18
 651 00aa 07       		.byte	0x7
 652 00ab 06       		.uleb128 0x6
 653 00ac 7B180000 		.4byte	.LASF19
 654 00b0 08       		.byte	0x8
 655 00b1 06       		.uleb128 0x6
 656 00b2 AD0C0000 		.4byte	.LASF20
 657 00b6 09       		.byte	0x9
 658 00b7 06       		.uleb128 0x6
 659 00b8 560D0000 		.4byte	.LASF21
 660 00bc 0A       		.byte	0xa
 661 00bd 06       		.uleb128 0x6
 662 00be 510A0000 		.4byte	.LASF22
 663 00c2 0B       		.byte	0xb
 664 00c3 06       		.uleb128 0x6
 665 00c4 79160000 		.4byte	.LASF23
 666 00c8 0C       		.byte	0xc
 667 00c9 06       		.uleb128 0x6
 668 00ca 5D070000 		.4byte	.LASF24
 669 00ce 0D       		.byte	0xd
 670 00cf 06       		.uleb128 0x6
 671 00d0 02180000 		.4byte	.LASF25
 672 00d4 0E       		.byte	0xe
 673 00d5 06       		.uleb128 0x6
 674 00d6 01040000 		.4byte	.LASF26
 675 00da 0F       		.byte	0xf
 676 00db 06       		.uleb128 0x6
 677 00dc E61C0000 		.4byte	.LASF27
 678 00e0 10       		.byte	0x10
 679 00e1 06       		.uleb128 0x6
 680 00e2 50040000 		.4byte	.LASF28
 681 00e6 11       		.byte	0x11
 682 00e7 06       		.uleb128 0x6
 683 00e8 82060000 		.4byte	.LASF29
 684 00ec 12       		.byte	0x12
 685 00ed 06       		.uleb128 0x6
 686 00ee B00F0000 		.4byte	.LASF30
 687 00f2 13       		.byte	0x13
 688 00f3 06       		.uleb128 0x6
 689 00f4 7E030000 		.4byte	.LASF31
 690 00f8 14       		.byte	0x14
 691 00f9 06       		.uleb128 0x6
 692 00fa 14090000 		.4byte	.LASF32
 693 00fe 15       		.byte	0x15
 694 00ff 06       		.uleb128 0x6
 695 0100 930D0000 		.4byte	.LASF33
 696 0104 16       		.byte	0x16
 697 0105 06       		.uleb128 0x6
 698 0106 32030000 		.4byte	.LASF34
 699 010a 17       		.byte	0x17
 700 010b 06       		.uleb128 0x6
 701 010c 96160000 		.4byte	.LASF35
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 79


 702 0110 18       		.byte	0x18
 703 0111 06       		.uleb128 0x6
 704 0112 DC100000 		.4byte	.LASF36
 705 0116 19       		.byte	0x19
 706 0117 06       		.uleb128 0x6
 707 0118 38150000 		.4byte	.LASF37
 708 011c 1A       		.byte	0x1a
 709 011d 06       		.uleb128 0x6
 710 011e 3D0B0000 		.4byte	.LASF38
 711 0122 1B       		.byte	0x1b
 712 0123 06       		.uleb128 0x6
 713 0124 46200000 		.4byte	.LASF39
 714 0128 1C       		.byte	0x1c
 715 0129 06       		.uleb128 0x6
 716 012a 07020000 		.4byte	.LASF40
 717 012e 1D       		.byte	0x1d
 718 012f 06       		.uleb128 0x6
 719 0130 FB0F0000 		.4byte	.LASF41
 720 0134 1E       		.byte	0x1e
 721 0135 06       		.uleb128 0x6
 722 0136 110E0000 		.4byte	.LASF42
 723 013a 1F       		.byte	0x1f
 724 013b 06       		.uleb128 0x6
 725 013c B9100000 		.4byte	.LASF43
 726 0140 20       		.byte	0x20
 727 0141 06       		.uleb128 0x6
 728 0142 890A0000 		.4byte	.LASF44
 729 0146 21       		.byte	0x21
 730 0147 06       		.uleb128 0x6
 731 0148 741E0000 		.4byte	.LASF45
 732 014c 22       		.byte	0x22
 733 014d 06       		.uleb128 0x6
 734 014e BD0E0000 		.4byte	.LASF46
 735 0152 23       		.byte	0x23
 736 0153 06       		.uleb128 0x6
 737 0154 5F020000 		.4byte	.LASF47
 738 0158 24       		.byte	0x24
 739 0159 06       		.uleb128 0x6
 740 015a E5170000 		.4byte	.LASF48
 741 015e 25       		.byte	0x25
 742 015f 06       		.uleb128 0x6
 743 0160 B5130000 		.4byte	.LASF49
 744 0164 26       		.byte	0x26
 745 0165 06       		.uleb128 0x6
 746 0166 FE1C0000 		.4byte	.LASF50
 747 016a 27       		.byte	0x27
 748 016b 06       		.uleb128 0x6
 749 016c 91110000 		.4byte	.LASF51
 750 0170 28       		.byte	0x28
 751 0171 06       		.uleb128 0x6
 752 0172 9A090000 		.4byte	.LASF52
 753 0176 29       		.byte	0x29
 754 0177 06       		.uleb128 0x6
 755 0178 7C120000 		.4byte	.LASF53
 756 017c 2A       		.byte	0x2a
 757 017d 06       		.uleb128 0x6
 758 017e CB180000 		.4byte	.LASF54
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 80


 759 0182 2B       		.byte	0x2b
 760 0183 06       		.uleb128 0x6
 761 0184 58010000 		.4byte	.LASF55
 762 0188 2C       		.byte	0x2c
 763 0189 06       		.uleb128 0x6
 764 018a 1F180000 		.4byte	.LASF56
 765 018e 2D       		.byte	0x2d
 766 018f 06       		.uleb128 0x6
 767 0190 1B110000 		.4byte	.LASF57
 768 0194 2E       		.byte	0x2e
 769 0195 06       		.uleb128 0x6
 770 0196 801A0000 		.4byte	.LASF58
 771 019a 2F       		.byte	0x2f
 772 019b 06       		.uleb128 0x6
 773 019c 77200000 		.4byte	.LASF59
 774 01a0 30       		.byte	0x30
 775 01a1 06       		.uleb128 0x6
 776 01a2 A21E0000 		.4byte	.LASF60
 777 01a6 31       		.byte	0x31
 778 01a7 06       		.uleb128 0x6
 779 01a8 B6190000 		.4byte	.LASF61
 780 01ac 32       		.byte	0x32
 781 01ad 06       		.uleb128 0x6
 782 01ae 150C0000 		.4byte	.LASF62
 783 01b2 33       		.byte	0x33
 784 01b3 06       		.uleb128 0x6
 785 01b4 16000000 		.4byte	.LASF63
 786 01b8 34       		.byte	0x34
 787 01b9 06       		.uleb128 0x6
 788 01ba 38130000 		.4byte	.LASF64
 789 01be 35       		.byte	0x35
 790 01bf 06       		.uleb128 0x6
 791 01c0 C4070000 		.4byte	.LASF65
 792 01c4 36       		.byte	0x36
 793 01c5 06       		.uleb128 0x6
 794 01c6 6C1C0000 		.4byte	.LASF66
 795 01ca 37       		.byte	0x37
 796 01cb 06       		.uleb128 0x6
 797 01cc 1E0D0000 		.4byte	.LASF67
 798 01d0 38       		.byte	0x38
 799 01d1 06       		.uleb128 0x6
 800 01d2 1A010000 		.4byte	.LASF68
 801 01d6 39       		.byte	0x39
 802 01d7 06       		.uleb128 0x6
 803 01d8 760C0000 		.4byte	.LASF69
 804 01dc 3A       		.byte	0x3a
 805 01dd 06       		.uleb128 0x6
 806 01de 36100000 		.4byte	.LASF70
 807 01e2 3B       		.byte	0x3b
 808 01e3 06       		.uleb128 0x6
 809 01e4 590C0000 		.4byte	.LASF71
 810 01e8 3C       		.byte	0x3c
 811 01e9 06       		.uleb128 0x6
 812 01ea 301F0000 		.4byte	.LASF72
 813 01ee 3D       		.byte	0x3d
 814 01ef 06       		.uleb128 0x6
 815 01f0 98130000 		.4byte	.LASF73
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 81


 816 01f4 3E       		.byte	0x3e
 817 01f5 06       		.uleb128 0x6
 818 01f6 BD030000 		.4byte	.LASF74
 819 01fa 3F       		.byte	0x3f
 820 01fb 06       		.uleb128 0x6
 821 01fc 06190000 		.4byte	.LASF75
 822 0200 40       		.byte	0x40
 823 0201 06       		.uleb128 0x6
 824 0202 BA140000 		.4byte	.LASF76
 825 0206 41       		.byte	0x41
 826 0207 06       		.uleb128 0x6
 827 0208 FC020000 		.4byte	.LASF77
 828 020c 42       		.byte	0x42
 829 020d 06       		.uleb128 0x6
 830 020e 261A0000 		.4byte	.LASF78
 831 0212 43       		.byte	0x43
 832 0213 06       		.uleb128 0x6
 833 0214 4F0E0000 		.4byte	.LASF79
 834 0218 44       		.byte	0x44
 835 0219 06       		.uleb128 0x6
 836 021a 771F0000 		.4byte	.LASF80
 837 021e 45       		.byte	0x45
 838 021f 06       		.uleb128 0x6
 839 0220 D2130000 		.4byte	.LASF81
 840 0224 46       		.byte	0x46
 841 0225 06       		.uleb128 0x6
 842 0226 711D0000 		.4byte	.LASF82
 843 022a 47       		.byte	0x47
 844 022b 06       		.uleb128 0x6
 845 022c 1F200000 		.4byte	.LASF83
 846 0230 48       		.byte	0x48
 847 0231 06       		.uleb128 0x6
 848 0232 C50D0000 		.4byte	.LASF84
 849 0236 49       		.byte	0x49
 850 0237 06       		.uleb128 0x6
 851 0238 7C010000 		.4byte	.LASF85
 852 023c 4A       		.byte	0x4a
 853 023d 06       		.uleb128 0x6
 854 023e FB120000 		.4byte	.LASF86
 855 0242 4B       		.byte	0x4b
 856 0243 06       		.uleb128 0x6
 857 0244 EE130000 		.4byte	.LASF87
 858 0248 4C       		.byte	0x4c
 859 0249 06       		.uleb128 0x6
 860 024a 5B080000 		.4byte	.LASF88
 861 024e 4D       		.byte	0x4d
 862 024f 06       		.uleb128 0x6
 863 0250 5E180000 		.4byte	.LASF89
 864 0254 4E       		.byte	0x4e
 865 0255 06       		.uleb128 0x6
 866 0256 E10D0000 		.4byte	.LASF90
 867 025a 4F       		.byte	0x4f
 868 025b 06       		.uleb128 0x6
 869 025c D2010000 		.4byte	.LASF91
 870 0260 50       		.byte	0x50
 871 0261 06       		.uleb128 0x6
 872 0262 E5160000 		.4byte	.LASF92
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 82


 873 0266 51       		.byte	0x51
 874 0267 06       		.uleb128 0x6
 875 0268 261C0000 		.4byte	.LASF93
 876 026c 52       		.byte	0x52
 877 026d 06       		.uleb128 0x6
 878 026e BD1E0000 		.4byte	.LASF94
 879 0272 53       		.byte	0x53
 880 0273 06       		.uleb128 0x6
 881 0274 C91F0000 		.4byte	.LASF95
 882 0278 54       		.byte	0x54
 883 0279 06       		.uleb128 0x6
 884 027a DA0E0000 		.4byte	.LASF96
 885 027e 55       		.byte	0x55
 886 027f 06       		.uleb128 0x6
 887 0280 CB120000 		.4byte	.LASF97
 888 0284 56       		.byte	0x56
 889 0285 06       		.uleb128 0x6
 890 0286 E51F0000 		.4byte	.LASF98
 891 028a 57       		.byte	0x57
 892 028b 06       		.uleb128 0x6
 893 028c A0200000 		.4byte	.LASF99
 894 0290 58       		.byte	0x58
 895 0291 06       		.uleb128 0x6
 896 0292 18150000 		.4byte	.LASF100
 897 0296 59       		.byte	0x59
 898 0297 06       		.uleb128 0x6
 899 0298 05200000 		.4byte	.LASF101
 900 029c 5A       		.byte	0x5a
 901 029d 06       		.uleb128 0x6
 902 029e 01110000 		.4byte	.LASF102
 903 02a2 5B       		.byte	0x5b
 904 02a3 06       		.uleb128 0x6
 905 02a4 11050000 		.4byte	.LASF103
 906 02a8 5C       		.byte	0x5c
 907 02a9 06       		.uleb128 0x6
 908 02aa 541A0000 		.4byte	.LASF104
 909 02ae 5D       		.byte	0x5d
 910 02af 06       		.uleb128 0x6
 911 02b0 5E0B0000 		.4byte	.LASF105
 912 02b4 5E       		.byte	0x5e
 913 02b5 06       		.uleb128 0x6
 914 02b6 931F0000 		.4byte	.LASF106
 915 02ba 5F       		.byte	0x5f
 916 02bb 06       		.uleb128 0x6
 917 02bc 0B140000 		.4byte	.LASF107
 918 02c0 60       		.byte	0x60
 919 02c1 06       		.uleb128 0x6
 920 02c2 73040000 		.4byte	.LASF108
 921 02c6 61       		.byte	0x61
 922 02c7 06       		.uleb128 0x6
 923 02c8 581B0000 		.4byte	.LASF109
 924 02cc 62       		.byte	0x62
 925 02cd 06       		.uleb128 0x6
 926 02ce E50B0000 		.4byte	.LASF110
 927 02d2 63       		.byte	0x63
 928 02d3 06       		.uleb128 0x6
 929 02d4 CA200000 		.4byte	.LASF111
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 83


 930 02d8 64       		.byte	0x64
 931 02d9 06       		.uleb128 0x6
 932 02da 54150000 		.4byte	.LASF112
 933 02de 65       		.byte	0x65
 934 02df 06       		.uleb128 0x6
 935 02e0 AF090000 		.4byte	.LASF113
 936 02e4 66       		.byte	0x66
 937 02e5 06       		.uleb128 0x6
 938 02e6 B11A0000 		.4byte	.LASF114
 939 02ea 67       		.byte	0x67
 940 02eb 06       		.uleb128 0x6
 941 02ec 090F0000 		.4byte	.LASF115
 942 02f0 68       		.byte	0x68
 943 02f1 06       		.uleb128 0x6
 944 02f2 AB020000 		.4byte	.LASF116
 945 02f6 69       		.byte	0x69
 946 02f7 06       		.uleb128 0x6
 947 02f8 77140000 		.4byte	.LASF117
 948 02fc 6A       		.byte	0x6a
 949 02fd 06       		.uleb128 0x6
 950 02fe 3D090000 		.4byte	.LASF118
 951 0302 6B       		.byte	0x6b
 952 0303 06       		.uleb128 0x6
 953 0304 391E0000 		.4byte	.LASF119
 954 0308 6C       		.byte	0x6c
 955 0309 06       		.uleb128 0x6
 956 030a 91120000 		.4byte	.LASF120
 957 030e 6D       		.byte	0x6d
 958 030f 06       		.uleb128 0x6
 959 0310 6E0A0000 		.4byte	.LASF121
 960 0314 6E       		.byte	0x6e
 961 0315 06       		.uleb128 0x6
 962 0316 D11B0000 		.4byte	.LASF122
 963 031a 6F       		.byte	0x6f
 964 031b 06       		.uleb128 0x6
 965 031c 920C0000 		.4byte	.LASF123
 966 0320 70       		.byte	0x70
 967 0321 06       		.uleb128 0x6
 968 0322 88000000 		.4byte	.LASF124
 969 0326 71       		.byte	0x71
 970 0327 06       		.uleb128 0x6
 971 0328 C7150000 		.4byte	.LASF125
 972 032c 72       		.byte	0x72
 973 032d 06       		.uleb128 0x6
 974 032e BB060000 		.4byte	.LASF126
 975 0332 73       		.byte	0x73
 976 0333 06       		.uleb128 0x6
 977 0334 F41A0000 		.4byte	.LASF127
 978 0338 74       		.byte	0x74
 979 0339 06       		.uleb128 0x6
 980 033a 3D1B0000 		.4byte	.LASF128
 981 033e 75       		.byte	0x75
 982 033f 06       		.uleb128 0x6
 983 0340 4F1D0000 		.4byte	.LASF129
 984 0344 76       		.byte	0x76
 985 0345 06       		.uleb128 0x6
 986 0346 35040000 		.4byte	.LASF130
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 84


 987 034a 77       		.byte	0x77
 988 034b 06       		.uleb128 0x6
 989 034c 7B190000 		.4byte	.LASF131
 990 0350 78       		.byte	0x78
 991 0351 06       		.uleb128 0x6
 992 0352 D20A0000 		.4byte	.LASF132
 993 0356 79       		.byte	0x79
 994 0357 06       		.uleb128 0x6
 995 0358 A71C0000 		.4byte	.LASF133
 996 035c 7A       		.byte	0x7a
 997 035d 06       		.uleb128 0x6
 998 035e 34120000 		.4byte	.LASF134
 999 0362 7B       		.byte	0x7b
 1000 0363 06       		.uleb128 0x6
 1001 0364 D6060000 		.4byte	.LASF135
 1002 0368 7C       		.byte	0x7c
 1003 0369 06       		.uleb128 0x6
 1004 036a 721B0000 		.4byte	.LASF136
 1005 036e 7D       		.byte	0x7d
 1006 036f 06       		.uleb128 0x6
 1007 0370 FF0B0000 		.4byte	.LASF137
 1008 0374 7E       		.byte	0x7e
 1009 0375 06       		.uleb128 0x6
 1010 0376 00000000 		.4byte	.LASF138
 1011 037a 7F       		.byte	0x7f
 1012 037b 06       		.uleb128 0x6
 1013 037c 6E150000 		.4byte	.LASF139
 1014 0380 80       		.byte	0x80
 1015 0381 06       		.uleb128 0x6
 1016 0382 65060000 		.4byte	.LASF140
 1017 0386 81       		.byte	0x81
 1018 0387 06       		.uleb128 0x6
 1019 0388 DB020000 		.4byte	.LASF141
 1020 038c 82       		.byte	0x82
 1021 038d 06       		.uleb128 0x6
 1022 038e 230F0000 		.4byte	.LASF142
 1023 0392 83       		.byte	0x83
 1024 0393 06       		.uleb128 0x6
 1025 0394 D5000000 		.4byte	.LASF143
 1026 0398 84       		.byte	0x84
 1027 0399 06       		.uleb128 0x6
 1028 039a 260B0000 		.4byte	.LASF144
 1029 039e 85       		.byte	0x85
 1030 039f 06       		.uleb128 0x6
 1031 03a0 F5190000 		.4byte	.LASF145
 1032 03a4 86       		.byte	0x86
 1033 03a5 06       		.uleb128 0x6
 1034 03a6 4A0F0000 		.4byte	.LASF146
 1035 03aa 87       		.byte	0x87
 1036 03ab 06       		.uleb128 0x6
 1037 03ac 0C060000 		.4byte	.LASF147
 1038 03b0 88       		.byte	0x88
 1039 03b1 06       		.uleb128 0x6
 1040 03b2 F2150000 		.4byte	.LASF148
 1041 03b6 89       		.byte	0x89
 1042 03b7 06       		.uleb128 0x6
 1043 03b8 CA1D0000 		.4byte	.LASF149
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 85


 1044 03bc 8A       		.byte	0x8a
 1045 03bd 06       		.uleb128 0x6
 1046 03be 1A040000 		.4byte	.LASF150
 1047 03c2 8B       		.byte	0x8b
 1048 03c3 06       		.uleb128 0x6
 1049 03c4 3E0C0000 		.4byte	.LASF151
 1050 03c8 8C       		.byte	0x8c
 1051 03c9 06       		.uleb128 0x6
 1052 03ca F9090000 		.4byte	.LASF152
 1053 03ce 8D       		.byte	0x8d
 1054 03cf 06       		.uleb128 0x6
 1055 03d0 A9170000 		.4byte	.LASF153
 1056 03d4 8E       		.byte	0x8e
 1057 03d5 06       		.uleb128 0x6
 1058 03d6 66120000 		.4byte	.LASF154
 1059 03da 8F       		.byte	0x8f
 1060 03db 06       		.uleb128 0x6
 1061 03dc 78080000 		.4byte	.LASF155
 1062 03e0 90       		.byte	0x90
 1063 03e1 06       		.uleb128 0x6
 1064 03e2 980E0000 		.4byte	.LASF156
 1065 03e6 91       		.byte	0x91
 1066 03e7 06       		.uleb128 0x6
 1067 03e8 CC0B0000 		.4byte	.LASF157
 1068 03ec 92       		.byte	0x92
 1069 03ed 06       		.uleb128 0x6
 1070 03ee 2D0E0000 		.4byte	.LASF158
 1071 03f2 F0       		.byte	0xf0
 1072 03f3 00       		.byte	0
 1073 03f4 03       		.uleb128 0x3
 1074 03f5 02       		.byte	0x2
 1075 03f6 05       		.byte	0x5
 1076 03f7 C1120000 		.4byte	.LASF159
 1077 03fb 07       		.uleb128 0x7
 1078 03fc 010B0000 		.4byte	.LASF161
 1079 0400 05       		.byte	0x5
 1080 0401 F4       		.byte	0xf4
 1081 0402 33000000 		.4byte	0x33
 1082 0406 03       		.uleb128 0x3
 1083 0407 01       		.byte	0x1
 1084 0408 06       		.byte	0x6
 1085 0409 B71D0000 		.4byte	.LASF160
 1086 040d 07       		.uleb128 0x7
 1087 040e B4180000 		.4byte	.LASF162
 1088 0412 06       		.byte	0x6
 1089 0413 1D       		.byte	0x1d
 1090 0414 18040000 		.4byte	0x418
 1091 0418 03       		.uleb128 0x3
 1092 0419 01       		.byte	0x1
 1093 041a 08       		.byte	0x8
 1094 041b 881B0000 		.4byte	.LASF163
 1095 041f 07       		.uleb128 0x7
 1096 0420 AE110000 		.4byte	.LASF164
 1097 0424 06       		.byte	0x6
 1098 0425 29       		.byte	0x29
 1099 0426 F4030000 		.4byte	0x3f4
 1100 042a 07       		.uleb128 0x7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 86


 1101 042b 090D0000 		.4byte	.LASF165
 1102 042f 06       		.byte	0x6
 1103 0430 2B       		.byte	0x2b
 1104 0431 35040000 		.4byte	0x435
 1105 0435 03       		.uleb128 0x3
 1106 0436 02       		.byte	0x2
 1107 0437 07       		.byte	0x7
 1108 0438 91140000 		.4byte	.LASF166
 1109 043c 07       		.uleb128 0x7
 1110 043d 28030000 		.4byte	.LASF167
 1111 0441 06       		.byte	0x6
 1112 0442 3F       		.byte	0x3f
 1113 0443 47040000 		.4byte	0x447
 1114 0447 03       		.uleb128 0x3
 1115 0448 04       		.byte	0x4
 1116 0449 05       		.byte	0x5
 1117 044a DC160000 		.4byte	.LASF168
 1118 044e 07       		.uleb128 0x7
 1119 044f 961B0000 		.4byte	.LASF169
 1120 0453 06       		.byte	0x6
 1121 0454 41       		.byte	0x41
 1122 0455 59040000 		.4byte	0x459
 1123 0459 03       		.uleb128 0x3
 1124 045a 04       		.byte	0x4
 1125 045b 07       		.byte	0x7
 1126 045c 421A0000 		.4byte	.LASF170
 1127 0460 03       		.uleb128 0x3
 1128 0461 08       		.byte	0x8
 1129 0462 05       		.byte	0x5
 1130 0463 89100000 		.4byte	.LASF171
 1131 0467 03       		.uleb128 0x3
 1132 0468 08       		.byte	0x8
 1133 0469 07       		.byte	0x7
 1134 046a A5070000 		.4byte	.LASF172
 1135 046e 03       		.uleb128 0x3
 1136 046f 04       		.byte	0x4
 1137 0470 07       		.byte	0x7
 1138 0471 34020000 		.4byte	.LASF173
 1139 0475 07       		.uleb128 0x7
 1140 0476 610F0000 		.4byte	.LASF174
 1141 047a 07       		.byte	0x7
 1142 047b 18       		.byte	0x18
 1143 047c 0D040000 		.4byte	0x40d
 1144 0480 07       		.uleb128 0x7
 1145 0481 40080000 		.4byte	.LASF175
 1146 0485 07       		.byte	0x7
 1147 0486 20       		.byte	0x20
 1148 0487 1F040000 		.4byte	0x41f
 1149 048b 07       		.uleb128 0x7
 1150 048c DF140000 		.4byte	.LASF176
 1151 0490 07       		.byte	0x7
 1152 0491 24       		.byte	0x24
 1153 0492 2A040000 		.4byte	0x42a
 1154 0496 07       		.uleb128 0x7
 1155 0497 951A0000 		.4byte	.LASF177
 1156 049b 07       		.byte	0x7
 1157 049c 2C       		.byte	0x2c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 87


 1158 049d 3C040000 		.4byte	0x43c
 1159 04a1 07       		.uleb128 0x7
 1160 04a2 FD060000 		.4byte	.LASF178
 1161 04a6 07       		.byte	0x7
 1162 04a7 30       		.byte	0x30
 1163 04a8 4E040000 		.4byte	0x44e
 1164 04ac 08       		.uleb128 0x8
 1165 04ad 040E     		.2byte	0xe04
 1166 04af 04       		.byte	0x4
 1167 04b0 9601     		.2byte	0x196
 1168 04b2 68050000 		.4byte	0x568
 1169 04b6 09       		.uleb128 0x9
 1170 04b7 9B070000 		.4byte	.LASF179
 1171 04bb 04       		.byte	0x4
 1172 04bc 9801     		.2byte	0x198
 1173 04be 84050000 		.4byte	0x584
 1174 04c2 00       		.byte	0
 1175 04c3 09       		.uleb128 0x9
 1176 04c4 35160000 		.4byte	.LASF180
 1177 04c8 04       		.byte	0x4
 1178 04c9 9901     		.2byte	0x199
 1179 04cb 89050000 		.4byte	0x589
 1180 04cf 20       		.byte	0x20
 1181 04d0 09       		.uleb128 0x9
 1182 04d1 9C1C0000 		.4byte	.LASF181
 1183 04d5 04       		.byte	0x4
 1184 04d6 9A01     		.2byte	0x19a
 1185 04d8 99050000 		.4byte	0x599
 1186 04dc 80       		.byte	0x80
 1187 04dd 09       		.uleb128 0x9
 1188 04de 0B080000 		.4byte	.LASF182
 1189 04e2 04       		.byte	0x4
 1190 04e3 9B01     		.2byte	0x19b
 1191 04e5 89050000 		.4byte	0x589
 1192 04e9 A0       		.byte	0xa0
 1193 04ea 0A       		.uleb128 0xa
 1194 04eb 9D1E0000 		.4byte	.LASF183
 1195 04ef 04       		.byte	0x4
 1196 04f0 9C01     		.2byte	0x19c
 1197 04f2 9E050000 		.4byte	0x59e
 1198 04f6 0001     		.2byte	0x100
 1199 04f8 0A       		.uleb128 0xa
 1200 04f9 51160000 		.4byte	.LASF184
 1201 04fd 04       		.byte	0x4
 1202 04fe 9D01     		.2byte	0x19d
 1203 0500 89050000 		.4byte	0x589
 1204 0504 2001     		.2byte	0x120
 1205 0506 0A       		.uleb128 0xa
 1206 0507 93130000 		.4byte	.LASF185
 1207 050b 04       		.byte	0x4
 1208 050c 9E01     		.2byte	0x19e
 1209 050e A3050000 		.4byte	0x5a3
 1210 0512 8001     		.2byte	0x180
 1211 0514 0A       		.uleb128 0xa
 1212 0515 5B160000 		.4byte	.LASF186
 1213 0519 04       		.byte	0x4
 1214 051a 9F01     		.2byte	0x19f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 88


 1215 051c 89050000 		.4byte	0x589
 1216 0520 A001     		.2byte	0x1a0
 1217 0522 0A       		.uleb128 0xa
 1218 0523 C91C0000 		.4byte	.LASF187
 1219 0527 04       		.byte	0x4
 1220 0528 A001     		.2byte	0x1a0
 1221 052a A8050000 		.4byte	0x5a8
 1222 052e 0002     		.2byte	0x200
 1223 0530 0A       		.uleb128 0xa
 1224 0531 65160000 		.4byte	.LASF188
 1225 0535 04       		.byte	0x4
 1226 0536 A101     		.2byte	0x1a1
 1227 0538 AD050000 		.4byte	0x5ad
 1228 053c 2002     		.2byte	0x220
 1229 053e 0B       		.uleb128 0xb
 1230 053f 495000   		.ascii	"IP\000"
 1231 0542 04       		.byte	0x4
 1232 0543 A201     		.2byte	0x1a2
 1233 0545 D2050000 		.4byte	0x5d2
 1234 0549 0003     		.2byte	0x300
 1235 054b 0A       		.uleb128 0xa
 1236 054c 6F160000 		.4byte	.LASF189
 1237 0550 04       		.byte	0x4
 1238 0551 A301     		.2byte	0x1a3
 1239 0553 D7050000 		.4byte	0x5d7
 1240 0557 F003     		.2byte	0x3f0
 1241 0559 0A       		.uleb128 0xa
 1242 055a 84150000 		.4byte	.LASF190
 1243 055e 04       		.byte	0x4
 1244 055f A401     		.2byte	0x1a4
 1245 0561 7F050000 		.4byte	0x57f
 1246 0565 000E     		.2byte	0xe00
 1247 0567 00       		.byte	0
 1248 0568 0C       		.uleb128 0xc
 1249 0569 7F050000 		.4byte	0x57f
 1250 056d 78050000 		.4byte	0x578
 1251 0571 0D       		.uleb128 0xd
 1252 0572 78050000 		.4byte	0x578
 1253 0576 07       		.byte	0x7
 1254 0577 00       		.byte	0
 1255 0578 03       		.uleb128 0x3
 1256 0579 04       		.byte	0x4
 1257 057a 07       		.byte	0x7
 1258 057b 09160000 		.4byte	.LASF191
 1259 057f 0E       		.uleb128 0xe
 1260 0580 A1040000 		.4byte	0x4a1
 1261 0584 0E       		.uleb128 0xe
 1262 0585 68050000 		.4byte	0x568
 1263 0589 0C       		.uleb128 0xc
 1264 058a A1040000 		.4byte	0x4a1
 1265 058e 99050000 		.4byte	0x599
 1266 0592 0D       		.uleb128 0xd
 1267 0593 78050000 		.4byte	0x578
 1268 0597 17       		.byte	0x17
 1269 0598 00       		.byte	0
 1270 0599 0E       		.uleb128 0xe
 1271 059a 68050000 		.4byte	0x568
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 89


 1272 059e 0E       		.uleb128 0xe
 1273 059f 68050000 		.4byte	0x568
 1274 05a3 0E       		.uleb128 0xe
 1275 05a4 68050000 		.4byte	0x568
 1276 05a8 0E       		.uleb128 0xe
 1277 05a9 68050000 		.4byte	0x568
 1278 05ad 0C       		.uleb128 0xc
 1279 05ae A1040000 		.4byte	0x4a1
 1280 05b2 BD050000 		.4byte	0x5bd
 1281 05b6 0D       		.uleb128 0xd
 1282 05b7 78050000 		.4byte	0x578
 1283 05bb 37       		.byte	0x37
 1284 05bc 00       		.byte	0
 1285 05bd 0C       		.uleb128 0xc
 1286 05be CD050000 		.4byte	0x5cd
 1287 05c2 CD050000 		.4byte	0x5cd
 1288 05c6 0D       		.uleb128 0xd
 1289 05c7 78050000 		.4byte	0x578
 1290 05cb EF       		.byte	0xef
 1291 05cc 00       		.byte	0
 1292 05cd 0E       		.uleb128 0xe
 1293 05ce 75040000 		.4byte	0x475
 1294 05d2 0E       		.uleb128 0xe
 1295 05d3 BD050000 		.4byte	0x5bd
 1296 05d7 0C       		.uleb128 0xc
 1297 05d8 A1040000 		.4byte	0x4a1
 1298 05dc E8050000 		.4byte	0x5e8
 1299 05e0 0F       		.uleb128 0xf
 1300 05e1 78050000 		.4byte	0x578
 1301 05e5 8302     		.2byte	0x283
 1302 05e7 00       		.byte	0
 1303 05e8 10       		.uleb128 0x10
 1304 05e9 E0180000 		.4byte	.LASF192
 1305 05ed 04       		.byte	0x4
 1306 05ee A501     		.2byte	0x1a5
 1307 05f0 AC040000 		.4byte	0x4ac
 1308 05f4 11       		.uleb128 0x11
 1309 05f5 7F050000 		.4byte	0x57f
 1310 05f9 0C       		.uleb128 0xc
 1311 05fa F4050000 		.4byte	0x5f4
 1312 05fe 09060000 		.4byte	0x609
 1313 0602 0D       		.uleb128 0xd
 1314 0603 78050000 		.4byte	0x578
 1315 0607 0F       		.byte	0xf
 1316 0608 00       		.byte	0
 1317 0609 12       		.uleb128 0x12
 1318 060a 80       		.byte	0x80
 1319 060b 08       		.byte	0x8
 1320 060c 22       		.byte	0x22
 1321 060d DD060000 		.4byte	0x6dd
 1322 0611 13       		.uleb128 0x13
 1323 0612 4F555400 		.ascii	"OUT\000"
 1324 0616 08       		.byte	0x8
 1325 0617 23       		.byte	0x23
 1326 0618 7F050000 		.4byte	0x57f
 1327 061c 00       		.byte	0
 1328 061d 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 90


 1329 061e 2C080000 		.4byte	.LASF193
 1330 0622 08       		.byte	0x8
 1331 0623 24       		.byte	0x24
 1332 0624 7F050000 		.4byte	0x57f
 1333 0628 04       		.byte	0x4
 1334 0629 14       		.uleb128 0x14
 1335 062a BC070000 		.4byte	.LASF194
 1336 062e 08       		.byte	0x8
 1337 062f 25       		.byte	0x25
 1338 0630 7F050000 		.4byte	0x57f
 1339 0634 08       		.byte	0x8
 1340 0635 14       		.uleb128 0x14
 1341 0636 97180000 		.4byte	.LASF195
 1342 063a 08       		.byte	0x8
 1343 063b 26       		.byte	0x26
 1344 063c 7F050000 		.4byte	0x57f
 1345 0640 0C       		.byte	0xc
 1346 0641 13       		.uleb128 0x13
 1347 0642 494E00   		.ascii	"IN\000"
 1348 0645 08       		.byte	0x8
 1349 0646 27       		.byte	0x27
 1350 0647 F4050000 		.4byte	0x5f4
 1351 064b 10       		.byte	0x10
 1352 064c 14       		.uleb128 0x14
 1353 064d A0070000 		.4byte	.LASF196
 1354 0651 08       		.byte	0x8
 1355 0652 28       		.byte	0x28
 1356 0653 7F050000 		.4byte	0x57f
 1357 0657 14       		.byte	0x14
 1358 0658 14       		.uleb128 0x14
 1359 0659 140D0000 		.4byte	.LASF197
 1360 065d 08       		.byte	0x8
 1361 065e 29       		.byte	0x29
 1362 065f 7F050000 		.4byte	0x57f
 1363 0663 18       		.byte	0x18
 1364 0664 14       		.uleb128 0x14
 1365 0665 96190000 		.4byte	.LASF198
 1366 0669 08       		.byte	0x8
 1367 066a 2A       		.byte	0x2a
 1368 066b F4050000 		.4byte	0x5f4
 1369 066f 1C       		.byte	0x1c
 1370 0670 14       		.uleb128 0x14
 1371 0671 B3040000 		.4byte	.LASF199
 1372 0675 08       		.byte	0x8
 1373 0676 2B       		.byte	0x2b
 1374 0677 7F050000 		.4byte	0x57f
 1375 067b 20       		.byte	0x20
 1376 067c 14       		.uleb128 0x14
 1377 067d DC170000 		.4byte	.LASF200
 1378 0681 08       		.byte	0x8
 1379 0682 2C       		.byte	0x2c
 1380 0683 7F050000 		.4byte	0x57f
 1381 0687 24       		.byte	0x24
 1382 0688 13       		.uleb128 0x13
 1383 0689 43464700 		.ascii	"CFG\000"
 1384 068d 08       		.byte	0x8
 1385 068e 2D       		.byte	0x2d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 91


 1386 068f 7F050000 		.4byte	0x57f
 1387 0693 28       		.byte	0x28
 1388 0694 14       		.uleb128 0x14
 1389 0695 7B060000 		.4byte	.LASF201
 1390 0699 08       		.byte	0x8
 1391 069a 2E       		.byte	0x2e
 1392 069b 7F050000 		.4byte	0x57f
 1393 069f 2C       		.byte	0x2c
 1394 06a0 14       		.uleb128 0x14
 1395 06a1 AB0A0000 		.4byte	.LASF202
 1396 06a5 08       		.byte	0x8
 1397 06a6 2F       		.byte	0x2f
 1398 06a7 7F050000 		.4byte	0x57f
 1399 06ab 30       		.byte	0x30
 1400 06ac 14       		.uleb128 0x14
 1401 06ad 5B1F0000 		.4byte	.LASF203
 1402 06b1 08       		.byte	0x8
 1403 06b2 30       		.byte	0x30
 1404 06b3 7F050000 		.4byte	0x57f
 1405 06b7 34       		.byte	0x34
 1406 06b8 14       		.uleb128 0x14
 1407 06b9 32000000 		.4byte	.LASF204
 1408 06bd 08       		.byte	0x8
 1409 06be 31       		.byte	0x31
 1410 06bf F4050000 		.4byte	0x5f4
 1411 06c3 38       		.byte	0x38
 1412 06c4 14       		.uleb128 0x14
 1413 06c5 34180000 		.4byte	.LASF205
 1414 06c9 08       		.byte	0x8
 1415 06ca 32       		.byte	0x32
 1416 06cb 7F050000 		.4byte	0x57f
 1417 06cf 3C       		.byte	0x3c
 1418 06d0 14       		.uleb128 0x14
 1419 06d1 261F0000 		.4byte	.LASF206
 1420 06d5 08       		.byte	0x8
 1421 06d6 33       		.byte	0x33
 1422 06d7 E2060000 		.4byte	0x6e2
 1423 06db 40       		.byte	0x40
 1424 06dc 00       		.byte	0
 1425 06dd 0E       		.uleb128 0xe
 1426 06de F9050000 		.4byte	0x5f9
 1427 06e2 11       		.uleb128 0x11
 1428 06e3 DD060000 		.4byte	0x6dd
 1429 06e7 07       		.uleb128 0x7
 1430 06e8 820D0000 		.4byte	.LASF207
 1431 06ec 08       		.byte	0x8
 1432 06ed 34       		.byte	0x34
 1433 06ee 09060000 		.4byte	0x609
 1434 06f2 15       		.uleb128 0x15
 1435 06f3 2440     		.2byte	0x4024
 1436 06f5 08       		.byte	0x8
 1437 06f6 39       		.byte	0x39
 1438 06f7 7D070000 		.4byte	0x77d
 1439 06fb 13       		.uleb128 0x13
 1440 06fc 50525400 		.ascii	"PRT\000"
 1441 0700 08       		.byte	0x8
 1442 0701 3A       		.byte	0x3a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 92


 1443 0702 7D070000 		.4byte	0x77d
 1444 0706 00       		.byte	0
 1445 0707 16       		.uleb128 0x16
 1446 0708 46000000 		.4byte	.LASF208
 1447 070c 08       		.byte	0x8
 1448 070d 3B       		.byte	0x3b
 1449 070e F4050000 		.4byte	0x5f4
 1450 0712 0040     		.2byte	0x4000
 1451 0714 16       		.uleb128 0x16
 1452 0715 52000000 		.4byte	.LASF209
 1453 0719 08       		.byte	0x8
 1454 071a 3C       		.byte	0x3c
 1455 071b F4050000 		.4byte	0x5f4
 1456 071f 0440     		.2byte	0x4004
 1457 0721 16       		.uleb128 0x16
 1458 0722 5E000000 		.4byte	.LASF210
 1459 0726 08       		.byte	0x8
 1460 0727 3D       		.byte	0x3d
 1461 0728 F4050000 		.4byte	0x5f4
 1462 072c 0840     		.2byte	0x4008
 1463 072e 16       		.uleb128 0x16
 1464 072f A40F0000 		.4byte	.LASF211
 1465 0733 08       		.byte	0x8
 1466 0734 3E       		.byte	0x3e
 1467 0735 F4050000 		.4byte	0x5f4
 1468 0739 0C40     		.2byte	0x400c
 1469 073b 16       		.uleb128 0x16
 1470 073c 3B000000 		.4byte	.LASF212
 1471 0740 08       		.byte	0x8
 1472 0741 3F       		.byte	0x3f
 1473 0742 F4050000 		.4byte	0x5f4
 1474 0746 1040     		.2byte	0x4010
 1475 0748 16       		.uleb128 0x16
 1476 0749 BA0B0000 		.4byte	.LASF213
 1477 074d 08       		.byte	0x8
 1478 074e 40       		.byte	0x40
 1479 074f 7F050000 		.4byte	0x57f
 1480 0753 1440     		.2byte	0x4014
 1481 0755 16       		.uleb128 0x16
 1482 0756 9A1D0000 		.4byte	.LASF214
 1483 075a 08       		.byte	0x8
 1484 075b 41       		.byte	0x41
 1485 075c 7F050000 		.4byte	0x57f
 1486 0760 1840     		.2byte	0x4018
 1487 0762 16       		.uleb128 0x16
 1488 0763 2B140000 		.4byte	.LASF215
 1489 0767 08       		.byte	0x8
 1490 0768 42       		.byte	0x42
 1491 0769 F4050000 		.4byte	0x5f4
 1492 076d 1C40     		.2byte	0x401c
 1493 076f 16       		.uleb128 0x16
 1494 0770 F1140000 		.4byte	.LASF216
 1495 0774 08       		.byte	0x8
 1496 0775 43       		.byte	0x43
 1497 0776 7F050000 		.4byte	0x57f
 1498 077a 2040     		.2byte	0x4020
 1499 077c 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 93


 1500 077d 0C       		.uleb128 0xc
 1501 077e E7060000 		.4byte	0x6e7
 1502 0782 8D070000 		.4byte	0x78d
 1503 0786 0D       		.uleb128 0xd
 1504 0787 78050000 		.4byte	0x578
 1505 078b 7F       		.byte	0x7f
 1506 078c 00       		.byte	0
 1507 078d 07       		.uleb128 0x7
 1508 078e 7A070000 		.4byte	.LASF217
 1509 0792 08       		.byte	0x8
 1510 0793 44       		.byte	0x44
 1511 0794 F2060000 		.4byte	0x6f2
 1512 0798 10       		.uleb128 0x10
 1513 0799 EA0C0000 		.4byte	.LASF218
 1514 079d 09       		.byte	0x9
 1515 079e 3106     		.2byte	0x631
 1516 07a0 E7060000 		.4byte	0x6e7
 1517 07a4 10       		.uleb128 0x10
 1518 07a5 B31B0000 		.4byte	.LASF219
 1519 07a9 09       		.byte	0x9
 1520 07aa 3206     		.2byte	0x632
 1521 07ac 8D070000 		.4byte	0x78d
 1522 07b0 03       		.uleb128 0x3
 1523 07b1 08       		.byte	0x8
 1524 07b2 04       		.byte	0x4
 1525 07b3 AE140000 		.4byte	.LASF220
 1526 07b7 12       		.uleb128 0x12
 1527 07b8 B8       		.byte	0xb8
 1528 07b9 0A       		.byte	0xa
 1529 07ba 34       		.byte	0x34
 1530 07bb C80B0000 		.4byte	0xbc8
 1531 07bf 14       		.uleb128 0x14
 1532 07c0 5A030000 		.4byte	.LASF221
 1533 07c4 0A       		.byte	0xa
 1534 07c5 37       		.byte	0x37
 1535 07c6 A1040000 		.4byte	0x4a1
 1536 07ca 00       		.byte	0
 1537 07cb 14       		.uleb128 0x14
 1538 07cc C7010000 		.4byte	.LASF222
 1539 07d0 0A       		.byte	0xa
 1540 07d1 38       		.byte	0x38
 1541 07d2 A1040000 		.4byte	0x4a1
 1542 07d6 04       		.byte	0x4
 1543 07d7 14       		.uleb128 0x14
 1544 07d8 A1010000 		.4byte	.LASF223
 1545 07dc 0A       		.byte	0xa
 1546 07dd 39       		.byte	0x39
 1547 07de A1040000 		.4byte	0x4a1
 1548 07e2 08       		.byte	0x8
 1549 07e3 14       		.uleb128 0x14
 1550 07e4 80090000 		.4byte	.LASF224
 1551 07e8 0A       		.byte	0xa
 1552 07e9 3A       		.byte	0x3a
 1553 07ea A1040000 		.4byte	0x4a1
 1554 07ee 0C       		.byte	0xc
 1555 07ef 14       		.uleb128 0x14
 1556 07f0 E8140000 		.4byte	.LASF225
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 94


 1557 07f4 0A       		.byte	0xa
 1558 07f5 3B       		.byte	0x3b
 1559 07f6 A1040000 		.4byte	0x4a1
 1560 07fa 10       		.byte	0x10
 1561 07fb 14       		.uleb128 0x14
 1562 07fc C5110000 		.4byte	.LASF226
 1563 0800 0A       		.byte	0xa
 1564 0801 3C       		.byte	0x3c
 1565 0802 A1040000 		.4byte	0x4a1
 1566 0806 14       		.byte	0x14
 1567 0807 14       		.uleb128 0x14
 1568 0808 C30B0000 		.4byte	.LASF227
 1569 080c 0A       		.byte	0xa
 1570 080d 3D       		.byte	0x3d
 1571 080e A1040000 		.4byte	0x4a1
 1572 0812 18       		.byte	0x18
 1573 0813 14       		.uleb128 0x14
 1574 0814 ED1E0000 		.4byte	.LASF228
 1575 0818 0A       		.byte	0xa
 1576 0819 3E       		.byte	0x3e
 1577 081a A1040000 		.4byte	0x4a1
 1578 081e 1C       		.byte	0x1c
 1579 081f 14       		.uleb128 0x14
 1580 0820 97100000 		.4byte	.LASF229
 1581 0824 0A       		.byte	0xa
 1582 0825 3F       		.byte	0x3f
 1583 0826 A1040000 		.4byte	0x4a1
 1584 082a 20       		.byte	0x20
 1585 082b 14       		.uleb128 0x14
 1586 082c AE100000 		.4byte	.LASF230
 1587 0830 0A       		.byte	0xa
 1588 0831 40       		.byte	0x40
 1589 0832 A1040000 		.4byte	0x4a1
 1590 0836 24       		.byte	0x24
 1591 0837 14       		.uleb128 0x14
 1592 0838 02170000 		.4byte	.LASF231
 1593 083c 0A       		.byte	0xa
 1594 083d 43       		.byte	0x43
 1595 083e 75040000 		.4byte	0x475
 1596 0842 28       		.byte	0x28
 1597 0843 14       		.uleb128 0x14
 1598 0844 CE160000 		.4byte	.LASF232
 1599 0848 0A       		.byte	0xa
 1600 0849 44       		.byte	0x44
 1601 084a 75040000 		.4byte	0x475
 1602 084e 29       		.byte	0x29
 1603 084f 14       		.uleb128 0x14
 1604 0850 BD150000 		.4byte	.LASF233
 1605 0854 0A       		.byte	0xa
 1606 0855 45       		.byte	0x45
 1607 0856 75040000 		.4byte	0x475
 1608 085a 2A       		.byte	0x2a
 1609 085b 14       		.uleb128 0x14
 1610 085c 6B170000 		.4byte	.LASF234
 1611 0860 0A       		.byte	0xa
 1612 0861 46       		.byte	0x46
 1613 0862 75040000 		.4byte	0x475
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 95


 1614 0866 2B       		.byte	0x2b
 1615 0867 14       		.uleb128 0x14
 1616 0868 2B170000 		.4byte	.LASF235
 1617 086c 0A       		.byte	0xa
 1618 086d 47       		.byte	0x47
 1619 086e 75040000 		.4byte	0x475
 1620 0872 2C       		.byte	0x2c
 1621 0873 14       		.uleb128 0x14
 1622 0874 191A0000 		.4byte	.LASF236
 1623 0878 0A       		.byte	0xa
 1624 0879 48       		.byte	0x48
 1625 087a 75040000 		.4byte	0x475
 1626 087e 2D       		.byte	0x2d
 1627 087f 14       		.uleb128 0x14
 1628 0880 3B200000 		.4byte	.LASF237
 1629 0884 0A       		.byte	0xa
 1630 0885 49       		.byte	0x49
 1631 0886 75040000 		.4byte	0x475
 1632 088a 2E       		.byte	0x2e
 1633 088b 14       		.uleb128 0x14
 1634 088c 72030000 		.4byte	.LASF238
 1635 0890 0A       		.byte	0xa
 1636 0891 4A       		.byte	0x4a
 1637 0892 75040000 		.4byte	0x475
 1638 0896 2F       		.byte	0x2f
 1639 0897 14       		.uleb128 0x14
 1640 0898 58190000 		.4byte	.LASF239
 1641 089c 0A       		.byte	0xa
 1642 089d 4B       		.byte	0x4b
 1643 089e 75040000 		.4byte	0x475
 1644 08a2 30       		.byte	0x30
 1645 08a3 14       		.uleb128 0x14
 1646 08a4 B6120000 		.4byte	.LASF240
 1647 08a8 0A       		.byte	0xa
 1648 08a9 4E       		.byte	0x4e
 1649 08aa 75040000 		.4byte	0x475
 1650 08ae 31       		.byte	0x31
 1651 08af 14       		.uleb128 0x14
 1652 08b0 ED1D0000 		.4byte	.LASF241
 1653 08b4 0A       		.byte	0xa
 1654 08b5 4F       		.byte	0x4f
 1655 08b6 75040000 		.4byte	0x475
 1656 08ba 32       		.byte	0x32
 1657 08bb 14       		.uleb128 0x14
 1658 08bc A40B0000 		.4byte	.LASF242
 1659 08c0 0A       		.byte	0xa
 1660 08c1 50       		.byte	0x50
 1661 08c2 75040000 		.4byte	0x475
 1662 08c6 33       		.byte	0x33
 1663 08c7 14       		.uleb128 0x14
 1664 08c8 A70D0000 		.4byte	.LASF243
 1665 08cc 0A       		.byte	0xa
 1666 08cd 51       		.byte	0x51
 1667 08ce 75040000 		.4byte	0x475
 1668 08d2 34       		.byte	0x34
 1669 08d3 14       		.uleb128 0x14
 1670 08d4 07090000 		.4byte	.LASF244
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 96


 1671 08d8 0A       		.byte	0xa
 1672 08d9 52       		.byte	0x52
 1673 08da 80040000 		.4byte	0x480
 1674 08de 36       		.byte	0x36
 1675 08df 14       		.uleb128 0x14
 1676 08e0 06050000 		.4byte	.LASF245
 1677 08e4 0A       		.byte	0xa
 1678 08e5 53       		.byte	0x53
 1679 08e6 80040000 		.4byte	0x480
 1680 08ea 38       		.byte	0x38
 1681 08eb 14       		.uleb128 0x14
 1682 08ec F8110000 		.4byte	.LASF246
 1683 08f0 0A       		.byte	0xa
 1684 08f1 54       		.byte	0x54
 1685 08f2 80040000 		.4byte	0x480
 1686 08f6 3A       		.byte	0x3a
 1687 08f7 14       		.uleb128 0x14
 1688 08f8 4B030000 		.4byte	.LASF247
 1689 08fc 0A       		.byte	0xa
 1690 08fd 55       		.byte	0x55
 1691 08fe 75040000 		.4byte	0x475
 1692 0902 3C       		.byte	0x3c
 1693 0903 14       		.uleb128 0x14
 1694 0904 0B0B0000 		.4byte	.LASF248
 1695 0908 0A       		.byte	0xa
 1696 0909 56       		.byte	0x56
 1697 090a 75040000 		.4byte	0x475
 1698 090e 3D       		.byte	0x3d
 1699 090f 14       		.uleb128 0x14
 1700 0910 2F090000 		.4byte	.LASF249
 1701 0914 0A       		.byte	0xa
 1702 0915 57       		.byte	0x57
 1703 0916 75040000 		.4byte	0x475
 1704 091a 3E       		.byte	0x3e
 1705 091b 14       		.uleb128 0x14
 1706 091c DE090000 		.4byte	.LASF250
 1707 0920 0A       		.byte	0xa
 1708 0921 58       		.byte	0x58
 1709 0922 75040000 		.4byte	0x475
 1710 0926 3F       		.byte	0x3f
 1711 0927 14       		.uleb128 0x14
 1712 0928 87020000 		.4byte	.LASF251
 1713 092c 0A       		.byte	0xa
 1714 092d 59       		.byte	0x59
 1715 092e 75040000 		.4byte	0x475
 1716 0932 40       		.byte	0x40
 1717 0933 14       		.uleb128 0x14
 1718 0934 17130000 		.4byte	.LASF252
 1719 0938 0A       		.byte	0xa
 1720 0939 5A       		.byte	0x5a
 1721 093a 75040000 		.4byte	0x475
 1722 093e 41       		.byte	0x41
 1723 093f 14       		.uleb128 0x14
 1724 0940 FA070000 		.4byte	.LASF253
 1725 0944 0A       		.byte	0xa
 1726 0945 5B       		.byte	0x5b
 1727 0946 75040000 		.4byte	0x475
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 97


 1728 094a 42       		.byte	0x42
 1729 094b 14       		.uleb128 0x14
 1730 094c DF0C0000 		.4byte	.LASF254
 1731 0950 0A       		.byte	0xa
 1732 0951 5C       		.byte	0x5c
 1733 0952 75040000 		.4byte	0x475
 1734 0956 43       		.byte	0x43
 1735 0957 14       		.uleb128 0x14
 1736 0958 6B0E0000 		.4byte	.LASF255
 1737 095c 0A       		.byte	0xa
 1738 095d 5D       		.byte	0x5d
 1739 095e 75040000 		.4byte	0x475
 1740 0962 44       		.byte	0x44
 1741 0963 14       		.uleb128 0x14
 1742 0964 79170000 		.4byte	.LASF256
 1743 0968 0A       		.byte	0xa
 1744 0969 5E       		.byte	0x5e
 1745 096a A1040000 		.4byte	0x4a1
 1746 096e 48       		.byte	0x48
 1747 096f 14       		.uleb128 0x14
 1748 0970 BC040000 		.4byte	.LASF257
 1749 0974 0A       		.byte	0xa
 1750 0975 5F       		.byte	0x5f
 1751 0976 A1040000 		.4byte	0x4a1
 1752 097a 4C       		.byte	0x4c
 1753 097b 14       		.uleb128 0x14
 1754 097c 2D1D0000 		.4byte	.LASF258
 1755 0980 0A       		.byte	0xa
 1756 0981 60       		.byte	0x60
 1757 0982 75040000 		.4byte	0x475
 1758 0986 50       		.byte	0x50
 1759 0987 14       		.uleb128 0x14
 1760 0988 780B0000 		.4byte	.LASF259
 1761 098c 0A       		.byte	0xa
 1762 098d 61       		.byte	0x61
 1763 098e 75040000 		.4byte	0x475
 1764 0992 51       		.byte	0x51
 1765 0993 14       		.uleb128 0x14
 1766 0994 AB080000 		.4byte	.LASF260
 1767 0998 0A       		.byte	0xa
 1768 0999 62       		.byte	0x62
 1769 099a 75040000 		.4byte	0x475
 1770 099e 52       		.byte	0x52
 1771 099f 14       		.uleb128 0x14
 1772 09a0 3B140000 		.4byte	.LASF261
 1773 09a4 0A       		.byte	0xa
 1774 09a5 63       		.byte	0x63
 1775 09a6 75040000 		.4byte	0x475
 1776 09aa 53       		.byte	0x53
 1777 09ab 14       		.uleb128 0x14
 1778 09ac 5C1C0000 		.4byte	.LASF262
 1779 09b0 0A       		.byte	0xa
 1780 09b1 64       		.byte	0x64
 1781 09b2 75040000 		.4byte	0x475
 1782 09b6 54       		.byte	0x54
 1783 09b7 14       		.uleb128 0x14
 1784 09b8 881C0000 		.4byte	.LASF263
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 98


 1785 09bc 0A       		.byte	0xa
 1786 09bd 65       		.byte	0x65
 1787 09be 75040000 		.4byte	0x475
 1788 09c2 55       		.byte	0x55
 1789 09c3 14       		.uleb128 0x14
 1790 09c4 9D1A0000 		.4byte	.LASF264
 1791 09c8 0A       		.byte	0xa
 1792 09c9 66       		.byte	0x66
 1793 09ca 75040000 		.4byte	0x475
 1794 09ce 56       		.byte	0x56
 1795 09cf 14       		.uleb128 0x14
 1796 09d0 F61E0000 		.4byte	.LASF265
 1797 09d4 0A       		.byte	0xa
 1798 09d5 67       		.byte	0x67
 1799 09d6 75040000 		.4byte	0x475
 1800 09da 57       		.byte	0x57
 1801 09db 14       		.uleb128 0x14
 1802 09dc ED0A0000 		.4byte	.LASF266
 1803 09e0 0A       		.byte	0xa
 1804 09e1 68       		.byte	0x68
 1805 09e2 75040000 		.4byte	0x475
 1806 09e6 58       		.byte	0x58
 1807 09e7 14       		.uleb128 0x14
 1808 09e8 631F0000 		.4byte	.LASF267
 1809 09ec 0A       		.byte	0xa
 1810 09ed 69       		.byte	0x69
 1811 09ee 75040000 		.4byte	0x475
 1812 09f2 59       		.byte	0x59
 1813 09f3 14       		.uleb128 0x14
 1814 09f4 E21D0000 		.4byte	.LASF268
 1815 09f8 0A       		.byte	0xa
 1816 09f9 6E       		.byte	0x6e
 1817 09fa 8B040000 		.4byte	0x48b
 1818 09fe 5A       		.byte	0x5a
 1819 09ff 14       		.uleb128 0x14
 1820 0a00 EF010000 		.4byte	.LASF269
 1821 0a04 0A       		.byte	0xa
 1822 0a05 6F       		.byte	0x6f
 1823 0a06 8B040000 		.4byte	0x48b
 1824 0a0a 5C       		.byte	0x5c
 1825 0a0b 14       		.uleb128 0x14
 1826 0a0c 9F100000 		.4byte	.LASF270
 1827 0a10 0A       		.byte	0xa
 1828 0a11 70       		.byte	0x70
 1829 0a12 75040000 		.4byte	0x475
 1830 0a16 5E       		.byte	0x5e
 1831 0a17 14       		.uleb128 0x14
 1832 0a18 171E0000 		.4byte	.LASF271
 1833 0a1c 0A       		.byte	0xa
 1834 0a1d 71       		.byte	0x71
 1835 0a1e 75040000 		.4byte	0x475
 1836 0a22 5F       		.byte	0x5f
 1837 0a23 14       		.uleb128 0x14
 1838 0a24 F80C0000 		.4byte	.LASF272
 1839 0a28 0A       		.byte	0xa
 1840 0a29 72       		.byte	0x72
 1841 0a2a 75040000 		.4byte	0x475
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 99


 1842 0a2e 60       		.byte	0x60
 1843 0a2f 14       		.uleb128 0x14
 1844 0a30 390F0000 		.4byte	.LASF273
 1845 0a34 0A       		.byte	0xa
 1846 0a35 73       		.byte	0x73
 1847 0a36 A1040000 		.4byte	0x4a1
 1848 0a3a 64       		.byte	0x64
 1849 0a3b 14       		.uleb128 0x14
 1850 0a3c E2150000 		.4byte	.LASF274
 1851 0a40 0A       		.byte	0xa
 1852 0a41 76       		.byte	0x76
 1853 0a42 8B040000 		.4byte	0x48b
 1854 0a46 68       		.byte	0x68
 1855 0a47 14       		.uleb128 0x14
 1856 0a48 06150000 		.4byte	.LASF275
 1857 0a4c 0A       		.byte	0xa
 1858 0a4d 77       		.byte	0x77
 1859 0a4e 8B040000 		.4byte	0x48b
 1860 0a52 6A       		.byte	0x6a
 1861 0a53 14       		.uleb128 0x14
 1862 0a54 E9110000 		.4byte	.LASF276
 1863 0a58 0A       		.byte	0xa
 1864 0a59 78       		.byte	0x78
 1865 0a5a 8B040000 		.4byte	0x48b
 1866 0a5e 6C       		.byte	0x6c
 1867 0a5f 14       		.uleb128 0x14
 1868 0a60 66040000 		.4byte	.LASF277
 1869 0a64 0A       		.byte	0xa
 1870 0a65 79       		.byte	0x79
 1871 0a66 8B040000 		.4byte	0x48b
 1872 0a6a 6E       		.byte	0x6e
 1873 0a6b 14       		.uleb128 0x14
 1874 0a6c 900F0000 		.4byte	.LASF278
 1875 0a70 0A       		.byte	0xa
 1876 0a71 7B       		.byte	0x7b
 1877 0a72 75040000 		.4byte	0x475
 1878 0a76 70       		.byte	0x70
 1879 0a77 14       		.uleb128 0x14
 1880 0a78 3A060000 		.4byte	.LASF279
 1881 0a7c 0A       		.byte	0xa
 1882 0a7d 7C       		.byte	0x7c
 1883 0a7e 75040000 		.4byte	0x475
 1884 0a82 71       		.byte	0x71
 1885 0a83 14       		.uleb128 0x14
 1886 0a84 9D040000 		.4byte	.LASF280
 1887 0a88 0A       		.byte	0xa
 1888 0a89 7D       		.byte	0x7d
 1889 0a8a 75040000 		.4byte	0x475
 1890 0a8e 72       		.byte	0x72
 1891 0a8f 14       		.uleb128 0x14
 1892 0a90 94020000 		.4byte	.LASF281
 1893 0a94 0A       		.byte	0xa
 1894 0a95 7E       		.byte	0x7e
 1895 0a96 75040000 		.4byte	0x475
 1896 0a9a 73       		.byte	0x73
 1897 0a9b 14       		.uleb128 0x14
 1898 0a9c 3F160000 		.4byte	.LASF282
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 100


 1899 0aa0 0A       		.byte	0xa
 1900 0aa1 80       		.byte	0x80
 1901 0aa2 8B040000 		.4byte	0x48b
 1902 0aa6 74       		.byte	0x74
 1903 0aa7 14       		.uleb128 0x14
 1904 0aa8 4D140000 		.4byte	.LASF283
 1905 0aac 0A       		.byte	0xa
 1906 0aad 81       		.byte	0x81
 1907 0aae 8B040000 		.4byte	0x48b
 1908 0ab2 76       		.byte	0x76
 1909 0ab3 14       		.uleb128 0x14
 1910 0ab4 E10F0000 		.4byte	.LASF284
 1911 0ab8 0A       		.byte	0xa
 1912 0ab9 82       		.byte	0x82
 1913 0aba 8B040000 		.4byte	0x48b
 1914 0abe 78       		.byte	0x78
 1915 0abf 14       		.uleb128 0x14
 1916 0ac0 C6080000 		.4byte	.LASF285
 1917 0ac4 0A       		.byte	0xa
 1918 0ac5 83       		.byte	0x83
 1919 0ac6 8B040000 		.4byte	0x48b
 1920 0aca 7A       		.byte	0x7a
 1921 0acb 14       		.uleb128 0x14
 1922 0acc CC0F0000 		.4byte	.LASF286
 1923 0ad0 0A       		.byte	0xa
 1924 0ad1 86       		.byte	0x86
 1925 0ad2 75040000 		.4byte	0x475
 1926 0ad6 7C       		.byte	0x7c
 1927 0ad7 14       		.uleb128 0x14
 1928 0ad8 3E1D0000 		.4byte	.LASF287
 1929 0adc 0A       		.byte	0xa
 1930 0add 87       		.byte	0x87
 1931 0ade 75040000 		.4byte	0x475
 1932 0ae2 7D       		.byte	0x7d
 1933 0ae3 14       		.uleb128 0x14
 1934 0ae4 48080000 		.4byte	.LASF288
 1935 0ae8 0A       		.byte	0xa
 1936 0ae9 88       		.byte	0x88
 1937 0aea 75040000 		.4byte	0x475
 1938 0aee 7E       		.byte	0x7e
 1939 0aef 14       		.uleb128 0x14
 1940 0af0 87070000 		.4byte	.LASF289
 1941 0af4 0A       		.byte	0xa
 1942 0af5 89       		.byte	0x89
 1943 0af6 75040000 		.4byte	0x475
 1944 0afa 7F       		.byte	0x7f
 1945 0afb 14       		.uleb128 0x14
 1946 0afc DB080000 		.4byte	.LASF290
 1947 0b00 0A       		.byte	0xa
 1948 0b01 8A       		.byte	0x8a
 1949 0b02 75040000 		.4byte	0x475
 1950 0b06 80       		.byte	0x80
 1951 0b07 14       		.uleb128 0x14
 1952 0b08 03010000 		.4byte	.LASF291
 1953 0b0c 0A       		.byte	0xa
 1954 0b0d 8D       		.byte	0x8d
 1955 0b0e A1040000 		.4byte	0x4a1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 101


 1956 0b12 84       		.byte	0x84
 1957 0b13 14       		.uleb128 0x14
 1958 0b14 64190000 		.4byte	.LASF292
 1959 0b18 0A       		.byte	0xa
 1960 0b19 8E       		.byte	0x8e
 1961 0b1a A1040000 		.4byte	0x4a1
 1962 0b1e 88       		.byte	0x88
 1963 0b1f 14       		.uleb128 0x14
 1964 0b20 C9090000 		.4byte	.LASF293
 1965 0b24 0A       		.byte	0xa
 1966 0b25 8F       		.byte	0x8f
 1967 0b26 A1040000 		.4byte	0x4a1
 1968 0b2a 8C       		.byte	0x8c
 1969 0b2b 14       		.uleb128 0x14
 1970 0b2c DF1A0000 		.4byte	.LASF294
 1971 0b30 0A       		.byte	0xa
 1972 0b31 90       		.byte	0x90
 1973 0b32 A1040000 		.4byte	0x4a1
 1974 0b36 90       		.byte	0x90
 1975 0b37 14       		.uleb128 0x14
 1976 0b38 9F180000 		.4byte	.LASF295
 1977 0b3c 0A       		.byte	0xa
 1978 0b3d 91       		.byte	0x91
 1979 0b3e A1040000 		.4byte	0x4a1
 1980 0b42 94       		.byte	0x94
 1981 0b43 14       		.uleb128 0x14
 1982 0b44 4F060000 		.4byte	.LASF296
 1983 0b48 0A       		.byte	0xa
 1984 0b49 92       		.byte	0x92
 1985 0b4a A1040000 		.4byte	0x4a1
 1986 0b4e 98       		.byte	0x98
 1987 0b4f 14       		.uleb128 0x14
 1988 0b50 D2190000 		.4byte	.LASF297
 1989 0b54 0A       		.byte	0xa
 1990 0b55 93       		.byte	0x93
 1991 0b56 A1040000 		.4byte	0x4a1
 1992 0b5a 9C       		.byte	0x9c
 1993 0b5b 14       		.uleb128 0x14
 1994 0b5c C90C0000 		.4byte	.LASF298
 1995 0b60 0A       		.byte	0xa
 1996 0b61 94       		.byte	0x94
 1997 0b62 A1040000 		.4byte	0x4a1
 1998 0b66 A0       		.byte	0xa0
 1999 0b67 14       		.uleb128 0x14
 2000 0b68 43190000 		.4byte	.LASF299
 2001 0b6c 0A       		.byte	0xa
 2002 0b6d 95       		.byte	0x95
 2003 0b6e 8B040000 		.4byte	0x48b
 2004 0b72 A4       		.byte	0xa4
 2005 0b73 14       		.uleb128 0x14
 2006 0b74 20160000 		.4byte	.LASF300
 2007 0b78 0A       		.byte	0xa
 2008 0b79 96       		.byte	0x96
 2009 0b7a 8B040000 		.4byte	0x48b
 2010 0b7e A6       		.byte	0xa6
 2011 0b7f 14       		.uleb128 0x14
 2012 0b80 6E1A0000 		.4byte	.LASF301
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 102


 2013 0b84 0A       		.byte	0xa
 2014 0b85 97       		.byte	0x97
 2015 0b86 8B040000 		.4byte	0x48b
 2016 0b8a A8       		.byte	0xa8
 2017 0b8b 14       		.uleb128 0x14
 2018 0b8c 67100000 		.4byte	.LASF302
 2019 0b90 0A       		.byte	0xa
 2020 0b91 98       		.byte	0x98
 2021 0b92 8B040000 		.4byte	0x48b
 2022 0b96 AA       		.byte	0xaa
 2023 0b97 14       		.uleb128 0x14
 2024 0b98 CA040000 		.4byte	.LASF303
 2025 0b9c 0A       		.byte	0xa
 2026 0b9d 99       		.byte	0x99
 2027 0b9e 8B040000 		.4byte	0x48b
 2028 0ba2 AC       		.byte	0xac
 2029 0ba3 14       		.uleb128 0x14
 2030 0ba4 54130000 		.4byte	.LASF304
 2031 0ba8 0A       		.byte	0xa
 2032 0ba9 9A       		.byte	0x9a
 2033 0baa 8B040000 		.4byte	0x48b
 2034 0bae AE       		.byte	0xae
 2035 0baf 14       		.uleb128 0x14
 2036 0bb0 E9040000 		.4byte	.LASF305
 2037 0bb4 0A       		.byte	0xa
 2038 0bb5 9D       		.byte	0x9d
 2039 0bb6 8B040000 		.4byte	0x48b
 2040 0bba B0       		.byte	0xb0
 2041 0bbb 14       		.uleb128 0x14
 2042 0bbc BD1B0000 		.4byte	.LASF306
 2043 0bc0 0A       		.byte	0xa
 2044 0bc1 9E       		.byte	0x9e
 2045 0bc2 A1040000 		.4byte	0x4a1
 2046 0bc6 B4       		.byte	0xb4
 2047 0bc7 00       		.byte	0
 2048 0bc8 07       		.uleb128 0x7
 2049 0bc9 541E0000 		.4byte	.LASF307
 2050 0bcd 0A       		.byte	0xa
 2051 0bce 9F       		.byte	0x9f
 2052 0bcf B7070000 		.4byte	0x7b7
 2053 0bd3 10       		.uleb128 0x10
 2054 0bd4 261D0000 		.4byte	.LASF308
 2055 0bd8 0B       		.byte	0xb
 2056 0bd9 F601     		.2byte	0x1f6
 2057 0bdb DF0B0000 		.4byte	0xbdf
 2058 0bdf 03       		.uleb128 0x3
 2059 0be0 01       		.byte	0x1
 2060 0be1 08       		.byte	0x8
 2061 0be2 FE0D0000 		.4byte	.LASF309
 2062 0be6 03       		.uleb128 0x3
 2063 0be7 08       		.byte	0x8
 2064 0be8 04       		.byte	0x4
 2065 0be9 E61E0000 		.4byte	.LASF310
 2066 0bed 10       		.uleb128 0x10
 2067 0bee E01E0000 		.4byte	.LASF311
 2068 0bf2 0B       		.byte	0xb
 2069 0bf3 EA03     		.2byte	0x3ea
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 103


 2070 0bf5 75040000 		.4byte	0x475
 2071 0bf9 17       		.uleb128 0x17
 2072 0bfa 08       		.byte	0x8
 2073 0bfb 0C       		.byte	0xc
 2074 0bfc 2D01     		.2byte	0x12d
 2075 0bfe 1D0C0000 		.4byte	0xc1d
 2076 0c02 09       		.uleb128 0x9
 2077 0c03 8C200000 		.4byte	.LASF312
 2078 0c07 0C       		.byte	0xc
 2079 0c08 2E01     		.2byte	0x12e
 2080 0c0a FB030000 		.4byte	0x3fb
 2081 0c0e 00       		.byte	0
 2082 0c0f 09       		.uleb128 0x9
 2083 0c10 E8190000 		.4byte	.LASF313
 2084 0c14 0C       		.byte	0xc
 2085 0c15 3201     		.2byte	0x132
 2086 0c17 A1040000 		.4byte	0x4a1
 2087 0c1b 04       		.byte	0x4
 2088 0c1c 00       		.byte	0
 2089 0c1d 10       		.uleb128 0x10
 2090 0c1e AA010000 		.4byte	.LASF314
 2091 0c22 0C       		.byte	0xc
 2092 0c23 3301     		.2byte	0x133
 2093 0c25 F90B0000 		.4byte	0xbf9
 2094 0c29 18       		.uleb128 0x18
 2095 0c2a 04       		.byte	0x4
 2096 0c2b 03       		.uleb128 0x3
 2097 0c2c 01       		.byte	0x1
 2098 0c2d 02       		.byte	0x2
 2099 0c2e 9E0B0000 		.4byte	.LASF315
 2100 0c32 19       		.uleb128 0x19
 2101 0c33 01       		.byte	0x1
 2102 0c34 18040000 		.4byte	0x418
 2103 0c38 0D       		.byte	0xd
 2104 0c39 2402     		.2byte	0x224
 2105 0c3b 4C0C0000 		.4byte	0xc4c
 2106 0c3f 06       		.uleb128 0x6
 2107 0c40 DA030000 		.4byte	.LASF316
 2108 0c44 00       		.byte	0
 2109 0c45 06       		.uleb128 0x6
 2110 0c46 F7040000 		.4byte	.LASF317
 2111 0c4a 01       		.byte	0x1
 2112 0c4b 00       		.byte	0
 2113 0c4c 10       		.uleb128 0x10
 2114 0c4d 441C0000 		.4byte	.LASF318
 2115 0c51 0D       		.byte	0xd
 2116 0c52 2702     		.2byte	0x227
 2117 0c54 320C0000 		.4byte	0xc32
 2118 0c58 10       		.uleb128 0x10
 2119 0c59 41020000 		.4byte	.LASF319
 2120 0c5d 0D       		.byte	0xd
 2121 0c5e 3902     		.2byte	0x239
 2122 0c60 640C0000 		.4byte	0xc64
 2123 0c64 1A       		.uleb128 0x1a
 2124 0c65 04       		.byte	0x4
 2125 0c66 6A0C0000 		.4byte	0xc6a
 2126 0c6a 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 104


 2127 0c6b 750C0000 		.4byte	0xc75
 2128 0c6f 1C       		.uleb128 0x1c
 2129 0c70 A1040000 		.4byte	0x4a1
 2130 0c74 00       		.byte	0
 2131 0c75 10       		.uleb128 0x10
 2132 0c76 2B050000 		.4byte	.LASF320
 2133 0c7a 0D       		.byte	0xd
 2134 0c7b 4402     		.2byte	0x244
 2135 0c7d 810C0000 		.4byte	0xc81
 2136 0c81 1A       		.uleb128 0x1a
 2137 0c82 04       		.byte	0x4
 2138 0c83 870C0000 		.4byte	0xc87
 2139 0c87 1D       		.uleb128 0x1d
 2140 0c88 4C0C0000 		.4byte	0xc4c
 2141 0c8c 960C0000 		.4byte	0xc96
 2142 0c90 1C       		.uleb128 0x1c
 2143 0c91 A1040000 		.4byte	0x4a1
 2144 0c95 00       		.byte	0
 2145 0c96 1E       		.uleb128 0x1e
 2146 0c97 23060000 		.4byte	.LASF344
 2147 0c9b 4C       		.byte	0x4c
 2148 0c9c 0D       		.byte	0xd
 2149 0c9d C302     		.2byte	0x2c3
 2150 0c9f B50D0000 		.4byte	0xdb5
 2151 0ca3 09       		.uleb128 0x9
 2152 0ca4 B00B0000 		.4byte	.LASF321
 2153 0ca8 0D       		.byte	0xd
 2154 0ca9 C602     		.2byte	0x2c6
 2155 0cab 2B0C0000 		.4byte	0xc2b
 2156 0caf 00       		.byte	0
 2157 0cb0 09       		.uleb128 0x9
 2158 0cb1 87110000 		.4byte	.LASF322
 2159 0cb5 0D       		.byte	0xd
 2160 0cb6 C702     		.2byte	0x2c7
 2161 0cb8 2B0C0000 		.4byte	0xc2b
 2162 0cbc 01       		.byte	0x1
 2163 0cbd 09       		.uleb128 0x9
 2164 0cbe A11C0000 		.4byte	.LASF323
 2165 0cc2 0D       		.byte	0xd
 2166 0cc3 C902     		.2byte	0x2c9
 2167 0cc5 7F050000 		.4byte	0x57f
 2168 0cc9 04       		.byte	0x4
 2169 0cca 09       		.uleb128 0x9
 2170 0ccb 36010000 		.4byte	.LASF324
 2171 0ccf 0D       		.byte	0xd
 2172 0cd0 CB02     		.2byte	0x2cb
 2173 0cd2 7F050000 		.4byte	0x57f
 2174 0cd6 08       		.byte	0x8
 2175 0cd7 09       		.uleb128 0x9
 2176 0cd8 77130000 		.4byte	.LASF325
 2177 0cdc 0D       		.byte	0xd
 2178 0cdd CC02     		.2byte	0x2cc
 2179 0cdf 2B0C0000 		.4byte	0xc2b
 2180 0ce3 0C       		.byte	0xc
 2181 0ce4 09       		.uleb128 0x9
 2182 0ce5 CF110000 		.4byte	.LASF326
 2183 0ce9 0D       		.byte	0xd
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 105


 2184 0cea CD02     		.2byte	0x2cd
 2185 0cec 2B0C0000 		.4byte	0xc2b
 2186 0cf0 0D       		.byte	0xd
 2187 0cf1 09       		.uleb128 0x9
 2188 0cf2 C5020000 		.4byte	.LASF327
 2189 0cf6 0D       		.byte	0xd
 2190 0cf7 CF02     		.2byte	0x2cf
 2191 0cf9 B50D0000 		.4byte	0xdb5
 2192 0cfd 10       		.byte	0x10
 2193 0cfe 09       		.uleb128 0x9
 2194 0cff 7C0E0000 		.4byte	.LASF328
 2195 0d03 0D       		.byte	0xd
 2196 0d04 D002     		.2byte	0x2d0
 2197 0d06 A1040000 		.4byte	0x4a1
 2198 0d0a 14       		.byte	0x14
 2199 0d0b 09       		.uleb128 0x9
 2200 0d0c 160B0000 		.4byte	.LASF329
 2201 0d10 0D       		.byte	0xd
 2202 0d11 D102     		.2byte	0x2d1
 2203 0d13 7F050000 		.4byte	0x57f
 2204 0d17 18       		.byte	0x18
 2205 0d18 09       		.uleb128 0x9
 2206 0d19 730D0000 		.4byte	.LASF330
 2207 0d1d 0D       		.byte	0xd
 2208 0d1e D202     		.2byte	0x2d2
 2209 0d20 7F050000 		.4byte	0x57f
 2210 0d24 1C       		.byte	0x1c
 2211 0d25 09       		.uleb128 0x9
 2212 0d26 94200000 		.4byte	.LASF331
 2213 0d2a 0D       		.byte	0xd
 2214 0d2b D402     		.2byte	0x2d4
 2215 0d2d 7F050000 		.4byte	0x57f
 2216 0d31 20       		.byte	0x20
 2217 0d32 09       		.uleb128 0x9
 2218 0d33 8D040000 		.4byte	.LASF332
 2219 0d37 0D       		.byte	0xd
 2220 0d38 D502     		.2byte	0x2d5
 2221 0d3a BB0D0000 		.4byte	0xdbb
 2222 0d3e 24       		.byte	0x24
 2223 0d3f 09       		.uleb128 0x9
 2224 0d40 AD060000 		.4byte	.LASF333
 2225 0d44 0D       		.byte	0xd
 2226 0d45 D702     		.2byte	0x2d7
 2227 0d47 B50D0000 		.4byte	0xdb5
 2228 0d4b 28       		.byte	0x28
 2229 0d4c 09       		.uleb128 0x9
 2230 0d4d 88090000 		.4byte	.LASF334
 2231 0d51 0D       		.byte	0xd
 2232 0d52 D802     		.2byte	0x2d8
 2233 0d54 A1040000 		.4byte	0x4a1
 2234 0d58 2C       		.byte	0x2c
 2235 0d59 09       		.uleb128 0x9
 2236 0d5a EC060000 		.4byte	.LASF335
 2237 0d5e 0D       		.byte	0xd
 2238 0d5f D902     		.2byte	0x2d9
 2239 0d61 7F050000 		.4byte	0x57f
 2240 0d65 30       		.byte	0x30
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 106


 2241 0d66 09       		.uleb128 0x9
 2242 0d67 7F0F0000 		.4byte	.LASF336
 2243 0d6b 0D       		.byte	0xd
 2244 0d6c DA02     		.2byte	0x2da
 2245 0d6e 7F050000 		.4byte	0x57f
 2246 0d72 34       		.byte	0x34
 2247 0d73 09       		.uleb128 0x9
 2248 0d74 64030000 		.4byte	.LASF337
 2249 0d78 0D       		.byte	0xd
 2250 0d79 DC02     		.2byte	0x2dc
 2251 0d7b B50D0000 		.4byte	0xdb5
 2252 0d7f 38       		.byte	0x38
 2253 0d80 09       		.uleb128 0x9
 2254 0d81 60140000 		.4byte	.LASF338
 2255 0d85 0D       		.byte	0xd
 2256 0d86 DD02     		.2byte	0x2dd
 2257 0d88 A1040000 		.4byte	0x4a1
 2258 0d8c 3C       		.byte	0x3c
 2259 0d8d 09       		.uleb128 0x9
 2260 0d8e 27130000 		.4byte	.LASF339
 2261 0d92 0D       		.byte	0xd
 2262 0d93 DE02     		.2byte	0x2de
 2263 0d95 7F050000 		.4byte	0x57f
 2264 0d99 40       		.byte	0x40
 2265 0d9a 09       		.uleb128 0x9
 2266 0d9b 8A0B0000 		.4byte	.LASF340
 2267 0d9f 0D       		.byte	0xd
 2268 0da0 E402     		.2byte	0x2e4
 2269 0da2 580C0000 		.4byte	0xc58
 2270 0da6 44       		.byte	0x44
 2271 0da7 09       		.uleb128 0x9
 2272 0da8 B6030000 		.4byte	.LASF341
 2273 0dac 0D       		.byte	0xd
 2274 0dad EB02     		.2byte	0x2eb
 2275 0daf 750C0000 		.4byte	0xc75
 2276 0db3 48       		.byte	0x48
 2277 0db4 00       		.byte	0
 2278 0db5 1A       		.uleb128 0x1a
 2279 0db6 04       		.byte	0x4
 2280 0db7 75040000 		.4byte	0x475
 2281 0dbb 0E       		.uleb128 0xe
 2282 0dbc 2B0C0000 		.4byte	0xc2b
 2283 0dc0 10       		.uleb128 0x10
 2284 0dc1 380A0000 		.4byte	.LASF342
 2285 0dc5 0D       		.byte	0xd
 2286 0dc6 EE02     		.2byte	0x2ee
 2287 0dc8 960C0000 		.4byte	0xc96
 2288 0dcc 10       		.uleb128 0x10
 2289 0dcd 6A000000 		.4byte	.LASF343
 2290 0dd1 0E       		.byte	0xe
 2291 0dd2 F201     		.2byte	0x1f2
 2292 0dd4 640C0000 		.4byte	0xc64
 2293 0dd8 1E       		.uleb128 0x1e
 2294 0dd9 EC000000 		.4byte	.LASF345
 2295 0ddd 24       		.byte	0x24
 2296 0dde 0E       		.byte	0xe
 2297 0ddf 7402     		.2byte	0x274
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 107


 2298 0de1 5B0E0000 		.4byte	0xe5b
 2299 0de5 09       		.uleb128 0x9
 2300 0de6 780F0000 		.4byte	.LASF346
 2301 0dea 0E       		.byte	0xe
 2302 0deb 7702     		.2byte	0x277
 2303 0ded 7F050000 		.4byte	0x57f
 2304 0df1 00       		.byte	0
 2305 0df2 09       		.uleb128 0x9
 2306 0df3 BC0A0000 		.4byte	.LASF347
 2307 0df7 0E       		.byte	0xe
 2308 0df8 7902     		.2byte	0x279
 2309 0dfa 290C0000 		.4byte	0xc29
 2310 0dfe 04       		.byte	0x4
 2311 0dff 09       		.uleb128 0x9
 2312 0e00 57090000 		.4byte	.LASF348
 2313 0e04 0E       		.byte	0xe
 2314 0e05 7A02     		.2byte	0x27a
 2315 0e07 A1040000 		.4byte	0x4a1
 2316 0e0b 08       		.byte	0x8
 2317 0e0c 09       		.uleb128 0x9
 2318 0e0d F20E0000 		.4byte	.LASF349
 2319 0e11 0E       		.byte	0xe
 2320 0e12 7B02     		.2byte	0x27b
 2321 0e14 7F050000 		.4byte	0x57f
 2322 0e18 0C       		.byte	0xc
 2323 0e19 09       		.uleb128 0x9
 2324 0e1a 25140000 		.4byte	.LASF350
 2325 0e1e 0E       		.byte	0xe
 2326 0e1f 7D02     		.2byte	0x27d
 2327 0e21 290C0000 		.4byte	0xc29
 2328 0e25 10       		.byte	0x10
 2329 0e26 09       		.uleb128 0x9
 2330 0e27 AC120000 		.4byte	.LASF351
 2331 0e2b 0E       		.byte	0xe
 2332 0e2c 7E02     		.2byte	0x27e
 2333 0e2e A1040000 		.4byte	0x4a1
 2334 0e32 14       		.byte	0x14
 2335 0e33 09       		.uleb128 0x9
 2336 0e34 D2020000 		.4byte	.LASF352
 2337 0e38 0E       		.byte	0xe
 2338 0e39 7F02     		.2byte	0x27f
 2339 0e3b 7F050000 		.4byte	0x57f
 2340 0e3f 18       		.byte	0x18
 2341 0e40 09       		.uleb128 0x9
 2342 0e41 8A0B0000 		.4byte	.LASF340
 2343 0e45 0E       		.byte	0xe
 2344 0e46 8502     		.2byte	0x285
 2345 0e48 CC0D0000 		.4byte	0xdcc
 2346 0e4c 1C       		.byte	0x1c
 2347 0e4d 09       		.uleb128 0x9
 2348 0e4e B51E0000 		.4byte	.LASF353
 2349 0e52 0E       		.byte	0xe
 2350 0e53 8802     		.2byte	0x288
 2351 0e55 A1040000 		.4byte	0x4a1
 2352 0e59 20       		.byte	0x20
 2353 0e5a 00       		.byte	0
 2354 0e5b 10       		.uleb128 0x10
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 108


 2355 0e5c 0D120000 		.4byte	.LASF354
 2356 0e60 0E       		.byte	0xe
 2357 0e61 8B02     		.2byte	0x28b
 2358 0e63 D80D0000 		.4byte	0xdd8
 2359 0e67 10       		.uleb128 0x10
 2360 0e68 17100000 		.4byte	.LASF355
 2361 0e6c 0F       		.byte	0xf
 2362 0e6d D901     		.2byte	0x1d9
 2363 0e6f 640C0000 		.4byte	0xc64
 2364 0e73 1E       		.uleb128 0x1e
 2365 0e74 14080000 		.4byte	.LASF356
 2366 0e78 38       		.byte	0x38
 2367 0e79 0F       		.byte	0xf
 2368 0e7a 7502     		.2byte	0x275
 2369 0e7c 370F0000 		.4byte	0xf37
 2370 0e80 09       		.uleb128 0x9
 2371 0e81 98010000 		.4byte	.LASF357
 2372 0e85 0F       		.byte	0xf
 2373 0e86 7802     		.2byte	0x278
 2374 0e88 7F050000 		.4byte	0x57f
 2375 0e8c 00       		.byte	0
 2376 0e8d 09       		.uleb128 0x9
 2377 0e8e B30A0000 		.4byte	.LASF358
 2378 0e92 0F       		.byte	0xf
 2379 0e93 7902     		.2byte	0x279
 2380 0e95 7F050000 		.4byte	0x57f
 2381 0e99 04       		.byte	0x4
 2382 0e9a 09       		.uleb128 0x9
 2383 0e9b A4140000 		.4byte	.LASF359
 2384 0e9f 0F       		.byte	0xf
 2385 0ea0 7B02     		.2byte	0x27b
 2386 0ea2 290C0000 		.4byte	0xc29
 2387 0ea6 08       		.byte	0x8
 2388 0ea7 09       		.uleb128 0x9
 2389 0ea8 F3030000 		.4byte	.LASF360
 2390 0eac 0F       		.byte	0xf
 2391 0ead 7C02     		.2byte	0x27c
 2392 0eaf A1040000 		.4byte	0x4a1
 2393 0eb3 0C       		.byte	0xc
 2394 0eb4 09       		.uleb128 0x9
 2395 0eb5 26120000 		.4byte	.LASF361
 2396 0eb9 0F       		.byte	0xf
 2397 0eba 7D02     		.2byte	0x27d
 2398 0ebc 7F050000 		.4byte	0x57f
 2399 0ec0 10       		.byte	0x10
 2400 0ec1 09       		.uleb128 0x9
 2401 0ec2 030E0000 		.4byte	.LASF362
 2402 0ec6 0F       		.byte	0xf
 2403 0ec7 7E02     		.2byte	0x27e
 2404 0ec9 7F050000 		.4byte	0x57f
 2405 0ecd 14       		.byte	0x14
 2406 0ece 09       		.uleb128 0x9
 2407 0ecf BC0A0000 		.4byte	.LASF347
 2408 0ed3 0F       		.byte	0xf
 2409 0ed4 8002     		.2byte	0x280
 2410 0ed6 290C0000 		.4byte	0xc29
 2411 0eda 18       		.byte	0x18
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 109


 2412 0edb 09       		.uleb128 0x9
 2413 0edc 57090000 		.4byte	.LASF348
 2414 0ee0 0F       		.byte	0xf
 2415 0ee1 8102     		.2byte	0x281
 2416 0ee3 A1040000 		.4byte	0x4a1
 2417 0ee7 1C       		.byte	0x1c
 2418 0ee8 09       		.uleb128 0x9
 2419 0ee9 F20E0000 		.4byte	.LASF349
 2420 0eed 0F       		.byte	0xf
 2421 0eee 8202     		.2byte	0x282
 2422 0ef0 7F050000 		.4byte	0x57f
 2423 0ef4 20       		.byte	0x20
 2424 0ef5 09       		.uleb128 0x9
 2425 0ef6 25140000 		.4byte	.LASF350
 2426 0efa 0F       		.byte	0xf
 2427 0efb 8402     		.2byte	0x284
 2428 0efd 290C0000 		.4byte	0xc29
 2429 0f01 24       		.byte	0x24
 2430 0f02 09       		.uleb128 0x9
 2431 0f03 AC120000 		.4byte	.LASF351
 2432 0f07 0F       		.byte	0xf
 2433 0f08 8502     		.2byte	0x285
 2434 0f0a A1040000 		.4byte	0x4a1
 2435 0f0e 28       		.byte	0x28
 2436 0f0f 09       		.uleb128 0x9
 2437 0f10 BD170000 		.4byte	.LASF363
 2438 0f14 0F       		.byte	0xf
 2439 0f15 8602     		.2byte	0x286
 2440 0f17 7F050000 		.4byte	0x57f
 2441 0f1b 2C       		.byte	0x2c
 2442 0f1c 09       		.uleb128 0x9
 2443 0f1d 8A0B0000 		.4byte	.LASF340
 2444 0f21 0F       		.byte	0xf
 2445 0f22 8B02     		.2byte	0x28b
 2446 0f24 670E0000 		.4byte	0xe67
 2447 0f28 30       		.byte	0x30
 2448 0f29 09       		.uleb128 0x9
 2449 0f2a B51E0000 		.4byte	.LASF353
 2450 0f2e 0F       		.byte	0xf
 2451 0f2f 8E02     		.2byte	0x28e
 2452 0f31 A1040000 		.4byte	0x4a1
 2453 0f35 34       		.byte	0x34
 2454 0f36 00       		.byte	0
 2455 0f37 10       		.uleb128 0x10
 2456 0f38 E0070000 		.4byte	.LASF364
 2457 0f3c 0F       		.byte	0xf
 2458 0f3d 9102     		.2byte	0x291
 2459 0f3f 730E0000 		.4byte	0xe73
 2460 0f43 1F       		.uleb128 0x1f
 2461 0f44 FB1D0000 		.4byte	.LASF365
 2462 0f48 4C       		.byte	0x4c
 2463 0f49 10       		.byte	0x10
 2464 0f4a 2F       		.byte	0x2f
 2465 0f4b 34100000 		.4byte	0x1034
 2466 0f4f 14       		.uleb128 0x14
 2467 0f50 C31D0000 		.4byte	.LASF366
 2468 0f54 10       		.byte	0x10
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 110


 2469 0f55 31       		.byte	0x31
 2470 0f56 A1040000 		.4byte	0x4a1
 2471 0f5a 00       		.byte	0
 2472 0f5b 14       		.uleb128 0x14
 2473 0f5c AE0E0000 		.4byte	.LASF367
 2474 0f60 10       		.byte	0x10
 2475 0f61 33       		.byte	0x33
 2476 0f62 A1040000 		.4byte	0x4a1
 2477 0f66 04       		.byte	0x4
 2478 0f67 14       		.uleb128 0x14
 2479 0f68 FE140000 		.4byte	.LASF368
 2480 0f6c 10       		.byte	0x10
 2481 0f6d 34       		.byte	0x34
 2482 0f6e A1040000 		.4byte	0x4a1
 2483 0f72 08       		.byte	0x8
 2484 0f73 14       		.uleb128 0x14
 2485 0f74 9A170000 		.4byte	.LASF369
 2486 0f78 10       		.byte	0x10
 2487 0f79 35       		.byte	0x35
 2488 0f7a A1040000 		.4byte	0x4a1
 2489 0f7e 0C       		.byte	0xc
 2490 0f7f 14       		.uleb128 0x14
 2491 0f80 35070000 		.4byte	.LASF370
 2492 0f84 10       		.byte	0x10
 2493 0f85 37       		.byte	0x37
 2494 0f86 A1040000 		.4byte	0x4a1
 2495 0f8a 10       		.byte	0x10
 2496 0f8b 14       		.uleb128 0x14
 2497 0f8c 47050000 		.4byte	.LASF371
 2498 0f90 10       		.byte	0x10
 2499 0f91 38       		.byte	0x38
 2500 0f92 A1040000 		.4byte	0x4a1
 2501 0f96 14       		.byte	0x14
 2502 0f97 14       		.uleb128 0x14
 2503 0f98 50050000 		.4byte	.LASF372
 2504 0f9c 10       		.byte	0x10
 2505 0f9d 39       		.byte	0x39
 2506 0f9e A1040000 		.4byte	0x4a1
 2507 0fa2 18       		.byte	0x18
 2508 0fa3 14       		.uleb128 0x14
 2509 0fa4 BC160000 		.4byte	.LASF373
 2510 0fa8 10       		.byte	0x10
 2511 0fa9 3A       		.byte	0x3a
 2512 0faa 2B0C0000 		.4byte	0xc2b
 2513 0fae 1C       		.byte	0x1c
 2514 0faf 14       		.uleb128 0x14
 2515 0fb0 AB160000 		.4byte	.LASF374
 2516 0fb4 10       		.byte	0x10
 2517 0fb5 3C       		.byte	0x3c
 2518 0fb6 A1040000 		.4byte	0x4a1
 2519 0fba 20       		.byte	0x20
 2520 0fbb 14       		.uleb128 0x14
 2521 0fbc 100A0000 		.4byte	.LASF375
 2522 0fc0 10       		.byte	0x10
 2523 0fc1 3D       		.byte	0x3d
 2524 0fc2 A1040000 		.4byte	0x4a1
 2525 0fc6 24       		.byte	0x24
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 111


 2526 0fc7 14       		.uleb128 0x14
 2527 0fc8 B80D0000 		.4byte	.LASF376
 2528 0fcc 10       		.byte	0x10
 2529 0fcd 3F       		.byte	0x3f
 2530 0fce A1040000 		.4byte	0x4a1
 2531 0fd2 28       		.byte	0x28
 2532 0fd3 14       		.uleb128 0x14
 2533 0fd4 4A120000 		.4byte	.LASF377
 2534 0fd8 10       		.byte	0x10
 2535 0fd9 40       		.byte	0x40
 2536 0fda A1040000 		.4byte	0x4a1
 2537 0fde 2C       		.byte	0x2c
 2538 0fdf 14       		.uleb128 0x14
 2539 0fe0 34080000 		.4byte	.LASF378
 2540 0fe4 10       		.byte	0x10
 2541 0fe5 42       		.byte	0x42
 2542 0fe6 A1040000 		.4byte	0x4a1
 2543 0fea 30       		.byte	0x30
 2544 0feb 14       		.uleb128 0x14
 2545 0fec EA090000 		.4byte	.LASF379
 2546 0ff0 10       		.byte	0x10
 2547 0ff1 43       		.byte	0x43
 2548 0ff2 A1040000 		.4byte	0x4a1
 2549 0ff6 34       		.byte	0x34
 2550 0ff7 14       		.uleb128 0x14
 2551 0ff8 F1020000 		.4byte	.LASF380
 2552 0ffc 10       		.byte	0x10
 2553 0ffd 45       		.byte	0x45
 2554 0ffe A1040000 		.4byte	0x4a1
 2555 1002 38       		.byte	0x38
 2556 1003 14       		.uleb128 0x14
 2557 1004 A3000000 		.4byte	.LASF381
 2558 1008 10       		.byte	0x10
 2559 1009 46       		.byte	0x46
 2560 100a A1040000 		.4byte	0x4a1
 2561 100e 3C       		.byte	0x3c
 2562 100f 14       		.uleb128 0x14
 2563 1010 E9030000 		.4byte	.LASF382
 2564 1014 10       		.byte	0x10
 2565 1015 48       		.byte	0x48
 2566 1016 A1040000 		.4byte	0x4a1
 2567 101a 40       		.byte	0x40
 2568 101b 14       		.uleb128 0x14
 2569 101c 1C170000 		.4byte	.LASF383
 2570 1020 10       		.byte	0x10
 2571 1021 49       		.byte	0x49
 2572 1022 A1040000 		.4byte	0x4a1
 2573 1026 44       		.byte	0x44
 2574 1027 14       		.uleb128 0x14
 2575 1028 8D0E0000 		.4byte	.LASF384
 2576 102c 10       		.byte	0x10
 2577 102d 4B       		.byte	0x4b
 2578 102e A1040000 		.4byte	0x4a1
 2579 1032 48       		.byte	0x48
 2580 1033 00       		.byte	0
 2581 1034 07       		.uleb128 0x7
 2582 1035 9F150000 		.4byte	.LASF385
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 112


 2583 1039 10       		.byte	0x10
 2584 103a 4C       		.byte	0x4c
 2585 103b 430F0000 		.4byte	0xf43
 2586 103f 07       		.uleb128 0x7
 2587 1040 62130000 		.4byte	.LASF386
 2588 1044 11       		.byte	0x11
 2589 1045 35       		.byte	0x35
 2590 1046 18040000 		.4byte	0x418
 2591 104a 07       		.uleb128 0x7
 2592 104b DB1E0000 		.4byte	.LASF387
 2593 104f 12       		.byte	0x12
 2594 1050 6C       		.byte	0x6c
 2595 1051 6E040000 		.4byte	0x46e
 2596 1055 07       		.uleb128 0x7
 2597 1056 641E0000 		.4byte	.LASF388
 2598 105a 13       		.byte	0x13
 2599 105b 69       		.byte	0x69
 2600 105c 3F100000 		.4byte	0x103f
 2601 1060 04       		.uleb128 0x4
 2602 1061 01       		.byte	0x1
 2603 1062 18040000 		.4byte	0x418
 2604 1066 13       		.byte	0x13
 2605 1067 6E       		.byte	0x6e
 2606 1068 7F100000 		.4byte	0x107f
 2607 106c 06       		.uleb128 0x6
 2608 106d 83130000 		.4byte	.LASF389
 2609 1071 00       		.byte	0
 2610 1072 06       		.uleb128 0x6
 2611 1073 A2190000 		.4byte	.LASF390
 2612 1077 01       		.byte	0x1
 2613 1078 06       		.uleb128 0x6
 2614 1079 75100000 		.4byte	.LASF391
 2615 107d 02       		.byte	0x2
 2616 107e 00       		.byte	0
 2617 107f 07       		.uleb128 0x7
 2618 1080 D8040000 		.4byte	.LASF392
 2619 1084 13       		.byte	0x13
 2620 1085 72       		.byte	0x72
 2621 1086 60100000 		.4byte	0x1060
 2622 108a 07       		.uleb128 0x7
 2623 108b FB0E0000 		.4byte	.LASF393
 2624 108f 14       		.byte	0x14
 2625 1090 2E       		.byte	0x2e
 2626 1091 290C0000 		.4byte	0xc29
 2627 1095 07       		.uleb128 0x7
 2628 1096 4B170000 		.4byte	.LASF394
 2629 109a 15       		.byte	0x15
 2630 109b 25       		.byte	0x25
 2631 109c 8A100000 		.4byte	0x108a
 2632 10a0 20       		.uleb128 0x20
 2633 10a1 EF080000 		.4byte	.LASF398
 2634 10a5 02       		.byte	0x2
 2635 10a6 2503     		.2byte	0x325
 2636 10a8 03       		.byte	0x3
 2637 10a9 D2100000 		.4byte	0x10d2
 2638 10ad 21       		.uleb128 0x21
 2639 10ae 06080000 		.4byte	.LASF395
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 113


 2640 10b2 02       		.byte	0x2
 2641 10b3 2503     		.2byte	0x325
 2642 10b5 D2100000 		.4byte	0x10d2
 2643 10b9 21       		.uleb128 0x21
 2644 10ba 6A1D0000 		.4byte	.LASF396
 2645 10be 02       		.byte	0x2
 2646 10bf 2503     		.2byte	0x325
 2647 10c1 A1040000 		.4byte	0x4a1
 2648 10c5 21       		.uleb128 0x21
 2649 10c6 A50A0000 		.4byte	.LASF397
 2650 10ca 02       		.byte	0x2
 2651 10cb 2503     		.2byte	0x325
 2652 10cd A1040000 		.4byte	0x4a1
 2653 10d1 00       		.byte	0
 2654 10d2 1A       		.uleb128 0x1a
 2655 10d3 04       		.byte	0x4
 2656 10d4 98070000 		.4byte	0x798
 2657 10d8 22       		.uleb128 0x22
 2658 10d9 901E0000 		.4byte	.LASF451
 2659 10dd 03       		.byte	0x3
 2660 10de 81       		.byte	0x81
 2661 10df 03       		.byte	0x3
 2662 10e0 20       		.uleb128 0x20
 2663 10e1 210A0000 		.4byte	.LASF399
 2664 10e5 04       		.byte	0x4
 2665 10e6 E606     		.2byte	0x6e6
 2666 10e8 03       		.byte	0x3
 2667 10e9 FA100000 		.4byte	0x10fa
 2668 10ed 21       		.uleb128 0x21
 2669 10ee F60F0000 		.4byte	.LASF400
 2670 10f2 04       		.byte	0x4
 2671 10f3 E606     		.2byte	0x6e6
 2672 10f5 FB030000 		.4byte	0x3fb
 2673 10f9 00       		.byte	0
 2674 10fa 20       		.uleb128 0x20
 2675 10fb 46070000 		.4byte	.LASF401
 2676 10ff 02       		.byte	0x2
 2677 1100 3E06     		.2byte	0x63e
 2678 1102 03       		.byte	0x3
 2679 1103 20110000 		.4byte	0x1120
 2680 1107 21       		.uleb128 0x21
 2681 1108 06080000 		.4byte	.LASF395
 2682 110c 02       		.byte	0x2
 2683 110d 3E06     		.2byte	0x63e
 2684 110f D2100000 		.4byte	0x10d2
 2685 1113 21       		.uleb128 0x21
 2686 1114 6A1D0000 		.4byte	.LASF396
 2687 1118 02       		.byte	0x2
 2688 1119 3E06     		.2byte	0x63e
 2689 111b A1040000 		.4byte	0x4a1
 2690 111f 00       		.byte	0
 2691 1120 23       		.uleb128 0x23
 2692 1121 8B170000 		.4byte	.LASF452
 2693 1125 01       		.byte	0x1
 2694 1126 21       		.byte	0x21
 2695 1127 00000000 		.4byte	.LFB660
 2696 112b 54000000 		.4byte	.LFE660-.LFB660
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 114


 2697 112f 01       		.uleb128 0x1
 2698 1130 9C       		.byte	0x9c
 2699 1131 F6110000 		.4byte	0x11f6
 2700 1135 24       		.uleb128 0x24
 2701 1136 0E000000 		.4byte	.LBB17
 2702 113a 1E000000 		.4byte	.LBE17-.LBB17
 2703 113e 63110000 		.4byte	0x1163
 2704 1142 25       		.uleb128 0x25
 2705 1143 6900     		.ascii	"i\000"
 2706 1145 01       		.byte	0x1
 2707 1146 29       		.byte	0x29
 2708 1147 25000000 		.4byte	0x25
 2709 114b 00000000 		.4byte	.LLST0
 2710 114f 26       		.uleb128 0x26
 2711 1150 24000000 		.4byte	.LVL3
 2712 1154 18170000 		.4byte	0x1718
 2713 1158 27       		.uleb128 0x27
 2714 1159 01       		.uleb128 0x1
 2715 115a 50       		.byte	0x50
 2716 115b 05       		.uleb128 0x5
 2717 115c 03       		.byte	0x3
 2718 115d 00000000 		.4byte	.LC0
 2719 1161 00       		.byte	0
 2720 1162 00       		.byte	0
 2721 1163 28       		.uleb128 0x28
 2722 1164 A0100000 		.4byte	0x10a0
 2723 1168 34000000 		.4byte	.LBB18
 2724 116c 06000000 		.4byte	.LBE18-.LBB18
 2725 1170 01       		.byte	0x1
 2726 1171 30       		.byte	0x30
 2727 1172 92110000 		.4byte	0x1192
 2728 1176 29       		.uleb128 0x29
 2729 1177 C5100000 		.4byte	0x10c5
 2730 117b 1F000000 		.4byte	.LLST1
 2731 117f 29       		.uleb128 0x29
 2732 1180 B9100000 		.4byte	0x10b9
 2733 1184 33000000 		.4byte	.LLST2
 2734 1188 29       		.uleb128 0x29
 2735 1189 AD100000 		.4byte	0x10ad
 2736 118d 47000000 		.4byte	.LLST3
 2737 1191 00       		.byte	0
 2738 1192 28       		.uleb128 0x28
 2739 1193 A0100000 		.4byte	0x10a0
 2740 1197 3A000000 		.4byte	.LBB20
 2741 119b 1A000000 		.4byte	.LBE20-.LBB20
 2742 119f 01       		.byte	0x1
 2743 11a0 31       		.byte	0x31
 2744 11a1 BB110000 		.4byte	0x11bb
 2745 11a5 2A       		.uleb128 0x2a
 2746 11a6 C5100000 		.4byte	0x10c5
 2747 11aa 01       		.byte	0x1
 2748 11ab 2A       		.uleb128 0x2a
 2749 11ac B9100000 		.4byte	0x10b9
 2750 11b0 03       		.byte	0x3
 2751 11b1 2B       		.uleb128 0x2b
 2752 11b2 AD100000 		.4byte	0x10ad
 2753 11b6 00003240 		.4byte	0x40320000
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 115


 2754 11ba 00       		.byte	0
 2755 11bb 2C       		.uleb128 0x2c
 2756 11bc 06000000 		.4byte	.LVL0
 2757 11c0 23170000 		.4byte	0x1723
 2758 11c4 2D       		.uleb128 0x2d
 2759 11c5 0E000000 		.4byte	.LVL1
 2760 11c9 2E170000 		.4byte	0x172e
 2761 11cd E4110000 		.4byte	0x11e4
 2762 11d1 27       		.uleb128 0x27
 2763 11d2 01       		.uleb128 0x1
 2764 11d3 50       		.byte	0x50
 2765 11d4 05       		.uleb128 0x5
 2766 11d5 03       		.byte	0x3
 2767 11d6 00000000 		.4byte	IR_data
 2768 11da 27       		.uleb128 0x27
 2769 11db 01       		.uleb128 0x1
 2770 11dc 51       		.byte	0x51
 2771 11dd 05       		.uleb128 0x5
 2772 11de 03       		.byte	0x3
 2773 11df 00000000 		.4byte	RED_data
 2774 11e3 00       		.byte	0
 2775 11e4 26       		.uleb128 0x26
 2776 11e5 34000000 		.4byte	.LVL5
 2777 11e9 39170000 		.4byte	0x1739
 2778 11ed 27       		.uleb128 0x27
 2779 11ee 01       		.uleb128 0x1
 2780 11ef 50       		.byte	0x50
 2781 11f0 03       		.uleb128 0x3
 2782 11f1 0A       		.byte	0xa
 2783 11f2 E803     		.2byte	0x3e8
 2784 11f4 00       		.byte	0
 2785 11f5 00       		.byte	0
 2786 11f6 2E       		.uleb128 0x2e
 2787 11f7 CE170000 		.4byte	.LASF405
 2788 11fb 01       		.byte	0x1
 2789 11fc 51       		.byte	0x51
 2790 11fd 00000000 		.4byte	.LFB661
 2791 1201 2C000000 		.4byte	.LFE661-.LFB661
 2792 1205 01       		.uleb128 0x1
 2793 1206 9C       		.byte	0x9c
 2794 1207 85120000 		.4byte	0x1285
 2795 120b 2F       		.uleb128 0x2f
 2796 120c BE180000 		.4byte	.LASF402
 2797 1210 01       		.byte	0x1
 2798 1211 51       		.byte	0x51
 2799 1212 7F100000 		.4byte	0x107f
 2800 1216 5F000000 		.4byte	.LLST4
 2801 121a 2F       		.uleb128 0x2f
 2802 121b 7C020000 		.4byte	.LASF403
 2803 121f 01       		.byte	0x1
 2804 1220 51       		.byte	0x51
 2805 1221 2B0C0000 		.4byte	0xc2b
 2806 1225 80000000 		.4byte	.LLST5
 2807 1229 30       		.uleb128 0x30
 2808 122a 73090000 		.4byte	.LASF404
 2809 122e 01       		.byte	0x1
 2810 122f 53       		.byte	0x53
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 116


 2811 1230 85120000 		.4byte	0x1285
 2812 1234 A1000000 		.4byte	.LLST6
 2813 1238 2C       		.uleb128 0x2c
 2814 1239 0A000000 		.4byte	.LVL8
 2815 123d 45170000 		.4byte	0x1745
 2816 1241 2D       		.uleb128 0x2d
 2817 1242 1A000000 		.4byte	.LVL11
 2818 1246 50170000 		.4byte	0x1750
 2819 124a 67120000 		.4byte	0x1267
 2820 124e 27       		.uleb128 0x27
 2821 124f 01       		.uleb128 0x1
 2822 1250 50       		.byte	0x50
 2823 1251 02       		.uleb128 0x2
 2824 1252 74       		.byte	0x74
 2825 1253 00       		.sleb128 0
 2826 1254 27       		.uleb128 0x27
 2827 1255 01       		.uleb128 0x1
 2828 1256 51       		.byte	0x51
 2829 1257 02       		.uleb128 0x2
 2830 1258 75       		.byte	0x75
 2831 1259 00       		.sleb128 0
 2832 125a 27       		.uleb128 0x27
 2833 125b 01       		.uleb128 0x1
 2834 125c 52       		.byte	0x52
 2835 125d 02       		.uleb128 0x2
 2836 125e 76       		.byte	0x76
 2837 125f 00       		.sleb128 0
 2838 1260 27       		.uleb128 0x27
 2839 1261 01       		.uleb128 0x1
 2840 1262 53       		.byte	0x53
 2841 1263 02       		.uleb128 0x2
 2842 1264 77       		.byte	0x77
 2843 1265 00       		.sleb128 0
 2844 1266 00       		.byte	0
 2845 1267 26       		.uleb128 0x26
 2846 1268 26000000 		.4byte	.LVL12
 2847 126c 5B170000 		.4byte	0x175b
 2848 1270 27       		.uleb128 0x27
 2849 1271 01       		.uleb128 0x1
 2850 1272 50       		.byte	0x50
 2851 1273 02       		.uleb128 0x2
 2852 1274 74       		.byte	0x74
 2853 1275 00       		.sleb128 0
 2854 1276 27       		.uleb128 0x27
 2855 1277 01       		.uleb128 0x1
 2856 1278 51       		.byte	0x51
 2857 1279 02       		.uleb128 0x2
 2858 127a 75       		.byte	0x75
 2859 127b 00       		.sleb128 0
 2860 127c 27       		.uleb128 0x27
 2861 127d 01       		.uleb128 0x1
 2862 127e 52       		.byte	0x52
 2863 127f 03       		.uleb128 0x3
 2864 1280 0A       		.byte	0xa
 2865 1281 B016     		.2byte	0x16b0
 2866 1283 00       		.byte	0
 2867 1284 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 117


 2868 1285 1A       		.uleb128 0x1a
 2869 1286 04       		.byte	0x4
 2870 1287 55100000 		.4byte	0x1055
 2871 128b 2E       		.uleb128 0x2e
 2872 128c AD1F0000 		.4byte	.LASF406
 2873 1290 01       		.byte	0x1
 2874 1291 6D       		.byte	0x6d
 2875 1292 00000000 		.4byte	.LFB662
 2876 1296 1E000000 		.4byte	.LFE662-.LFB662
 2877 129a 01       		.uleb128 0x1
 2878 129b 9C       		.byte	0x9c
 2879 129c E8120000 		.4byte	0x12e8
 2880 12a0 2D       		.uleb128 0x2d
 2881 12a1 08000000 		.4byte	.LVL14
 2882 12a5 64170000 		.4byte	0x1764
 2883 12a9 B3120000 		.4byte	0x12b3
 2884 12ad 27       		.uleb128 0x27
 2885 12ae 01       		.uleb128 0x1
 2886 12af 50       		.byte	0x50
 2887 12b0 01       		.uleb128 0x1
 2888 12b1 30       		.byte	0x30
 2889 12b2 00       		.byte	0
 2890 12b3 2D       		.uleb128 0x2d
 2891 12b4 10000000 		.4byte	.LVL15
 2892 12b8 70170000 		.4byte	0x1770
 2893 12bc CA120000 		.4byte	0x12ca
 2894 12c0 27       		.uleb128 0x27
 2895 12c1 01       		.uleb128 0x1
 2896 12c2 50       		.byte	0x50
 2897 12c3 05       		.uleb128 0x5
 2898 12c4 0C       		.byte	0xc
 2899 12c5 FFFFFF00 		.4byte	0xffffff
 2900 12c9 00       		.byte	0
 2901 12ca 2C       		.uleb128 0x2c
 2902 12cb 14000000 		.4byte	.LVL16
 2903 12cf 7C170000 		.4byte	0x177c
 2904 12d3 26       		.uleb128 0x26
 2905 12d4 1C000000 		.4byte	.LVL17
 2906 12d8 F6110000 		.4byte	0x11f6
 2907 12dc 27       		.uleb128 0x27
 2908 12dd 01       		.uleb128 0x1
 2909 12de 50       		.byte	0x50
 2910 12df 01       		.uleb128 0x1
 2911 12e0 31       		.byte	0x31
 2912 12e1 27       		.uleb128 0x27
 2913 12e2 01       		.uleb128 0x1
 2914 12e3 51       		.byte	0x51
 2915 12e4 01       		.uleb128 0x1
 2916 12e5 31       		.byte	0x31
 2917 12e6 00       		.byte	0
 2918 12e7 00       		.byte	0
 2919 12e8 2E       		.uleb128 0x2e
 2920 12e9 06070000 		.4byte	.LASF407
 2921 12ed 01       		.byte	0x1
 2922 12ee 86       		.byte	0x86
 2923 12ef 00000000 		.4byte	.LFB663
 2924 12f3 14000000 		.4byte	.LFE663-.LFB663
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 118


 2925 12f7 01       		.uleb128 0x1
 2926 12f8 9C       		.byte	0x9c
 2927 12f9 10130000 		.4byte	0x1310
 2928 12fd 2C       		.uleb128 0x2c
 2929 12fe 06000000 		.4byte	.LVL18
 2930 1302 88170000 		.4byte	0x1788
 2931 1306 2C       		.uleb128 0x2c
 2932 1307 0E000000 		.4byte	.LVL19
 2933 130b 88170000 		.4byte	0x1788
 2934 130f 00       		.byte	0
 2935 1310 2E       		.uleb128 0x2e
 2936 1311 FD080000 		.4byte	.LASF408
 2937 1315 01       		.byte	0x1
 2938 1316 90       		.byte	0x90
 2939 1317 00000000 		.4byte	.LFB664
 2940 131b 7C000000 		.4byte	.LFE664-.LFB664
 2941 131f 01       		.uleb128 0x1
 2942 1320 9C       		.byte	0x9c
 2943 1321 E0130000 		.4byte	0x13e0
 2944 1325 2F       		.uleb128 0x2f
 2945 1326 A11B0000 		.4byte	.LASF409
 2946 132a 01       		.byte	0x1
 2947 132b 90       		.byte	0x90
 2948 132c E0130000 		.4byte	0x13e0
 2949 1330 CA000000 		.4byte	.LLST7
 2950 1334 25       		.uleb128 0x25
 2951 1335 783100   		.ascii	"x1\000"
 2952 1338 01       		.byte	0x1
 2953 1339 93       		.byte	0x93
 2954 133a 25000000 		.4byte	0x25
 2955 133e F6000000 		.4byte	.LLST8
 2956 1342 25       		.uleb128 0x25
 2957 1343 793100   		.ascii	"y1\000"
 2958 1346 01       		.byte	0x1
 2959 1347 94       		.byte	0x94
 2960 1348 25000000 		.4byte	0x25
 2961 134c 2B010000 		.4byte	.LLST9
 2962 1350 25       		.uleb128 0x25
 2963 1351 783200   		.ascii	"x2\000"
 2964 1354 01       		.byte	0x1
 2965 1355 95       		.byte	0x95
 2966 1356 25000000 		.4byte	0x25
 2967 135a 5D010000 		.4byte	.LLST10
 2968 135e 25       		.uleb128 0x25
 2969 135f 793200   		.ascii	"y2\000"
 2970 1362 01       		.byte	0x1
 2971 1363 96       		.byte	0x96
 2972 1364 25000000 		.4byte	0x25
 2973 1368 94010000 		.4byte	.LLST11
 2974 136c 31       		.uleb128 0x31
 2975 136d 00000000 		.4byte	.Ldebug_ranges0+0
 2976 1371 93130000 		.4byte	0x1393
 2977 1375 25       		.uleb128 0x25
 2978 1376 6900     		.ascii	"i\000"
 2979 1378 01       		.byte	0x1
 2980 1379 97       		.byte	0x97
 2981 137a 4A100000 		.4byte	0x104a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 119


 2982 137e C6010000 		.4byte	.LLST12
 2983 1382 26       		.uleb128 0x26
 2984 1383 60000000 		.4byte	.LVL30
 2985 1387 93170000 		.4byte	0x1793
 2986 138b 27       		.uleb128 0x27
 2987 138c 01       		.uleb128 0x1
 2988 138d 52       		.byte	0x52
 2989 138e 02       		.uleb128 0x2
 2990 138f 75       		.byte	0x75
 2991 1390 00       		.sleb128 0
 2992 1391 00       		.byte	0
 2993 1392 00       		.byte	0
 2994 1393 2D       		.uleb128 0x2d
 2995 1394 0A000000 		.4byte	.LVL22
 2996 1398 9F170000 		.4byte	0x179f
 2997 139c A6130000 		.4byte	0x13a6
 2998 13a0 27       		.uleb128 0x27
 2999 13a1 01       		.uleb128 0x1
 3000 13a2 50       		.byte	0x50
 3001 13a3 01       		.uleb128 0x1
 3002 13a4 31       		.byte	0x31
 3003 13a5 00       		.byte	0
 3004 13a6 2D       		.uleb128 0x2d
 3005 13a7 18000000 		.4byte	.LVL23
 3006 13ab AB170000 		.4byte	0x17ab
 3007 13af CB130000 		.4byte	0x13cb
 3008 13b3 27       		.uleb128 0x27
 3009 13b4 01       		.uleb128 0x1
 3010 13b5 50       		.byte	0x50
 3011 13b6 01       		.uleb128 0x1
 3012 13b7 37       		.byte	0x37
 3013 13b8 27       		.uleb128 0x27
 3014 13b9 01       		.uleb128 0x1
 3015 13ba 51       		.byte	0x51
 3016 13bb 01       		.uleb128 0x1
 3017 13bc 35       		.byte	0x35
 3018 13bd 27       		.uleb128 0x27
 3019 13be 01       		.uleb128 0x1
 3020 13bf 52       		.byte	0x52
 3021 13c0 03       		.uleb128 0x3
 3022 13c1 0A       		.byte	0xa
 3023 13c2 0101     		.2byte	0x101
 3024 13c4 27       		.uleb128 0x27
 3025 13c5 01       		.uleb128 0x1
 3026 13c6 53       		.byte	0x53
 3027 13c7 02       		.uleb128 0x2
 3028 13c8 08       		.byte	0x8
 3029 13c9 9B       		.byte	0x9b
 3030 13ca 00       		.byte	0
 3031 13cb 26       		.uleb128 0x26
 3032 13cc 70000000 		.4byte	.LVL33
 3033 13d0 F6110000 		.4byte	0x11f6
 3034 13d4 27       		.uleb128 0x27
 3035 13d5 01       		.uleb128 0x1
 3036 13d6 50       		.byte	0x50
 3037 13d7 01       		.uleb128 0x1
 3038 13d8 31       		.byte	0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 120


 3039 13d9 27       		.uleb128 0x27
 3040 13da 01       		.uleb128 0x1
 3041 13db 51       		.byte	0x51
 3042 13dc 01       		.uleb128 0x1
 3043 13dd 31       		.byte	0x31
 3044 13de 00       		.byte	0
 3045 13df 00       		.byte	0
 3046 13e0 1A       		.uleb128 0x1a
 3047 13e1 04       		.byte	0x4
 3048 13e2 2C000000 		.4byte	0x2c
 3049 13e6 2E       		.uleb128 0x2e
 3050 13e7 3E0E0000 		.4byte	.LASF410
 3051 13eb 01       		.byte	0x1
 3052 13ec A2       		.byte	0xa2
 3053 13ed 00000000 		.4byte	.LFB665
 3054 13f1 2C000000 		.4byte	.LFE665-.LFB665
 3055 13f5 01       		.uleb128 0x1
 3056 13f6 9C       		.byte	0x9c
 3057 13f7 8A140000 		.4byte	0x148a
 3058 13fb 2F       		.uleb128 0x2f
 3059 13fc 4D1F0000 		.4byte	.LASF411
 3060 1400 01       		.byte	0x1
 3061 1401 A2       		.byte	0xa2
 3062 1402 25000000 		.4byte	0x25
 3063 1406 FD010000 		.4byte	.LLST13
 3064 140a 2F       		.uleb128 0x2f
 3065 140b 541F0000 		.4byte	.LASF412
 3066 140f 01       		.byte	0x1
 3067 1410 A2       		.byte	0xa2
 3068 1411 25000000 		.4byte	0x25
 3069 1415 29020000 		.4byte	.LLST14
 3070 1419 32       		.uleb128 0x32
 3071 141a 73747200 		.ascii	"str\000"
 3072 141e 01       		.byte	0x1
 3073 141f A4       		.byte	0xa4
 3074 1420 8A140000 		.4byte	0x148a
 3075 1424 03       		.uleb128 0x3
 3076 1425 91       		.byte	0x91
 3077 1426 947F     		.sleb128 -108
 3078 1428 2D       		.uleb128 0x2d
 3079 1429 10000000 		.4byte	.LVL38
 3080 142d B7170000 		.4byte	0x17b7
 3081 1431 54140000 		.4byte	0x1454
 3082 1435 27       		.uleb128 0x27
 3083 1436 01       		.uleb128 0x1
 3084 1437 50       		.byte	0x50
 3085 1438 03       		.uleb128 0x3
 3086 1439 91       		.byte	0x91
 3087 143a 947F     		.sleb128 -108
 3088 143c 27       		.uleb128 0x27
 3089 143d 01       		.uleb128 0x1
 3090 143e 51       		.byte	0x51
 3091 143f 05       		.uleb128 0x5
 3092 1440 03       		.byte	0x3
 3093 1441 18000000 		.4byte	.LC1
 3094 1445 27       		.uleb128 0x27
 3095 1446 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 121


 3096 1447 52       		.byte	0x52
 3097 1448 03       		.uleb128 0x3
 3098 1449 F3       		.byte	0xf3
 3099 144a 01       		.uleb128 0x1
 3100 144b 50       		.byte	0x50
 3101 144c 27       		.uleb128 0x27
 3102 144d 01       		.uleb128 0x1
 3103 144e 53       		.byte	0x53
 3104 144f 03       		.uleb128 0x3
 3105 1450 F3       		.byte	0xf3
 3106 1451 01       		.uleb128 0x1
 3107 1452 51       		.byte	0x51
 3108 1453 00       		.byte	0
 3109 1454 2D       		.uleb128 0x2d
 3110 1455 1A000000 		.4byte	.LVL39
 3111 1459 C2170000 		.4byte	0x17c2
 3112 145d 75140000 		.4byte	0x1475
 3113 1461 27       		.uleb128 0x27
 3114 1462 01       		.uleb128 0x1
 3115 1463 50       		.byte	0x50
 3116 1464 03       		.uleb128 0x3
 3117 1465 91       		.byte	0x91
 3118 1466 947F     		.sleb128 -108
 3119 1468 27       		.uleb128 0x27
 3120 1469 01       		.uleb128 0x1
 3121 146a 51       		.byte	0x51
 3122 146b 02       		.uleb128 0x2
 3123 146c 08       		.byte	0x8
 3124 146d 81       		.byte	0x81
 3125 146e 27       		.uleb128 0x27
 3126 146f 01       		.uleb128 0x1
 3127 1470 52       		.byte	0x52
 3128 1471 02       		.uleb128 0x2
 3129 1472 08       		.byte	0x8
 3130 1473 A0       		.byte	0xa0
 3131 1474 00       		.byte	0
 3132 1475 26       		.uleb128 0x26
 3133 1476 22000000 		.4byte	.LVL40
 3134 147a F6110000 		.4byte	0x11f6
 3135 147e 27       		.uleb128 0x27
 3136 147f 01       		.uleb128 0x1
 3137 1480 50       		.byte	0x50
 3138 1481 01       		.uleb128 0x1
 3139 1482 31       		.byte	0x31
 3140 1483 27       		.uleb128 0x27
 3141 1484 01       		.uleb128 0x1
 3142 1485 51       		.byte	0x51
 3143 1486 01       		.uleb128 0x1
 3144 1487 31       		.byte	0x31
 3145 1488 00       		.byte	0
 3146 1489 00       		.byte	0
 3147 148a 0C       		.uleb128 0xc
 3148 148b DF0B0000 		.4byte	0xbdf
 3149 148f 9A140000 		.4byte	0x149a
 3150 1493 0D       		.uleb128 0xd
 3151 1494 78050000 		.4byte	0x578
 3152 1498 63       		.byte	0x63
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 122


 3153 1499 00       		.byte	0
 3154 149a 33       		.uleb128 0x33
 3155 149b 341E0000 		.4byte	.LASF453
 3156 149f 01       		.byte	0x1
 3157 14a0 B8       		.byte	0xb8
 3158 14a1 25000000 		.4byte	0x25
 3159 14a5 00000000 		.4byte	.LFB666
 3160 14a9 A0000000 		.4byte	.LFE666-.LFB666
 3161 14ad 01       		.uleb128 0x1
 3162 14ae 9C       		.byte	0x9c
 3163 14af 13160000 		.4byte	0x1613
 3164 14b3 34       		.uleb128 0x34
 3165 14b4 D8100000 		.4byte	0x10d8
 3166 14b8 04000000 		.4byte	.LBB24
 3167 14bc 02000000 		.4byte	.LBE24-.LBB24
 3168 14c0 01       		.byte	0x1
 3169 14c1 BB       		.byte	0xbb
 3170 14c2 28       		.uleb128 0x28
 3171 14c3 FA100000 		.4byte	0x10fa
 3172 14c7 06000000 		.4byte	.LBB26
 3173 14cb 0A000000 		.4byte	.LBE26-.LBB26
 3174 14cf 01       		.byte	0x1
 3175 14d0 BD       		.byte	0xbd
 3176 14d1 E8140000 		.4byte	0x14e8
 3177 14d5 29       		.uleb128 0x29
 3178 14d6 13110000 		.4byte	0x1113
 3179 14da 55020000 		.4byte	.LLST15
 3180 14de 29       		.uleb128 0x29
 3181 14df 07110000 		.4byte	0x1107
 3182 14e3 69020000 		.4byte	.LLST16
 3183 14e7 00       		.byte	0
 3184 14e8 28       		.uleb128 0x28
 3185 14e9 E0100000 		.4byte	0x10e0
 3186 14ed 16000000 		.4byte	.LBB28
 3187 14f1 18000000 		.4byte	.LBE28-.LBB28
 3188 14f5 01       		.byte	0x1
 3189 14f6 BE       		.byte	0xbe
 3190 14f7 05150000 		.4byte	0x1505
 3191 14fb 29       		.uleb128 0x29
 3192 14fc ED100000 		.4byte	0x10ed
 3193 1500 81020000 		.4byte	.LLST17
 3194 1504 00       		.byte	0
 3195 1505 28       		.uleb128 0x28
 3196 1506 A0100000 		.4byte	0x10a0
 3197 150a 32000000 		.4byte	.LBB30
 3198 150e 06000000 		.4byte	.LBE30-.LBB30
 3199 1512 01       		.byte	0x1
 3200 1513 C1       		.byte	0xc1
 3201 1514 34150000 		.4byte	0x1534
 3202 1518 29       		.uleb128 0x29
 3203 1519 C5100000 		.4byte	0x10c5
 3204 151d 94020000 		.4byte	.LLST18
 3205 1521 29       		.uleb128 0x29
 3206 1522 B9100000 		.4byte	0x10b9
 3207 1526 A8020000 		.4byte	.LLST19
 3208 152a 29       		.uleb128 0x29
 3209 152b AD100000 		.4byte	0x10ad
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 123


 3210 152f BC020000 		.4byte	.LLST20
 3211 1533 00       		.byte	0
 3212 1534 2C       		.uleb128 0x2c
 3213 1535 32000000 		.4byte	.LVL46
 3214 1539 CE170000 		.4byte	0x17ce
 3215 153d 2D       		.uleb128 0x2d
 3216 153e 3E000000 		.4byte	.LVL48
 3217 1542 D9170000 		.4byte	0x17d9
 3218 1546 54150000 		.4byte	0x1554
 3219 154a 27       		.uleb128 0x27
 3220 154b 01       		.uleb128 0x1
 3221 154c 50       		.byte	0x50
 3222 154d 05       		.uleb128 0x5
 3223 154e 03       		.byte	0x3
 3224 154f 40000000 		.4byte	.LC2
 3225 1553 00       		.byte	0
 3226 1554 2C       		.uleb128 0x2c
 3227 1555 42000000 		.4byte	.LVL49
 3228 1559 E8170000 		.4byte	0x17e8
 3229 155d 2D       		.uleb128 0x2d
 3230 155e 48000000 		.4byte	.LVL50
 3231 1562 F4170000 		.4byte	0x17f4
 3232 1566 70150000 		.4byte	0x1570
 3233 156a 27       		.uleb128 0x27
 3234 156b 01       		.uleb128 0x1
 3235 156c 50       		.byte	0x50
 3236 156d 01       		.uleb128 0x1
 3237 156e 44       		.byte	0x44
 3238 156f 00       		.byte	0
 3239 1570 2D       		.uleb128 0x2d
 3240 1571 4E000000 		.4byte	.LVL51
 3241 1575 FF170000 		.4byte	0x17ff
 3242 1579 83150000 		.4byte	0x1583
 3243 157d 27       		.uleb128 0x27
 3244 157e 01       		.uleb128 0x1
 3245 157f 50       		.byte	0x50
 3246 1580 01       		.uleb128 0x1
 3247 1581 31       		.byte	0x31
 3248 1582 00       		.byte	0
 3249 1583 2C       		.uleb128 0x2c
 3250 1584 52000000 		.4byte	.LVL52
 3251 1588 8B120000 		.4byte	0x128b
 3252 158c 2D       		.uleb128 0x2d
 3253 158d 58000000 		.4byte	.LVL53
 3254 1591 9F170000 		.4byte	0x179f
 3255 1595 9F150000 		.4byte	0x159f
 3256 1599 27       		.uleb128 0x27
 3257 159a 01       		.uleb128 0x1
 3258 159b 50       		.byte	0x50
 3259 159c 01       		.uleb128 0x1
 3260 159d 31       		.byte	0x31
 3261 159e 00       		.byte	0
 3262 159f 2D       		.uleb128 0x2d
 3263 15a0 5E000000 		.4byte	.LVL54
 3264 15a4 64170000 		.4byte	0x1764
 3265 15a8 B2150000 		.4byte	0x15b2
 3266 15ac 27       		.uleb128 0x27
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 124


 3267 15ad 01       		.uleb128 0x1
 3268 15ae 50       		.byte	0x50
 3269 15af 01       		.uleb128 0x1
 3270 15b0 30       		.byte	0x30
 3271 15b1 00       		.byte	0
 3272 15b2 2D       		.uleb128 0x2d
 3273 15b3 66000000 		.4byte	.LVL55
 3274 15b7 70170000 		.4byte	0x1770
 3275 15bb C9150000 		.4byte	0x15c9
 3276 15bf 27       		.uleb128 0x27
 3277 15c0 01       		.uleb128 0x1
 3278 15c1 50       		.byte	0x50
 3279 15c2 05       		.uleb128 0x5
 3280 15c3 0C       		.byte	0xc
 3281 15c4 FFFFFF00 		.4byte	0xffffff
 3282 15c8 00       		.byte	0
 3283 15c9 2C       		.uleb128 0x2c
 3284 15ca 6A000000 		.4byte	.LVL56
 3285 15ce 7C170000 		.4byte	0x177c
 3286 15d2 2D       		.uleb128 0x2d
 3287 15d3 7C000000 		.4byte	.LVL57
 3288 15d7 0A180000 		.4byte	0x180a
 3289 15db 09160000 		.4byte	0x1609
 3290 15df 27       		.uleb128 0x27
 3291 15e0 01       		.uleb128 0x1
 3292 15e1 50       		.byte	0x50
 3293 15e2 05       		.uleb128 0x5
 3294 15e3 03       		.byte	0x3
 3295 15e4 00000000 		.4byte	Task_principal
 3296 15e8 27       		.uleb128 0x27
 3297 15e9 01       		.uleb128 0x1
 3298 15ea 51       		.byte	0x51
 3299 15eb 05       		.uleb128 0x5
 3300 15ec 03       		.byte	0x3
 3301 15ed 58000000 		.4byte	.LC3
 3302 15f1 27       		.uleb128 0x27
 3303 15f2 01       		.uleb128 0x1
 3304 15f3 52       		.byte	0x52
 3305 15f4 02       		.uleb128 0x2
 3306 15f5 08       		.byte	0x8
 3307 15f6 80       		.byte	0x80
 3308 15f7 27       		.uleb128 0x27
 3309 15f8 01       		.uleb128 0x1
 3310 15f9 53       		.byte	0x53
 3311 15fa 01       		.uleb128 0x1
 3312 15fb 30       		.byte	0x30
 3313 15fc 27       		.uleb128 0x27
 3314 15fd 02       		.uleb128 0x2
 3315 15fe 7D       		.byte	0x7d
 3316 15ff 00       		.sleb128 0
 3317 1600 01       		.uleb128 0x1
 3318 1601 36       		.byte	0x36
 3319 1602 27       		.uleb128 0x27
 3320 1603 02       		.uleb128 0x2
 3321 1604 7D       		.byte	0x7d
 3322 1605 04       		.sleb128 4
 3323 1606 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 125


 3324 1607 30       		.byte	0x30
 3325 1608 00       		.byte	0
 3326 1609 2C       		.uleb128 0x2c
 3327 160a 80000000 		.4byte	.LVL58
 3328 160e 16180000 		.4byte	0x1816
 3329 1612 00       		.byte	0
 3330 1613 35       		.uleb128 0x35
 3331 1614 0F170000 		.4byte	.LASF413
 3332 1618 04       		.byte	0x4
 3333 1619 F907     		.2byte	0x7f9
 3334 161b 1F160000 		.4byte	0x161f
 3335 161f 0E       		.uleb128 0xe
 3336 1620 96040000 		.4byte	0x496
 3337 1624 36       		.uleb128 0x36
 3338 1625 CB000000 		.4byte	.LASF414
 3339 1629 0A       		.byte	0xa
 3340 162a A7       		.byte	0xa7
 3341 162b 2F160000 		.4byte	0x162f
 3342 162f 1A       		.uleb128 0x1a
 3343 1630 04       		.byte	0x4
 3344 1631 35160000 		.4byte	0x1635
 3345 1635 11       		.uleb128 0x11
 3346 1636 C80B0000 		.4byte	0xbc8
 3347 163a 36       		.uleb128 0x36
 3348 163b 2B190000 		.4byte	.LASF415
 3349 163f 16       		.byte	0x16
 3350 1640 25       		.byte	0x25
 3351 1641 45160000 		.4byte	0x1645
 3352 1645 11       		.uleb128 0x11
 3353 1646 1D0C0000 		.4byte	0xc1d
 3354 164a 36       		.uleb128 0x36
 3355 164b 43010000 		.4byte	.LASF416
 3356 164f 17       		.byte	0x17
 3357 1650 5E       		.byte	0x5e
 3358 1651 5B0E0000 		.4byte	0xe5b
 3359 1655 36       		.uleb128 0x36
 3360 1656 52100000 		.4byte	.LASF417
 3361 165a 18       		.byte	0x18
 3362 165b 1F       		.byte	0x1f
 3363 165c 60160000 		.4byte	0x1660
 3364 1660 11       		.uleb128 0x11
 3365 1661 34100000 		.4byte	0x1034
 3366 1665 36       		.uleb128 0x36
 3367 1666 8D1D0000 		.4byte	.LASF418
 3368 166a 19       		.byte	0x19
 3369 166b 87       		.byte	0x87
 3370 166c 370F0000 		.4byte	0xf37
 3371 1670 36       		.uleb128 0x36
 3372 1671 B91F0000 		.4byte	.LASF419
 3373 1675 1A       		.byte	0x1a
 3374 1676 7F       		.byte	0x7f
 3375 1677 C00D0000 		.4byte	0xdc0
 3376 167b 36       		.uleb128 0x36
 3377 167c 18030000 		.4byte	.LASF420
 3378 1680 1B       		.byte	0x1b
 3379 1681 7F       		.byte	0x7f
 3380 1682 C00D0000 		.4byte	0xdc0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 126


 3381 1686 37       		.uleb128 0x37
 3382 1687 141C0000 		.4byte	.LASF421
 3383 168b 1C       		.byte	0x1c
 3384 168c 14       		.byte	0x14
 3385 168d 95100000 		.4byte	0x1095
 3386 1691 05       		.uleb128 0x5
 3387 1692 03       		.byte	0x3
 3388 1693 00000000 		.4byte	xSemaphoreI2C_MAX
 3389 1697 37       		.uleb128 0x37
 3390 1698 61090000 		.4byte	.LASF422
 3391 169c 1C       		.byte	0x1c
 3392 169d 15       		.byte	0x15
 3393 169e 95100000 		.4byte	0x1095
 3394 16a2 05       		.uleb128 0x5
 3395 16a3 03       		.byte	0x3
 3396 16a4 00000000 		.4byte	xSemaphoreI2C_BMI
 3397 16a8 0C       		.uleb128 0xc
 3398 16a9 ED0B0000 		.4byte	0xbed
 3399 16ad B9160000 		.4byte	0x16b9
 3400 16b1 0F       		.uleb128 0xf
 3401 16b2 78050000 		.4byte	0x578
 3402 16b6 AF16     		.2byte	0x16af
 3403 16b8 00       		.byte	0
 3404 16b9 37       		.uleb128 0x37
 3405 16ba 23020000 		.4byte	.LASF423
 3406 16be 01       		.byte	0x1
 3407 16bf 1A       		.byte	0x1a
 3408 16c0 A8160000 		.4byte	0x16a8
 3409 16c4 05       		.uleb128 0x5
 3410 16c5 03       		.byte	0x3
 3411 16c6 00000000 		.4byte	imageBufferCache
 3412 16ca 0C       		.uleb128 0xc
 3413 16cb 7F050000 		.4byte	0x57f
 3414 16cf DB160000 		.4byte	0x16db
 3415 16d3 0F       		.uleb128 0xf
 3416 16d4 78050000 		.4byte	0x578
 3417 16d8 E703     		.2byte	0x3e7
 3418 16da 00       		.byte	0
 3419 16db 37       		.uleb128 0x37
 3420 16dc 23190000 		.4byte	.LASF424
 3421 16e0 01       		.byte	0x1
 3422 16e1 1C       		.byte	0x1c
 3423 16e2 EC160000 		.4byte	0x16ec
 3424 16e6 05       		.uleb128 0x5
 3425 16e7 03       		.byte	0x3
 3426 16e8 00000000 		.4byte	IR_data
 3427 16ec 0E       		.uleb128 0xe
 3428 16ed CA160000 		.4byte	0x16ca
 3429 16f1 37       		.uleb128 0x37
 3430 16f2 96150000 		.4byte	.LASF425
 3431 16f6 01       		.byte	0x1
 3432 16f7 1D       		.byte	0x1d
 3433 16f8 02170000 		.4byte	0x1702
 3434 16fc 05       		.uleb128 0x5
 3435 16fd 03       		.byte	0x3
 3436 16fe 00000000 		.4byte	RED_data
 3437 1702 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 127


 3438 1703 CA160000 		.4byte	0x16ca
 3439 1707 37       		.uleb128 0x37
 3440 1708 72140000 		.4byte	.LASF426
 3441 170c 01       		.byte	0x1
 3442 170d 1E       		.byte	0x1e
 3443 170e CD050000 		.4byte	0x5cd
 3444 1712 05       		.uleb128 0x5
 3445 1713 03       		.byte	0x3
 3446 1714 00000000 		.4byte	data
 3447 1718 38       		.uleb128 0x38
 3448 1719 D5100000 		.4byte	.LASF427
 3449 171d D5100000 		.4byte	.LASF427
 3450 1721 1D       		.byte	0x1d
 3451 1722 BB       		.byte	0xbb
 3452 1723 38       		.uleb128 0x38
 3453 1724 B1000000 		.4byte	.LASF428
 3454 1728 B1000000 		.4byte	.LASF428
 3455 172c 1C       		.byte	0x1c
 3456 172d 26       		.byte	0x26
 3457 172e 38       		.uleb128 0x38
 3458 172f BA010000 		.4byte	.LASF429
 3459 1733 BA010000 		.4byte	.LASF429
 3460 1737 1C       		.byte	0x1c
 3461 1738 23       		.byte	0x23
 3462 1739 39       		.uleb128 0x39
 3463 173a 930B0000 		.4byte	.LASF430
 3464 173e 930B0000 		.4byte	.LASF430
 3465 1742 1E       		.byte	0x1e
 3466 1743 ED02     		.2byte	0x2ed
 3467 1745 38       		.uleb128 0x38
 3468 1746 62200000 		.4byte	.LASF431
 3469 174a 62200000 		.4byte	.LASF431
 3470 174e 1F       		.byte	0x1f
 3471 174f 34       		.byte	0x34
 3472 1750 38       		.uleb128 0x38
 3473 1751 23070000 		.4byte	.LASF432
 3474 1755 23070000 		.4byte	.LASF432
 3475 1759 13       		.byte	0x13
 3476 175a 7E       		.byte	0x7e
 3477 175b 3A       		.uleb128 0x3a
 3478 175c 2D1E0000 		.4byte	.LASF454
 3479 1760 2D1E0000 		.4byte	.LASF454
 3480 1764 39       		.uleb128 0x39
 3481 1765 89150000 		.4byte	.LASF433
 3482 1769 89150000 		.4byte	.LASF433
 3483 176d 20       		.byte	0x20
 3484 176e C101     		.2byte	0x1c1
 3485 1770 39       		.uleb128 0x39
 3486 1771 F8010000 		.4byte	.LASF434
 3487 1775 F8010000 		.4byte	.LASF434
 3488 1779 20       		.byte	0x20
 3489 177a C001     		.2byte	0x1c0
 3490 177c 39       		.uleb128 0x39
 3491 177d C0200000 		.4byte	.LASF435
 3492 1781 C0200000 		.4byte	.LASF435
 3493 1785 20       		.byte	0x20
 3494 1786 F601     		.2byte	0x1f6
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 128


 3495 1788 38       		.uleb128 0x38
 3496 1789 EB120000 		.4byte	.LASF436
 3497 178d EB120000 		.4byte	.LASF436
 3498 1791 21       		.byte	0x21
 3499 1792 30       		.byte	0x30
 3500 1793 39       		.uleb128 0x39
 3501 1794 310C0000 		.4byte	.LASF437
 3502 1798 310C0000 		.4byte	.LASF437
 3503 179c 20       		.byte	0x20
 3504 179d 0902     		.2byte	0x209
 3505 179f 39       		.uleb128 0x39
 3506 17a0 6D010000 		.4byte	.LASF438
 3507 17a4 6D010000 		.4byte	.LASF438
 3508 17a8 20       		.byte	0x20
 3509 17a9 C501     		.2byte	0x1c5
 3510 17ab 39       		.uleb128 0x39
 3511 17ac B8110000 		.4byte	.LASF439
 3512 17b0 B8110000 		.4byte	.LASF439
 3513 17b4 20       		.byte	0x20
 3514 17b5 1202     		.2byte	0x212
 3515 17b7 38       		.uleb128 0x38
 3516 17b8 D7140000 		.4byte	.LASF440
 3517 17bc D7140000 		.4byte	.LASF440
 3518 17c0 1D       		.byte	0x1d
 3519 17c1 E7       		.byte	0xe7
 3520 17c2 39       		.uleb128 0x39
 3521 17c3 CE1C0000 		.4byte	.LASF441
 3522 17c7 CE1C0000 		.4byte	.LASF441
 3523 17cb 20       		.byte	0x20
 3524 17cc 0703     		.2byte	0x307
 3525 17ce 38       		.uleb128 0x38
 3526 17cf BB080000 		.4byte	.LASF442
 3527 17d3 BB080000 		.4byte	.LASF442
 3528 17d7 19       		.byte	0x19
 3529 17d8 31       		.byte	0x31
 3530 17d9 3B       		.uleb128 0x3b
 3531 17da 590B0000 		.4byte	.LASF455
 3532 17de 690F0000 		.4byte	.LASF456
 3533 17e2 22       		.byte	0x22
 3534 17e3 00       		.byte	0
 3535 17e4 590B0000 		.4byte	.LASF455
 3536 17e8 39       		.uleb128 0x39
 3537 17e9 F8100000 		.4byte	.LASF443
 3538 17ed F8100000 		.4byte	.LASF443
 3539 17f1 20       		.byte	0x20
 3540 17f2 6D01     		.2byte	0x16d
 3541 17f4 38       		.uleb128 0x38
 3542 17f5 12160000 		.4byte	.LASF444
 3543 17f9 12160000 		.4byte	.LASF444
 3544 17fd 13       		.byte	0x13
 3545 17fe 79       		.byte	0x79
 3546 17ff 38       		.uleb128 0x38
 3547 1800 5D170000 		.4byte	.LASF445
 3548 1804 5D170000 		.4byte	.LASF445
 3549 1808 13       		.byte	0x13
 3550 1809 7A       		.byte	0x7a
 3551 180a 39       		.uleb128 0x39
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 129


 3552 180b BD1C0000 		.4byte	.LASF446
 3553 180f BD1C0000 		.4byte	.LASF446
 3554 1813 1E       		.byte	0x1e
 3555 1814 4101     		.2byte	0x141
 3556 1816 39       		.uleb128 0x39
 3557 1817 CB1A0000 		.4byte	.LASF447
 3558 181b CB1A0000 		.4byte	.LASF447
 3559 181f 1E       		.byte	0x1e
 3560 1820 8E04     		.2byte	0x48e
 3561 1822 00       		.byte	0
 3562              		.section	.debug_abbrev,"",%progbits
 3563              	.Ldebug_abbrev0:
 3564 0000 01       		.uleb128 0x1
 3565 0001 11       		.uleb128 0x11
 3566 0002 01       		.byte	0x1
 3567 0003 25       		.uleb128 0x25
 3568 0004 0E       		.uleb128 0xe
 3569 0005 13       		.uleb128 0x13
 3570 0006 0B       		.uleb128 0xb
 3571 0007 03       		.uleb128 0x3
 3572 0008 0E       		.uleb128 0xe
 3573 0009 1B       		.uleb128 0x1b
 3574 000a 0E       		.uleb128 0xe
 3575 000b 55       		.uleb128 0x55
 3576 000c 17       		.uleb128 0x17
 3577 000d 11       		.uleb128 0x11
 3578 000e 01       		.uleb128 0x1
 3579 000f 10       		.uleb128 0x10
 3580 0010 17       		.uleb128 0x17
 3581 0011 00       		.byte	0
 3582 0012 00       		.byte	0
 3583 0013 02       		.uleb128 0x2
 3584 0014 24       		.uleb128 0x24
 3585 0015 00       		.byte	0
 3586 0016 0B       		.uleb128 0xb
 3587 0017 0B       		.uleb128 0xb
 3588 0018 3E       		.uleb128 0x3e
 3589 0019 0B       		.uleb128 0xb
 3590 001a 03       		.uleb128 0x3
 3591 001b 08       		.uleb128 0x8
 3592 001c 00       		.byte	0
 3593 001d 00       		.byte	0
 3594 001e 03       		.uleb128 0x3
 3595 001f 24       		.uleb128 0x24
 3596 0020 00       		.byte	0
 3597 0021 0B       		.uleb128 0xb
 3598 0022 0B       		.uleb128 0xb
 3599 0023 3E       		.uleb128 0x3e
 3600 0024 0B       		.uleb128 0xb
 3601 0025 03       		.uleb128 0x3
 3602 0026 0E       		.uleb128 0xe
 3603 0027 00       		.byte	0
 3604 0028 00       		.byte	0
 3605 0029 04       		.uleb128 0x4
 3606 002a 04       		.uleb128 0x4
 3607 002b 01       		.byte	0x1
 3608 002c 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 130


 3609 002d 0B       		.uleb128 0xb
 3610 002e 49       		.uleb128 0x49
 3611 002f 13       		.uleb128 0x13
 3612 0030 3A       		.uleb128 0x3a
 3613 0031 0B       		.uleb128 0xb
 3614 0032 3B       		.uleb128 0x3b
 3615 0033 0B       		.uleb128 0xb
 3616 0034 01       		.uleb128 0x1
 3617 0035 13       		.uleb128 0x13
 3618 0036 00       		.byte	0
 3619 0037 00       		.byte	0
 3620 0038 05       		.uleb128 0x5
 3621 0039 28       		.uleb128 0x28
 3622 003a 00       		.byte	0
 3623 003b 03       		.uleb128 0x3
 3624 003c 0E       		.uleb128 0xe
 3625 003d 1C       		.uleb128 0x1c
 3626 003e 0D       		.uleb128 0xd
 3627 003f 00       		.byte	0
 3628 0040 00       		.byte	0
 3629 0041 06       		.uleb128 0x6
 3630 0042 28       		.uleb128 0x28
 3631 0043 00       		.byte	0
 3632 0044 03       		.uleb128 0x3
 3633 0045 0E       		.uleb128 0xe
 3634 0046 1C       		.uleb128 0x1c
 3635 0047 0B       		.uleb128 0xb
 3636 0048 00       		.byte	0
 3637 0049 00       		.byte	0
 3638 004a 07       		.uleb128 0x7
 3639 004b 16       		.uleb128 0x16
 3640 004c 00       		.byte	0
 3641 004d 03       		.uleb128 0x3
 3642 004e 0E       		.uleb128 0xe
 3643 004f 3A       		.uleb128 0x3a
 3644 0050 0B       		.uleb128 0xb
 3645 0051 3B       		.uleb128 0x3b
 3646 0052 0B       		.uleb128 0xb
 3647 0053 49       		.uleb128 0x49
 3648 0054 13       		.uleb128 0x13
 3649 0055 00       		.byte	0
 3650 0056 00       		.byte	0
 3651 0057 08       		.uleb128 0x8
 3652 0058 13       		.uleb128 0x13
 3653 0059 01       		.byte	0x1
 3654 005a 0B       		.uleb128 0xb
 3655 005b 05       		.uleb128 0x5
 3656 005c 3A       		.uleb128 0x3a
 3657 005d 0B       		.uleb128 0xb
 3658 005e 3B       		.uleb128 0x3b
 3659 005f 05       		.uleb128 0x5
 3660 0060 01       		.uleb128 0x1
 3661 0061 13       		.uleb128 0x13
 3662 0062 00       		.byte	0
 3663 0063 00       		.byte	0
 3664 0064 09       		.uleb128 0x9
 3665 0065 0D       		.uleb128 0xd
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 131


 3666 0066 00       		.byte	0
 3667 0067 03       		.uleb128 0x3
 3668 0068 0E       		.uleb128 0xe
 3669 0069 3A       		.uleb128 0x3a
 3670 006a 0B       		.uleb128 0xb
 3671 006b 3B       		.uleb128 0x3b
 3672 006c 05       		.uleb128 0x5
 3673 006d 49       		.uleb128 0x49
 3674 006e 13       		.uleb128 0x13
 3675 006f 38       		.uleb128 0x38
 3676 0070 0B       		.uleb128 0xb
 3677 0071 00       		.byte	0
 3678 0072 00       		.byte	0
 3679 0073 0A       		.uleb128 0xa
 3680 0074 0D       		.uleb128 0xd
 3681 0075 00       		.byte	0
 3682 0076 03       		.uleb128 0x3
 3683 0077 0E       		.uleb128 0xe
 3684 0078 3A       		.uleb128 0x3a
 3685 0079 0B       		.uleb128 0xb
 3686 007a 3B       		.uleb128 0x3b
 3687 007b 05       		.uleb128 0x5
 3688 007c 49       		.uleb128 0x49
 3689 007d 13       		.uleb128 0x13
 3690 007e 38       		.uleb128 0x38
 3691 007f 05       		.uleb128 0x5
 3692 0080 00       		.byte	0
 3693 0081 00       		.byte	0
 3694 0082 0B       		.uleb128 0xb
 3695 0083 0D       		.uleb128 0xd
 3696 0084 00       		.byte	0
 3697 0085 03       		.uleb128 0x3
 3698 0086 08       		.uleb128 0x8
 3699 0087 3A       		.uleb128 0x3a
 3700 0088 0B       		.uleb128 0xb
 3701 0089 3B       		.uleb128 0x3b
 3702 008a 05       		.uleb128 0x5
 3703 008b 49       		.uleb128 0x49
 3704 008c 13       		.uleb128 0x13
 3705 008d 38       		.uleb128 0x38
 3706 008e 05       		.uleb128 0x5
 3707 008f 00       		.byte	0
 3708 0090 00       		.byte	0
 3709 0091 0C       		.uleb128 0xc
 3710 0092 01       		.uleb128 0x1
 3711 0093 01       		.byte	0x1
 3712 0094 49       		.uleb128 0x49
 3713 0095 13       		.uleb128 0x13
 3714 0096 01       		.uleb128 0x1
 3715 0097 13       		.uleb128 0x13
 3716 0098 00       		.byte	0
 3717 0099 00       		.byte	0
 3718 009a 0D       		.uleb128 0xd
 3719 009b 21       		.uleb128 0x21
 3720 009c 00       		.byte	0
 3721 009d 49       		.uleb128 0x49
 3722 009e 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 132


 3723 009f 2F       		.uleb128 0x2f
 3724 00a0 0B       		.uleb128 0xb
 3725 00a1 00       		.byte	0
 3726 00a2 00       		.byte	0
 3727 00a3 0E       		.uleb128 0xe
 3728 00a4 35       		.uleb128 0x35
 3729 00a5 00       		.byte	0
 3730 00a6 49       		.uleb128 0x49
 3731 00a7 13       		.uleb128 0x13
 3732 00a8 00       		.byte	0
 3733 00a9 00       		.byte	0
 3734 00aa 0F       		.uleb128 0xf
 3735 00ab 21       		.uleb128 0x21
 3736 00ac 00       		.byte	0
 3737 00ad 49       		.uleb128 0x49
 3738 00ae 13       		.uleb128 0x13
 3739 00af 2F       		.uleb128 0x2f
 3740 00b0 05       		.uleb128 0x5
 3741 00b1 00       		.byte	0
 3742 00b2 00       		.byte	0
 3743 00b3 10       		.uleb128 0x10
 3744 00b4 16       		.uleb128 0x16
 3745 00b5 00       		.byte	0
 3746 00b6 03       		.uleb128 0x3
 3747 00b7 0E       		.uleb128 0xe
 3748 00b8 3A       		.uleb128 0x3a
 3749 00b9 0B       		.uleb128 0xb
 3750 00ba 3B       		.uleb128 0x3b
 3751 00bb 05       		.uleb128 0x5
 3752 00bc 49       		.uleb128 0x49
 3753 00bd 13       		.uleb128 0x13
 3754 00be 00       		.byte	0
 3755 00bf 00       		.byte	0
 3756 00c0 11       		.uleb128 0x11
 3757 00c1 26       		.uleb128 0x26
 3758 00c2 00       		.byte	0
 3759 00c3 49       		.uleb128 0x49
 3760 00c4 13       		.uleb128 0x13
 3761 00c5 00       		.byte	0
 3762 00c6 00       		.byte	0
 3763 00c7 12       		.uleb128 0x12
 3764 00c8 13       		.uleb128 0x13
 3765 00c9 01       		.byte	0x1
 3766 00ca 0B       		.uleb128 0xb
 3767 00cb 0B       		.uleb128 0xb
 3768 00cc 3A       		.uleb128 0x3a
 3769 00cd 0B       		.uleb128 0xb
 3770 00ce 3B       		.uleb128 0x3b
 3771 00cf 0B       		.uleb128 0xb
 3772 00d0 01       		.uleb128 0x1
 3773 00d1 13       		.uleb128 0x13
 3774 00d2 00       		.byte	0
 3775 00d3 00       		.byte	0
 3776 00d4 13       		.uleb128 0x13
 3777 00d5 0D       		.uleb128 0xd
 3778 00d6 00       		.byte	0
 3779 00d7 03       		.uleb128 0x3
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 133


 3780 00d8 08       		.uleb128 0x8
 3781 00d9 3A       		.uleb128 0x3a
 3782 00da 0B       		.uleb128 0xb
 3783 00db 3B       		.uleb128 0x3b
 3784 00dc 0B       		.uleb128 0xb
 3785 00dd 49       		.uleb128 0x49
 3786 00de 13       		.uleb128 0x13
 3787 00df 38       		.uleb128 0x38
 3788 00e0 0B       		.uleb128 0xb
 3789 00e1 00       		.byte	0
 3790 00e2 00       		.byte	0
 3791 00e3 14       		.uleb128 0x14
 3792 00e4 0D       		.uleb128 0xd
 3793 00e5 00       		.byte	0
 3794 00e6 03       		.uleb128 0x3
 3795 00e7 0E       		.uleb128 0xe
 3796 00e8 3A       		.uleb128 0x3a
 3797 00e9 0B       		.uleb128 0xb
 3798 00ea 3B       		.uleb128 0x3b
 3799 00eb 0B       		.uleb128 0xb
 3800 00ec 49       		.uleb128 0x49
 3801 00ed 13       		.uleb128 0x13
 3802 00ee 38       		.uleb128 0x38
 3803 00ef 0B       		.uleb128 0xb
 3804 00f0 00       		.byte	0
 3805 00f1 00       		.byte	0
 3806 00f2 15       		.uleb128 0x15
 3807 00f3 13       		.uleb128 0x13
 3808 00f4 01       		.byte	0x1
 3809 00f5 0B       		.uleb128 0xb
 3810 00f6 05       		.uleb128 0x5
 3811 00f7 3A       		.uleb128 0x3a
 3812 00f8 0B       		.uleb128 0xb
 3813 00f9 3B       		.uleb128 0x3b
 3814 00fa 0B       		.uleb128 0xb
 3815 00fb 01       		.uleb128 0x1
 3816 00fc 13       		.uleb128 0x13
 3817 00fd 00       		.byte	0
 3818 00fe 00       		.byte	0
 3819 00ff 16       		.uleb128 0x16
 3820 0100 0D       		.uleb128 0xd
 3821 0101 00       		.byte	0
 3822 0102 03       		.uleb128 0x3
 3823 0103 0E       		.uleb128 0xe
 3824 0104 3A       		.uleb128 0x3a
 3825 0105 0B       		.uleb128 0xb
 3826 0106 3B       		.uleb128 0x3b
 3827 0107 0B       		.uleb128 0xb
 3828 0108 49       		.uleb128 0x49
 3829 0109 13       		.uleb128 0x13
 3830 010a 38       		.uleb128 0x38
 3831 010b 05       		.uleb128 0x5
 3832 010c 00       		.byte	0
 3833 010d 00       		.byte	0
 3834 010e 17       		.uleb128 0x17
 3835 010f 13       		.uleb128 0x13
 3836 0110 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 134


 3837 0111 0B       		.uleb128 0xb
 3838 0112 0B       		.uleb128 0xb
 3839 0113 3A       		.uleb128 0x3a
 3840 0114 0B       		.uleb128 0xb
 3841 0115 3B       		.uleb128 0x3b
 3842 0116 05       		.uleb128 0x5
 3843 0117 01       		.uleb128 0x1
 3844 0118 13       		.uleb128 0x13
 3845 0119 00       		.byte	0
 3846 011a 00       		.byte	0
 3847 011b 18       		.uleb128 0x18
 3848 011c 0F       		.uleb128 0xf
 3849 011d 00       		.byte	0
 3850 011e 0B       		.uleb128 0xb
 3851 011f 0B       		.uleb128 0xb
 3852 0120 00       		.byte	0
 3853 0121 00       		.byte	0
 3854 0122 19       		.uleb128 0x19
 3855 0123 04       		.uleb128 0x4
 3856 0124 01       		.byte	0x1
 3857 0125 0B       		.uleb128 0xb
 3858 0126 0B       		.uleb128 0xb
 3859 0127 49       		.uleb128 0x49
 3860 0128 13       		.uleb128 0x13
 3861 0129 3A       		.uleb128 0x3a
 3862 012a 0B       		.uleb128 0xb
 3863 012b 3B       		.uleb128 0x3b
 3864 012c 05       		.uleb128 0x5
 3865 012d 01       		.uleb128 0x1
 3866 012e 13       		.uleb128 0x13
 3867 012f 00       		.byte	0
 3868 0130 00       		.byte	0
 3869 0131 1A       		.uleb128 0x1a
 3870 0132 0F       		.uleb128 0xf
 3871 0133 00       		.byte	0
 3872 0134 0B       		.uleb128 0xb
 3873 0135 0B       		.uleb128 0xb
 3874 0136 49       		.uleb128 0x49
 3875 0137 13       		.uleb128 0x13
 3876 0138 00       		.byte	0
 3877 0139 00       		.byte	0
 3878 013a 1B       		.uleb128 0x1b
 3879 013b 15       		.uleb128 0x15
 3880 013c 01       		.byte	0x1
 3881 013d 27       		.uleb128 0x27
 3882 013e 19       		.uleb128 0x19
 3883 013f 01       		.uleb128 0x1
 3884 0140 13       		.uleb128 0x13
 3885 0141 00       		.byte	0
 3886 0142 00       		.byte	0
 3887 0143 1C       		.uleb128 0x1c
 3888 0144 05       		.uleb128 0x5
 3889 0145 00       		.byte	0
 3890 0146 49       		.uleb128 0x49
 3891 0147 13       		.uleb128 0x13
 3892 0148 00       		.byte	0
 3893 0149 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 135


 3894 014a 1D       		.uleb128 0x1d
 3895 014b 15       		.uleb128 0x15
 3896 014c 01       		.byte	0x1
 3897 014d 27       		.uleb128 0x27
 3898 014e 19       		.uleb128 0x19
 3899 014f 49       		.uleb128 0x49
 3900 0150 13       		.uleb128 0x13
 3901 0151 01       		.uleb128 0x1
 3902 0152 13       		.uleb128 0x13
 3903 0153 00       		.byte	0
 3904 0154 00       		.byte	0
 3905 0155 1E       		.uleb128 0x1e
 3906 0156 13       		.uleb128 0x13
 3907 0157 01       		.byte	0x1
 3908 0158 03       		.uleb128 0x3
 3909 0159 0E       		.uleb128 0xe
 3910 015a 0B       		.uleb128 0xb
 3911 015b 0B       		.uleb128 0xb
 3912 015c 3A       		.uleb128 0x3a
 3913 015d 0B       		.uleb128 0xb
 3914 015e 3B       		.uleb128 0x3b
 3915 015f 05       		.uleb128 0x5
 3916 0160 01       		.uleb128 0x1
 3917 0161 13       		.uleb128 0x13
 3918 0162 00       		.byte	0
 3919 0163 00       		.byte	0
 3920 0164 1F       		.uleb128 0x1f
 3921 0165 13       		.uleb128 0x13
 3922 0166 01       		.byte	0x1
 3923 0167 03       		.uleb128 0x3
 3924 0168 0E       		.uleb128 0xe
 3925 0169 0B       		.uleb128 0xb
 3926 016a 0B       		.uleb128 0xb
 3927 016b 3A       		.uleb128 0x3a
 3928 016c 0B       		.uleb128 0xb
 3929 016d 3B       		.uleb128 0x3b
 3930 016e 0B       		.uleb128 0xb
 3931 016f 01       		.uleb128 0x1
 3932 0170 13       		.uleb128 0x13
 3933 0171 00       		.byte	0
 3934 0172 00       		.byte	0
 3935 0173 20       		.uleb128 0x20
 3936 0174 2E       		.uleb128 0x2e
 3937 0175 01       		.byte	0x1
 3938 0176 03       		.uleb128 0x3
 3939 0177 0E       		.uleb128 0xe
 3940 0178 3A       		.uleb128 0x3a
 3941 0179 0B       		.uleb128 0xb
 3942 017a 3B       		.uleb128 0x3b
 3943 017b 05       		.uleb128 0x5
 3944 017c 27       		.uleb128 0x27
 3945 017d 19       		.uleb128 0x19
 3946 017e 20       		.uleb128 0x20
 3947 017f 0B       		.uleb128 0xb
 3948 0180 01       		.uleb128 0x1
 3949 0181 13       		.uleb128 0x13
 3950 0182 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 136


 3951 0183 00       		.byte	0
 3952 0184 21       		.uleb128 0x21
 3953 0185 05       		.uleb128 0x5
 3954 0186 00       		.byte	0
 3955 0187 03       		.uleb128 0x3
 3956 0188 0E       		.uleb128 0xe
 3957 0189 3A       		.uleb128 0x3a
 3958 018a 0B       		.uleb128 0xb
 3959 018b 3B       		.uleb128 0x3b
 3960 018c 05       		.uleb128 0x5
 3961 018d 49       		.uleb128 0x49
 3962 018e 13       		.uleb128 0x13
 3963 018f 00       		.byte	0
 3964 0190 00       		.byte	0
 3965 0191 22       		.uleb128 0x22
 3966 0192 2E       		.uleb128 0x2e
 3967 0193 00       		.byte	0
 3968 0194 03       		.uleb128 0x3
 3969 0195 0E       		.uleb128 0xe
 3970 0196 3A       		.uleb128 0x3a
 3971 0197 0B       		.uleb128 0xb
 3972 0198 3B       		.uleb128 0x3b
 3973 0199 0B       		.uleb128 0xb
 3974 019a 27       		.uleb128 0x27
 3975 019b 19       		.uleb128 0x19
 3976 019c 20       		.uleb128 0x20
 3977 019d 0B       		.uleb128 0xb
 3978 019e 00       		.byte	0
 3979 019f 00       		.byte	0
 3980 01a0 23       		.uleb128 0x23
 3981 01a1 2E       		.uleb128 0x2e
 3982 01a2 01       		.byte	0x1
 3983 01a3 3F       		.uleb128 0x3f
 3984 01a4 19       		.uleb128 0x19
 3985 01a5 03       		.uleb128 0x3
 3986 01a6 0E       		.uleb128 0xe
 3987 01a7 3A       		.uleb128 0x3a
 3988 01a8 0B       		.uleb128 0xb
 3989 01a9 3B       		.uleb128 0x3b
 3990 01aa 0B       		.uleb128 0xb
 3991 01ab 27       		.uleb128 0x27
 3992 01ac 19       		.uleb128 0x19
 3993 01ad 8701     		.uleb128 0x87
 3994 01af 19       		.uleb128 0x19
 3995 01b0 11       		.uleb128 0x11
 3996 01b1 01       		.uleb128 0x1
 3997 01b2 12       		.uleb128 0x12
 3998 01b3 06       		.uleb128 0x6
 3999 01b4 40       		.uleb128 0x40
 4000 01b5 18       		.uleb128 0x18
 4001 01b6 9742     		.uleb128 0x2117
 4002 01b8 19       		.uleb128 0x19
 4003 01b9 01       		.uleb128 0x1
 4004 01ba 13       		.uleb128 0x13
 4005 01bb 00       		.byte	0
 4006 01bc 00       		.byte	0
 4007 01bd 24       		.uleb128 0x24
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 137


 4008 01be 0B       		.uleb128 0xb
 4009 01bf 01       		.byte	0x1
 4010 01c0 11       		.uleb128 0x11
 4011 01c1 01       		.uleb128 0x1
 4012 01c2 12       		.uleb128 0x12
 4013 01c3 06       		.uleb128 0x6
 4014 01c4 01       		.uleb128 0x1
 4015 01c5 13       		.uleb128 0x13
 4016 01c6 00       		.byte	0
 4017 01c7 00       		.byte	0
 4018 01c8 25       		.uleb128 0x25
 4019 01c9 34       		.uleb128 0x34
 4020 01ca 00       		.byte	0
 4021 01cb 03       		.uleb128 0x3
 4022 01cc 08       		.uleb128 0x8
 4023 01cd 3A       		.uleb128 0x3a
 4024 01ce 0B       		.uleb128 0xb
 4025 01cf 3B       		.uleb128 0x3b
 4026 01d0 0B       		.uleb128 0xb
 4027 01d1 49       		.uleb128 0x49
 4028 01d2 13       		.uleb128 0x13
 4029 01d3 02       		.uleb128 0x2
 4030 01d4 17       		.uleb128 0x17
 4031 01d5 00       		.byte	0
 4032 01d6 00       		.byte	0
 4033 01d7 26       		.uleb128 0x26
 4034 01d8 898201   		.uleb128 0x4109
 4035 01db 01       		.byte	0x1
 4036 01dc 11       		.uleb128 0x11
 4037 01dd 01       		.uleb128 0x1
 4038 01de 31       		.uleb128 0x31
 4039 01df 13       		.uleb128 0x13
 4040 01e0 00       		.byte	0
 4041 01e1 00       		.byte	0
 4042 01e2 27       		.uleb128 0x27
 4043 01e3 8A8201   		.uleb128 0x410a
 4044 01e6 00       		.byte	0
 4045 01e7 02       		.uleb128 0x2
 4046 01e8 18       		.uleb128 0x18
 4047 01e9 9142     		.uleb128 0x2111
 4048 01eb 18       		.uleb128 0x18
 4049 01ec 00       		.byte	0
 4050 01ed 00       		.byte	0
 4051 01ee 28       		.uleb128 0x28
 4052 01ef 1D       		.uleb128 0x1d
 4053 01f0 01       		.byte	0x1
 4054 01f1 31       		.uleb128 0x31
 4055 01f2 13       		.uleb128 0x13
 4056 01f3 11       		.uleb128 0x11
 4057 01f4 01       		.uleb128 0x1
 4058 01f5 12       		.uleb128 0x12
 4059 01f6 06       		.uleb128 0x6
 4060 01f7 58       		.uleb128 0x58
 4061 01f8 0B       		.uleb128 0xb
 4062 01f9 59       		.uleb128 0x59
 4063 01fa 0B       		.uleb128 0xb
 4064 01fb 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 138


 4065 01fc 13       		.uleb128 0x13
 4066 01fd 00       		.byte	0
 4067 01fe 00       		.byte	0
 4068 01ff 29       		.uleb128 0x29
 4069 0200 05       		.uleb128 0x5
 4070 0201 00       		.byte	0
 4071 0202 31       		.uleb128 0x31
 4072 0203 13       		.uleb128 0x13
 4073 0204 02       		.uleb128 0x2
 4074 0205 17       		.uleb128 0x17
 4075 0206 00       		.byte	0
 4076 0207 00       		.byte	0
 4077 0208 2A       		.uleb128 0x2a
 4078 0209 05       		.uleb128 0x5
 4079 020a 00       		.byte	0
 4080 020b 31       		.uleb128 0x31
 4081 020c 13       		.uleb128 0x13
 4082 020d 1C       		.uleb128 0x1c
 4083 020e 0B       		.uleb128 0xb
 4084 020f 00       		.byte	0
 4085 0210 00       		.byte	0
 4086 0211 2B       		.uleb128 0x2b
 4087 0212 05       		.uleb128 0x5
 4088 0213 00       		.byte	0
 4089 0214 31       		.uleb128 0x31
 4090 0215 13       		.uleb128 0x13
 4091 0216 1C       		.uleb128 0x1c
 4092 0217 06       		.uleb128 0x6
 4093 0218 00       		.byte	0
 4094 0219 00       		.byte	0
 4095 021a 2C       		.uleb128 0x2c
 4096 021b 898201   		.uleb128 0x4109
 4097 021e 00       		.byte	0
 4098 021f 11       		.uleb128 0x11
 4099 0220 01       		.uleb128 0x1
 4100 0221 31       		.uleb128 0x31
 4101 0222 13       		.uleb128 0x13
 4102 0223 00       		.byte	0
 4103 0224 00       		.byte	0
 4104 0225 2D       		.uleb128 0x2d
 4105 0226 898201   		.uleb128 0x4109
 4106 0229 01       		.byte	0x1
 4107 022a 11       		.uleb128 0x11
 4108 022b 01       		.uleb128 0x1
 4109 022c 31       		.uleb128 0x31
 4110 022d 13       		.uleb128 0x13
 4111 022e 01       		.uleb128 0x1
 4112 022f 13       		.uleb128 0x13
 4113 0230 00       		.byte	0
 4114 0231 00       		.byte	0
 4115 0232 2E       		.uleb128 0x2e
 4116 0233 2E       		.uleb128 0x2e
 4117 0234 01       		.byte	0x1
 4118 0235 3F       		.uleb128 0x3f
 4119 0236 19       		.uleb128 0x19
 4120 0237 03       		.uleb128 0x3
 4121 0238 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 139


 4122 0239 3A       		.uleb128 0x3a
 4123 023a 0B       		.uleb128 0xb
 4124 023b 3B       		.uleb128 0x3b
 4125 023c 0B       		.uleb128 0xb
 4126 023d 27       		.uleb128 0x27
 4127 023e 19       		.uleb128 0x19
 4128 023f 11       		.uleb128 0x11
 4129 0240 01       		.uleb128 0x1
 4130 0241 12       		.uleb128 0x12
 4131 0242 06       		.uleb128 0x6
 4132 0243 40       		.uleb128 0x40
 4133 0244 18       		.uleb128 0x18
 4134 0245 9742     		.uleb128 0x2117
 4135 0247 19       		.uleb128 0x19
 4136 0248 01       		.uleb128 0x1
 4137 0249 13       		.uleb128 0x13
 4138 024a 00       		.byte	0
 4139 024b 00       		.byte	0
 4140 024c 2F       		.uleb128 0x2f
 4141 024d 05       		.uleb128 0x5
 4142 024e 00       		.byte	0
 4143 024f 03       		.uleb128 0x3
 4144 0250 0E       		.uleb128 0xe
 4145 0251 3A       		.uleb128 0x3a
 4146 0252 0B       		.uleb128 0xb
 4147 0253 3B       		.uleb128 0x3b
 4148 0254 0B       		.uleb128 0xb
 4149 0255 49       		.uleb128 0x49
 4150 0256 13       		.uleb128 0x13
 4151 0257 02       		.uleb128 0x2
 4152 0258 17       		.uleb128 0x17
 4153 0259 00       		.byte	0
 4154 025a 00       		.byte	0
 4155 025b 30       		.uleb128 0x30
 4156 025c 34       		.uleb128 0x34
 4157 025d 00       		.byte	0
 4158 025e 03       		.uleb128 0x3
 4159 025f 0E       		.uleb128 0xe
 4160 0260 3A       		.uleb128 0x3a
 4161 0261 0B       		.uleb128 0xb
 4162 0262 3B       		.uleb128 0x3b
 4163 0263 0B       		.uleb128 0xb
 4164 0264 49       		.uleb128 0x49
 4165 0265 13       		.uleb128 0x13
 4166 0266 02       		.uleb128 0x2
 4167 0267 17       		.uleb128 0x17
 4168 0268 00       		.byte	0
 4169 0269 00       		.byte	0
 4170 026a 31       		.uleb128 0x31
 4171 026b 0B       		.uleb128 0xb
 4172 026c 01       		.byte	0x1
 4173 026d 55       		.uleb128 0x55
 4174 026e 17       		.uleb128 0x17
 4175 026f 01       		.uleb128 0x1
 4176 0270 13       		.uleb128 0x13
 4177 0271 00       		.byte	0
 4178 0272 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 140


 4179 0273 32       		.uleb128 0x32
 4180 0274 34       		.uleb128 0x34
 4181 0275 00       		.byte	0
 4182 0276 03       		.uleb128 0x3
 4183 0277 08       		.uleb128 0x8
 4184 0278 3A       		.uleb128 0x3a
 4185 0279 0B       		.uleb128 0xb
 4186 027a 3B       		.uleb128 0x3b
 4187 027b 0B       		.uleb128 0xb
 4188 027c 49       		.uleb128 0x49
 4189 027d 13       		.uleb128 0x13
 4190 027e 02       		.uleb128 0x2
 4191 027f 18       		.uleb128 0x18
 4192 0280 00       		.byte	0
 4193 0281 00       		.byte	0
 4194 0282 33       		.uleb128 0x33
 4195 0283 2E       		.uleb128 0x2e
 4196 0284 01       		.byte	0x1
 4197 0285 3F       		.uleb128 0x3f
 4198 0286 19       		.uleb128 0x19
 4199 0287 03       		.uleb128 0x3
 4200 0288 0E       		.uleb128 0xe
 4201 0289 3A       		.uleb128 0x3a
 4202 028a 0B       		.uleb128 0xb
 4203 028b 3B       		.uleb128 0x3b
 4204 028c 0B       		.uleb128 0xb
 4205 028d 27       		.uleb128 0x27
 4206 028e 19       		.uleb128 0x19
 4207 028f 49       		.uleb128 0x49
 4208 0290 13       		.uleb128 0x13
 4209 0291 8701     		.uleb128 0x87
 4210 0293 19       		.uleb128 0x19
 4211 0294 11       		.uleb128 0x11
 4212 0295 01       		.uleb128 0x1
 4213 0296 12       		.uleb128 0x12
 4214 0297 06       		.uleb128 0x6
 4215 0298 40       		.uleb128 0x40
 4216 0299 18       		.uleb128 0x18
 4217 029a 9742     		.uleb128 0x2117
 4218 029c 19       		.uleb128 0x19
 4219 029d 01       		.uleb128 0x1
 4220 029e 13       		.uleb128 0x13
 4221 029f 00       		.byte	0
 4222 02a0 00       		.byte	0
 4223 02a1 34       		.uleb128 0x34
 4224 02a2 1D       		.uleb128 0x1d
 4225 02a3 00       		.byte	0
 4226 02a4 31       		.uleb128 0x31
 4227 02a5 13       		.uleb128 0x13
 4228 02a6 11       		.uleb128 0x11
 4229 02a7 01       		.uleb128 0x1
 4230 02a8 12       		.uleb128 0x12
 4231 02a9 06       		.uleb128 0x6
 4232 02aa 58       		.uleb128 0x58
 4233 02ab 0B       		.uleb128 0xb
 4234 02ac 59       		.uleb128 0x59
 4235 02ad 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 141


 4236 02ae 00       		.byte	0
 4237 02af 00       		.byte	0
 4238 02b0 35       		.uleb128 0x35
 4239 02b1 34       		.uleb128 0x34
 4240 02b2 00       		.byte	0
 4241 02b3 03       		.uleb128 0x3
 4242 02b4 0E       		.uleb128 0xe
 4243 02b5 3A       		.uleb128 0x3a
 4244 02b6 0B       		.uleb128 0xb
 4245 02b7 3B       		.uleb128 0x3b
 4246 02b8 05       		.uleb128 0x5
 4247 02b9 49       		.uleb128 0x49
 4248 02ba 13       		.uleb128 0x13
 4249 02bb 3F       		.uleb128 0x3f
 4250 02bc 19       		.uleb128 0x19
 4251 02bd 3C       		.uleb128 0x3c
 4252 02be 19       		.uleb128 0x19
 4253 02bf 00       		.byte	0
 4254 02c0 00       		.byte	0
 4255 02c1 36       		.uleb128 0x36
 4256 02c2 34       		.uleb128 0x34
 4257 02c3 00       		.byte	0
 4258 02c4 03       		.uleb128 0x3
 4259 02c5 0E       		.uleb128 0xe
 4260 02c6 3A       		.uleb128 0x3a
 4261 02c7 0B       		.uleb128 0xb
 4262 02c8 3B       		.uleb128 0x3b
 4263 02c9 0B       		.uleb128 0xb
 4264 02ca 49       		.uleb128 0x49
 4265 02cb 13       		.uleb128 0x13
 4266 02cc 3F       		.uleb128 0x3f
 4267 02cd 19       		.uleb128 0x19
 4268 02ce 3C       		.uleb128 0x3c
 4269 02cf 19       		.uleb128 0x19
 4270 02d0 00       		.byte	0
 4271 02d1 00       		.byte	0
 4272 02d2 37       		.uleb128 0x37
 4273 02d3 34       		.uleb128 0x34
 4274 02d4 00       		.byte	0
 4275 02d5 03       		.uleb128 0x3
 4276 02d6 0E       		.uleb128 0xe
 4277 02d7 3A       		.uleb128 0x3a
 4278 02d8 0B       		.uleb128 0xb
 4279 02d9 3B       		.uleb128 0x3b
 4280 02da 0B       		.uleb128 0xb
 4281 02db 49       		.uleb128 0x49
 4282 02dc 13       		.uleb128 0x13
 4283 02dd 3F       		.uleb128 0x3f
 4284 02de 19       		.uleb128 0x19
 4285 02df 02       		.uleb128 0x2
 4286 02e0 18       		.uleb128 0x18
 4287 02e1 00       		.byte	0
 4288 02e2 00       		.byte	0
 4289 02e3 38       		.uleb128 0x38
 4290 02e4 2E       		.uleb128 0x2e
 4291 02e5 00       		.byte	0
 4292 02e6 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 142


 4293 02e7 19       		.uleb128 0x19
 4294 02e8 3C       		.uleb128 0x3c
 4295 02e9 19       		.uleb128 0x19
 4296 02ea 6E       		.uleb128 0x6e
 4297 02eb 0E       		.uleb128 0xe
 4298 02ec 03       		.uleb128 0x3
 4299 02ed 0E       		.uleb128 0xe
 4300 02ee 3A       		.uleb128 0x3a
 4301 02ef 0B       		.uleb128 0xb
 4302 02f0 3B       		.uleb128 0x3b
 4303 02f1 0B       		.uleb128 0xb
 4304 02f2 00       		.byte	0
 4305 02f3 00       		.byte	0
 4306 02f4 39       		.uleb128 0x39
 4307 02f5 2E       		.uleb128 0x2e
 4308 02f6 00       		.byte	0
 4309 02f7 3F       		.uleb128 0x3f
 4310 02f8 19       		.uleb128 0x19
 4311 02f9 3C       		.uleb128 0x3c
 4312 02fa 19       		.uleb128 0x19
 4313 02fb 6E       		.uleb128 0x6e
 4314 02fc 0E       		.uleb128 0xe
 4315 02fd 03       		.uleb128 0x3
 4316 02fe 0E       		.uleb128 0xe
 4317 02ff 3A       		.uleb128 0x3a
 4318 0300 0B       		.uleb128 0xb
 4319 0301 3B       		.uleb128 0x3b
 4320 0302 05       		.uleb128 0x5
 4321 0303 00       		.byte	0
 4322 0304 00       		.byte	0
 4323 0305 3A       		.uleb128 0x3a
 4324 0306 2E       		.uleb128 0x2e
 4325 0307 00       		.byte	0
 4326 0308 3F       		.uleb128 0x3f
 4327 0309 19       		.uleb128 0x19
 4328 030a 3C       		.uleb128 0x3c
 4329 030b 19       		.uleb128 0x19
 4330 030c 6E       		.uleb128 0x6e
 4331 030d 0E       		.uleb128 0xe
 4332 030e 03       		.uleb128 0x3
 4333 030f 0E       		.uleb128 0xe
 4334 0310 00       		.byte	0
 4335 0311 00       		.byte	0
 4336 0312 3B       		.uleb128 0x3b
 4337 0313 2E       		.uleb128 0x2e
 4338 0314 00       		.byte	0
 4339 0315 3F       		.uleb128 0x3f
 4340 0316 19       		.uleb128 0x19
 4341 0317 3C       		.uleb128 0x3c
 4342 0318 19       		.uleb128 0x19
 4343 0319 6E       		.uleb128 0x6e
 4344 031a 0E       		.uleb128 0xe
 4345 031b 03       		.uleb128 0x3
 4346 031c 0E       		.uleb128 0xe
 4347 031d 3A       		.uleb128 0x3a
 4348 031e 0B       		.uleb128 0xb
 4349 031f 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 143


 4350 0320 0B       		.uleb128 0xb
 4351 0321 6E       		.uleb128 0x6e
 4352 0322 0E       		.uleb128 0xe
 4353 0323 00       		.byte	0
 4354 0324 00       		.byte	0
 4355 0325 00       		.byte	0
 4356              		.section	.debug_loc,"",%progbits
 4357              	.Ldebug_loc0:
 4358              	.LLST0:
 4359 0000 0E000000 		.4byte	.LVL1
 4360 0004 12000000 		.4byte	.LVL2
 4361 0008 0200     		.2byte	0x2
 4362 000a 30       		.byte	0x30
 4363 000b 9F       		.byte	0x9f
 4364 000c 12000000 		.4byte	.LVL2
 4365 0010 54000000 		.4byte	.LFE660
 4366 0014 0100     		.2byte	0x1
 4367 0016 54       		.byte	0x54
 4368 0017 00000000 		.4byte	0
 4369 001b 00000000 		.4byte	0
 4370              	.LLST1:
 4371 001f 34000000 		.4byte	.LVL5
 4372 0023 3A000000 		.4byte	.LVL6
 4373 0027 0200     		.2byte	0x2
 4374 0029 30       		.byte	0x30
 4375 002a 9F       		.byte	0x9f
 4376 002b 00000000 		.4byte	0
 4377 002f 00000000 		.4byte	0
 4378              	.LLST2:
 4379 0033 34000000 		.4byte	.LVL5
 4380 0037 3A000000 		.4byte	.LVL6
 4381 003b 0200     		.2byte	0x2
 4382 003d 31       		.byte	0x31
 4383 003e 9F       		.byte	0x9f
 4384 003f 00000000 		.4byte	0
 4385 0043 00000000 		.4byte	0
 4386              	.LLST3:
 4387 0047 34000000 		.4byte	.LVL5
 4388 004b 3A000000 		.4byte	.LVL6
 4389 004f 0600     		.2byte	0x6
 4390 0051 0C       		.byte	0xc
 4391 0052 80003240 		.4byte	0x40320080
 4392 0056 9F       		.byte	0x9f
 4393 0057 00000000 		.4byte	0
 4394 005b 00000000 		.4byte	0
 4395              	.LLST4:
 4396 005f 00000000 		.4byte	.LVL7
 4397 0063 09000000 		.4byte	.LVL8-1
 4398 0067 0100     		.2byte	0x1
 4399 0069 50       		.byte	0x50
 4400 006a 09000000 		.4byte	.LVL8-1
 4401 006e 2C000000 		.4byte	.LFE661
 4402 0072 0400     		.2byte	0x4
 4403 0074 F3       		.byte	0xf3
 4404 0075 01       		.uleb128 0x1
 4405 0076 50       		.byte	0x50
 4406 0077 9F       		.byte	0x9f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 144


 4407 0078 00000000 		.4byte	0
 4408 007c 00000000 		.4byte	0
 4409              	.LLST5:
 4410 0080 00000000 		.4byte	.LVL7
 4411 0084 09000000 		.4byte	.LVL8-1
 4412 0088 0100     		.2byte	0x1
 4413 008a 51       		.byte	0x51
 4414 008b 09000000 		.4byte	.LVL8-1
 4415 008f 2C000000 		.4byte	.LFE661
 4416 0093 0400     		.2byte	0x4
 4417 0095 F3       		.byte	0xf3
 4418 0096 01       		.uleb128 0x1
 4419 0097 51       		.byte	0x51
 4420 0098 9F       		.byte	0x9f
 4421 0099 00000000 		.4byte	0
 4422 009d 00000000 		.4byte	0
 4423              	.LLST6:
 4424 00a1 0C000000 		.4byte	.LVL9
 4425 00a5 16000000 		.4byte	.LVL10
 4426 00a9 0100     		.2byte	0x1
 4427 00ab 50       		.byte	0x50
 4428 00ac 16000000 		.4byte	.LVL10
 4429 00b0 19000000 		.4byte	.LVL11-1
 4430 00b4 0100     		.2byte	0x1
 4431 00b6 51       		.byte	0x51
 4432 00b7 19000000 		.4byte	.LVL11-1
 4433 00bb 28000000 		.4byte	.LVL13
 4434 00bf 0100     		.2byte	0x1
 4435 00c1 55       		.byte	0x55
 4436 00c2 00000000 		.4byte	0
 4437 00c6 00000000 		.4byte	0
 4438              	.LLST7:
 4439 00ca 00000000 		.4byte	.LVL20
 4440 00ce 06000000 		.4byte	.LVL21
 4441 00d2 0100     		.2byte	0x1
 4442 00d4 50       		.byte	0x50
 4443 00d5 06000000 		.4byte	.LVL21
 4444 00d9 72000000 		.4byte	.LVL34
 4445 00dd 0100     		.2byte	0x1
 4446 00df 56       		.byte	0x56
 4447 00e0 72000000 		.4byte	.LVL34
 4448 00e4 7C000000 		.4byte	.LFE664
 4449 00e8 0400     		.2byte	0x4
 4450 00ea F3       		.byte	0xf3
 4451 00eb 01       		.uleb128 0x1
 4452 00ec 50       		.byte	0x50
 4453 00ed 9F       		.byte	0x9f
 4454 00ee 00000000 		.4byte	0
 4455 00f2 00000000 		.4byte	0
 4456              	.LLST8:
 4457 00f6 18000000 		.4byte	.LVL23
 4458 00fa 20000000 		.4byte	.LVL24
 4459 00fe 0200     		.2byte	0x2
 4460 0100 37       		.byte	0x37
 4461 0101 9F       		.byte	0x9f
 4462 0102 20000000 		.4byte	.LVL24
 4463 0106 5F000000 		.4byte	.LVL30-1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 145


 4464 010a 0100     		.2byte	0x1
 4465 010c 50       		.byte	0x50
 4466 010d 60000000 		.4byte	.LVL30
 4467 0111 64000000 		.4byte	.LVL31
 4468 0115 0100     		.2byte	0x1
 4469 0117 55       		.byte	0x55
 4470 0118 64000000 		.4byte	.LVL31
 4471 011c 6C000000 		.4byte	.LVL32
 4472 0120 0100     		.2byte	0x1
 4473 0122 50       		.byte	0x50
 4474 0123 00000000 		.4byte	0
 4475 0127 00000000 		.4byte	0
 4476              	.LLST9:
 4477 012b 18000000 		.4byte	.LVL23
 4478 012f 20000000 		.4byte	.LVL24
 4479 0133 0200     		.2byte	0x2
 4480 0135 30       		.byte	0x30
 4481 0136 9F       		.byte	0x9f
 4482 0137 38000000 		.4byte	.LVL25
 4483 013b 58000000 		.4byte	.LVL29
 4484 013f 0800     		.2byte	0x8
 4485 0141 F5       		.byte	0xf5
 4486 0142 4F       		.uleb128 0x4f
 4487 0143 2C       		.uleb128 0x2c
 4488 0144 F7       		.byte	0xf7
 4489 0145 25       		.uleb128 0x25
 4490 0146 F7       		.byte	0xf7
 4491 0147 00       		.uleb128 0
 4492 0148 9F       		.byte	0x9f
 4493 0149 58000000 		.4byte	.LVL29
 4494 014d 5F000000 		.4byte	.LVL30-1
 4495 0151 0200     		.2byte	0x2
 4496 0153 90       		.byte	0x90
 4497 0154 4F       		.uleb128 0x4f
 4498 0155 00000000 		.4byte	0
 4499 0159 00000000 		.4byte	0
 4500              	.LLST10:
 4501 015d 18000000 		.4byte	.LVL23
 4502 0161 20000000 		.4byte	.LVL24
 4503 0165 0200     		.2byte	0x2
 4504 0167 39       		.byte	0x39
 4505 0168 9F       		.byte	0x9f
 4506 0169 20000000 		.4byte	.LVL24
 4507 016d 60000000 		.4byte	.LVL30
 4508 0171 0100     		.2byte	0x1
 4509 0173 55       		.byte	0x55
 4510 0174 60000000 		.4byte	.LVL30
 4511 0178 64000000 		.4byte	.LVL31
 4512 017c 0300     		.2byte	0x3
 4513 017e 75       		.byte	0x75
 4514 017f 02       		.sleb128 2
 4515 0180 9F       		.byte	0x9f
 4516 0181 64000000 		.4byte	.LVL31
 4517 0185 72000000 		.4byte	.LVL34
 4518 0189 0100     		.2byte	0x1
 4519 018b 55       		.byte	0x55
 4520 018c 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 146


 4521 0190 00000000 		.4byte	0
 4522              	.LLST11:
 4523 0194 18000000 		.4byte	.LVL23
 4524 0198 20000000 		.4byte	.LVL24
 4525 019c 0200     		.2byte	0x2
 4526 019e 30       		.byte	0x30
 4527 019f 9F       		.byte	0x9f
 4528 01a0 4A000000 		.4byte	.LVL27
 4529 01a4 4E000000 		.4byte	.LVL28
 4530 01a8 0800     		.2byte	0x8
 4531 01aa F5       		.byte	0xf5
 4532 01ab 4E       		.uleb128 0x4e
 4533 01ac 2C       		.uleb128 0x2c
 4534 01ad F7       		.byte	0xf7
 4535 01ae 25       		.uleb128 0x25
 4536 01af F7       		.byte	0xf7
 4537 01b0 00       		.uleb128 0
 4538 01b1 9F       		.byte	0x9f
 4539 01b2 4E000000 		.4byte	.LVL28
 4540 01b6 5F000000 		.4byte	.LVL30-1
 4541 01ba 0200     		.2byte	0x2
 4542 01bc 90       		.byte	0x90
 4543 01bd 4E       		.uleb128 0x4e
 4544 01be 00000000 		.4byte	0
 4545 01c2 00000000 		.4byte	0
 4546              	.LLST12:
 4547 01c6 18000000 		.4byte	.LVL23
 4548 01ca 20000000 		.4byte	.LVL24
 4549 01ce 0200     		.2byte	0x2
 4550 01d0 30       		.byte	0x30
 4551 01d1 9F       		.byte	0x9f
 4552 01d2 20000000 		.4byte	.LVL24
 4553 01d6 3A000000 		.4byte	.LVL26
 4554 01da 0100     		.2byte	0x1
 4555 01dc 54       		.byte	0x54
 4556 01dd 3A000000 		.4byte	.LVL26
 4557 01e1 60000000 		.4byte	.LVL30
 4558 01e5 0300     		.2byte	0x3
 4559 01e7 74       		.byte	0x74
 4560 01e8 7F       		.sleb128 -1
 4561 01e9 9F       		.byte	0x9f
 4562 01ea 60000000 		.4byte	.LVL30
 4563 01ee 72000000 		.4byte	.LVL34
 4564 01f2 0100     		.2byte	0x1
 4565 01f4 54       		.byte	0x54
 4566 01f5 00000000 		.4byte	0
 4567 01f9 00000000 		.4byte	0
 4568              	.LLST13:
 4569 01fd 00000000 		.4byte	.LVL35
 4570 0201 0C000000 		.4byte	.LVL37
 4571 0205 0100     		.2byte	0x1
 4572 0207 50       		.byte	0x50
 4573 0208 0C000000 		.4byte	.LVL37
 4574 020c 0F000000 		.4byte	.LVL38-1
 4575 0210 0100     		.2byte	0x1
 4576 0212 52       		.byte	0x52
 4577 0213 0F000000 		.4byte	.LVL38-1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 147


 4578 0217 2C000000 		.4byte	.LFE665
 4579 021b 0400     		.2byte	0x4
 4580 021d F3       		.byte	0xf3
 4581 021e 01       		.uleb128 0x1
 4582 021f 50       		.byte	0x50
 4583 0220 9F       		.byte	0x9f
 4584 0221 00000000 		.4byte	0
 4585 0225 00000000 		.4byte	0
 4586              	.LLST14:
 4587 0229 00000000 		.4byte	.LVL35
 4588 022d 0A000000 		.4byte	.LVL36
 4589 0231 0100     		.2byte	0x1
 4590 0233 51       		.byte	0x51
 4591 0234 0A000000 		.4byte	.LVL36
 4592 0238 0F000000 		.4byte	.LVL38-1
 4593 023c 0100     		.2byte	0x1
 4594 023e 53       		.byte	0x53
 4595 023f 0F000000 		.4byte	.LVL38-1
 4596 0243 2C000000 		.4byte	.LFE665
 4597 0247 0400     		.2byte	0x4
 4598 0249 F3       		.byte	0xf3
 4599 024a 01       		.uleb128 0x1
 4600 024b 51       		.byte	0x51
 4601 024c 9F       		.byte	0x9f
 4602 024d 00000000 		.4byte	0
 4603 0251 00000000 		.4byte	0
 4604              	.LLST15:
 4605 0255 06000000 		.4byte	.LVL41
 4606 0259 10000000 		.4byte	.LVL42
 4607 025d 0200     		.2byte	0x2
 4608 025f 30       		.byte	0x30
 4609 0260 9F       		.byte	0x9f
 4610 0261 00000000 		.4byte	0
 4611 0265 00000000 		.4byte	0
 4612              	.LLST16:
 4613 0269 06000000 		.4byte	.LVL41
 4614 026d 10000000 		.4byte	.LVL42
 4615 0271 0600     		.2byte	0x6
 4616 0273 0C       		.byte	0xc
 4617 0274 80063240 		.4byte	0x40320680
 4618 0278 9F       		.byte	0x9f
 4619 0279 00000000 		.4byte	0
 4620 027d 00000000 		.4byte	0
 4621              	.LLST17:
 4622 0281 16000000 		.4byte	.LVL43
 4623 0285 20000000 		.4byte	.LVL44
 4624 0289 0100     		.2byte	0x1
 4625 028b 53       		.byte	0x53
 4626 028c 00000000 		.4byte	0
 4627 0290 00000000 		.4byte	0
 4628              	.LLST18:
 4629 0294 32000000 		.4byte	.LVL46
 4630 0298 38000000 		.4byte	.LVL47
 4631 029c 0200     		.2byte	0x2
 4632 029e 31       		.byte	0x31
 4633 029f 9F       		.byte	0x9f
 4634 02a0 00000000 		.4byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 148


 4635 02a4 00000000 		.4byte	0
 4636              	.LLST19:
 4637 02a8 32000000 		.4byte	.LVL46
 4638 02ac 38000000 		.4byte	.LVL47
 4639 02b0 0200     		.2byte	0x2
 4640 02b2 32       		.byte	0x32
 4641 02b3 9F       		.byte	0x9f
 4642 02b4 00000000 		.4byte	0
 4643 02b8 00000000 		.4byte	0
 4644              	.LLST20:
 4645 02bc 32000000 		.4byte	.LVL46
 4646 02c0 38000000 		.4byte	.LVL47
 4647 02c4 0600     		.2byte	0x6
 4648 02c6 0C       		.byte	0xc
 4649 02c7 80043240 		.4byte	0x40320480
 4650 02cb 9F       		.byte	0x9f
 4651 02cc 00000000 		.4byte	0
 4652 02d0 00000000 		.4byte	0
 4653              		.section	.debug_aranges,"",%progbits
 4654 0000 4C000000 		.4byte	0x4c
 4655 0004 0200     		.2byte	0x2
 4656 0006 00000000 		.4byte	.Ldebug_info0
 4657 000a 04       		.byte	0x4
 4658 000b 00       		.byte	0
 4659 000c 0000     		.2byte	0
 4660 000e 0000     		.2byte	0
 4661 0010 00000000 		.4byte	.LFB660
 4662 0014 54000000 		.4byte	.LFE660-.LFB660
 4663 0018 00000000 		.4byte	.LFB661
 4664 001c 2C000000 		.4byte	.LFE661-.LFB661
 4665 0020 00000000 		.4byte	.LFB662
 4666 0024 1E000000 		.4byte	.LFE662-.LFB662
 4667 0028 00000000 		.4byte	.LFB663
 4668 002c 14000000 		.4byte	.LFE663-.LFB663
 4669 0030 00000000 		.4byte	.LFB664
 4670 0034 7C000000 		.4byte	.LFE664-.LFB664
 4671 0038 00000000 		.4byte	.LFB665
 4672 003c 2C000000 		.4byte	.LFE665-.LFB665
 4673 0040 00000000 		.4byte	.LFB666
 4674 0044 A0000000 		.4byte	.LFE666-.LFB666
 4675 0048 00000000 		.4byte	0
 4676 004c 00000000 		.4byte	0
 4677              		.section	.debug_ranges,"",%progbits
 4678              	.Ldebug_ranges0:
 4679 0000 18000000 		.4byte	.LBB22
 4680 0004 1A000000 		.4byte	.LBE22
 4681 0008 1E000000 		.4byte	.LBB23
 4682 000c 68000000 		.4byte	.LBE23
 4683 0010 00000000 		.4byte	0
 4684 0014 00000000 		.4byte	0
 4685 0018 00000000 		.4byte	.LFB660
 4686 001c 54000000 		.4byte	.LFE660
 4687 0020 00000000 		.4byte	.LFB661
 4688 0024 2C000000 		.4byte	.LFE661
 4689 0028 00000000 		.4byte	.LFB662
 4690 002c 1E000000 		.4byte	.LFE662
 4691 0030 00000000 		.4byte	.LFB663
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 149


 4692 0034 14000000 		.4byte	.LFE663
 4693 0038 00000000 		.4byte	.LFB664
 4694 003c 7C000000 		.4byte	.LFE664
 4695 0040 00000000 		.4byte	.LFB665
 4696 0044 2C000000 		.4byte	.LFE665
 4697 0048 00000000 		.4byte	.LFB666
 4698 004c A0000000 		.4byte	.LFE666
 4699 0050 00000000 		.4byte	0
 4700 0054 00000000 		.4byte	0
 4701              		.section	.debug_line,"",%progbits
 4702              	.Ldebug_line0:
 4703 0000 DE060000 		.section	.debug_str,"MS",%progbits,1
 4703      0200DC05 
 4703      00000201 
 4703      FB0E0D00 
 4703      01010101 
 4704              	.LASF138:
 4705 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4705      696E7465 
 4705      72727570 
 4705      74735F35 
 4705      5F495251 
 4706              	.LASF63:
 4707 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4707      735F696E 
 4707      74657272 
 4707      75707473 
 4707      5F647730 
 4708              	.LASF204:
 4709 0032 52455345 		.ascii	"RESERVED\000"
 4709      52564544 
 4709      00
 4710              	.LASF212:
 4711 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4711      41435449 
 4711      564500
 4712              	.LASF208:
 4713 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4713      5F434155 
 4713      53453000 
 4714              	.LASF209:
 4715 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4715      5F434155 
 4715      53453100 
 4716              	.LASF210:
 4717 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4717      5F434155 
 4717      53453200 
 4718              	.LASF343:
 4719 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4719      625F7363 
 4719      625F7370 
 4719      695F6861 
 4719      6E646C65 
 4720              	.LASF124:
 4721 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4721      6D5F315F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 150


 4721      696E7465 
 4721      72727570 
 4721      74735F31 
 4722              	.LASF381:
 4723 00a3 73746F70 		.ascii	"stopInputMode\000"
 4723      496E7075 
 4723      744D6F64 
 4723      6500
 4724              	.LASF428:
 4725 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4725      745F4F78 
 4725      796D6574 
 4725      657200
 4726              	.LASF449:
 4727 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4727      5F636D34 
 4727      2E6300
 4728              	.LASF414:
 4729 00cb 63795F64 		.ascii	"cy_device\000"
 4729      65766963 
 4729      6500
 4730              	.LASF143:
 4731 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4731      696E7465 
 4731      72727570 
 4731      74735F31 
 4731      305F4952 
 4732              	.LASF345:
 4733 00ec 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4733      74635F73 
 4733      63625F73 
 4733      70695F63 
 4733      6F6E7465 
 4734              	.LASF291:
 4735 0103 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4735      73436D30 
 4735      436C6F63 
 4735      6B43746C 
 4735      4F666673 
 4736              	.LASF68:
 4737 011a 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4737      735F696E 
 4737      74657272 
 4737      75707473 
 4737      5F647730 
 4738              	.LASF324:
 4739 0136 6D617374 		.ascii	"masterStatus\000"
 4739      65725374 
 4739      61747573 
 4739      00
 4740              	.LASF416:
 4741 0143 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4741      494E4B5F 
 4741      5350494D 
 4741      5F636F6E 
 4741      74657874 
 4742              	.LASF55:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 151


 4743 0158 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4743      335F696E 
 4743      74657272 
 4743      7570745F 
 4743      4952516E 
 4744              	.LASF438:
 4745 016d 4755495F 		.ascii	"GUI_SetPenSize\000"
 4745      53657450 
 4745      656E5369 
 4745      7A6500
 4746              	.LASF85:
 4747 017c 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4747      735F696E 
 4747      74657272 
 4747      75707473 
 4747      5F647731 
 4748              	.LASF357:
 4749 0198 74785374 		.ascii	"txStatus\000"
 4749      61747573 
 4749      00
 4750              	.LASF223:
 4751 01a1 70657269 		.ascii	"periBase\000"
 4751      42617365 
 4751      00
 4752              	.LASF314:
 4753 01aa 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4753      74635F73 
 4753      7973696E 
 4753      745F7400 
 4754              	.LASF429:
 4755 01ba 4D41585F 		.ascii	"MAX_ReadFIFO\000"
 4755      52656164 
 4755      4649464F 
 4755      00
 4756              	.LASF222:
 4757 01c7 666C6173 		.ascii	"flashcBase\000"
 4757      68634261 
 4757      736500
 4758              	.LASF91:
 4759 01d2 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4759      735F696E 
 4759      74657272 
 4759      75707473 
 4759      5F647731 
 4760              	.LASF269:
 4761 01ef 64774368 		.ascii	"dwChSize\000"
 4761      53697A65 
 4761      00
 4762              	.LASF434:
 4763 01f8 4755495F 		.ascii	"GUI_SetBkColor\000"
 4763      53657442 
 4763      6B436F6C 
 4763      6F7200
 4764              	.LASF40:
 4765 0207 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4765      735F696E 
 4765      74657272 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 152


 4765      75707473 
 4765      5F697063 
 4766              	.LASF423:
 4767 0223 696D6167 		.ascii	"imageBufferCache\000"
 4767      65427566 
 4767      66657243 
 4767      61636865 
 4767      00
 4768              	.LASF173:
 4769 0234 756E7369 		.ascii	"unsigned int\000"
 4769      676E6564 
 4769      20696E74 
 4769      00
 4770              	.LASF319:
 4771 0241 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4771      625F7363 
 4771      625F6932 
 4771      635F6861 
 4771      6E646C65 
 4772              	.LASF47:
 4773 025f 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4773      735F696E 
 4773      74657272 
 4773      75707473 
 4773      5F697063 
 4774              	.LASF403:
 4775 027c 706F7765 		.ascii	"powerCycle\000"
 4775      72437963 
 4775      6C6500
 4776              	.LASF251:
 4777 0287 736D6966 		.ascii	"smifDeviceNr\000"
 4777      44657669 
 4777      63654E72 
 4777      00
 4778              	.LASF281:
 4779 0294 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4779      44697643 
 4779      6D645061 
 4779      54797065 
 4779      53656C50 
 4780              	.LASF116:
 4781 02ab 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4781      6D5F315F 
 4781      696E7465 
 4781      72727570 
 4781      74735F37 
 4782              	.LASF327:
 4783 02c5 6D617374 		.ascii	"masterBuffer\000"
 4783      65724275 
 4783      66666572 
 4783      00
 4784              	.LASF352:
 4785 02d2 74784275 		.ascii	"txBufIdx\000"
 4785      66496478 
 4785      00
 4786              	.LASF141:
 4787 02db 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 153


 4787      696E7465 
 4787      72727570 
 4787      74735F38 
 4787      5F495251 
 4788              	.LASF380:
 4789 02f1 73746172 		.ascii	"startInput\000"
 4789      74496E70 
 4789      757400
 4790              	.LASF77:
 4791 02fc 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4791      735F696E 
 4791      74657272 
 4791      75707473 
 4791      5F647731 
 4792              	.LASF420:
 4793 0318 424D495F 		.ascii	"BMI_I2C_context\000"
 4793      4932435F 
 4793      636F6E74 
 4793      65787400 
 4794              	.LASF167:
 4795 0328 5F5F696E 		.ascii	"__int32_t\000"
 4795      7433325F 
 4795      7400
 4796              	.LASF34:
 4797 0332 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4797      5F696E74 
 4797      65727275 
 4797      70745F63 
 4797      7462735F 
 4798              	.LASF247:
 4799 034b 73727373 		.ascii	"srssNumClkpath\000"
 4799      4E756D43 
 4799      6C6B7061 
 4799      746800
 4800              	.LASF221:
 4801 035a 63707573 		.ascii	"cpussBase\000"
 4801      73426173 
 4801      6500
 4802              	.LASF337:
 4803 0364 736C6176 		.ascii	"slaveRxBuffer\000"
 4803      65527842 
 4803      75666665 
 4803      7200
 4804              	.LASF238:
 4805 0372 70657269 		.ascii	"periVersion\000"
 4805      56657273 
 4805      696F6E00 
 4806              	.LASF31:
 4807 037e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4807      5F696E74 
 4807      65727275 
 4807      70745F6D 
 4807      63776474 
 4808              	.LASF13:
 4809 039a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4809      5F696E74 
 4809      65727275 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 154


 4809      7074735F 
 4809      6770696F 
 4810              	.LASF341:
 4811 03b6 63624164 		.ascii	"cbAddr\000"
 4811      647200
 4812              	.LASF74:
 4813 03bd 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4813      735F696E 
 4813      74657272 
 4813      75707473 
 4813      5F647730 
 4814              	.LASF316:
 4815 03da 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4815      43425F49 
 4815      32435F41 
 4815      434B00
 4816              	.LASF382:
 4817 03e9 73746F70 		.ascii	"stopInput\000"
 4817      496E7075 
 4817      7400
 4818              	.LASF360:
 4819 03f3 72785269 		.ascii	"rxRingBufSize\000"
 4819      6E674275 
 4819      6653697A 
 4819      6500
 4820              	.LASF26:
 4821 0401 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4821      5F696E74 
 4821      65727275 
 4821      70745F67 
 4821      70696F5F 
 4822              	.LASF150:
 4823 041a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4823      6F73735F 
 4823      696E7465 
 4823      72727570 
 4823      745F6932 
 4824              	.LASF130:
 4825 0435 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4825      6D5F315F 
 4825      696E7465 
 4825      72727570 
 4825      74735F32 
 4826              	.LASF28:
 4827 0450 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4827      6D705F69 
 4827      6E746572 
 4827      72757074 
 4827      5F495251 
 4828              	.LASF277:
 4829 0466 70657269 		.ascii	"periTrGrSize\000"
 4829      54724772 
 4829      53697A65 
 4829      00
 4830              	.LASF108:
 4831 0473 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4831      6D5F305F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 155


 4831      696E7465 
 4831      72727570 
 4831      74735F37 
 4832              	.LASF332:
 4833 048d 736C6176 		.ascii	"slaveRdBufEmpty\000"
 4833      65526442 
 4833      7566456D 
 4833      70747900 
 4834              	.LASF280:
 4835 049d 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4835      44697643 
 4835      6D645061 
 4835      44697653 
 4835      656C506F 
 4836              	.LASF199:
 4837 04b3 494E5452 		.ascii	"INTR_SET\000"
 4837      5F534554 
 4837      00
 4838              	.LASF257:
 4839 04bc 63727970 		.ascii	"cryptoMemSize\000"
 4839      746F4D65 
 4839      6D53697A 
 4839      6500
 4840              	.LASF303:
 4841 04ca 63707573 		.ascii	"cpussRam1Ctl0\000"
 4841      7352616D 
 4841      3143746C 
 4841      3000
 4842              	.LASF392:
 4843 04d8 63795F65 		.ascii	"cy_eink_update_t\000"
 4843      696E6B5F 
 4843      75706461 
 4843      74655F74 
 4843      00
 4844              	.LASF305:
 4845 04e9 69706353 		.ascii	"ipcStructSize\000"
 4845      74727563 
 4845      7453697A 
 4845      6500
 4846              	.LASF317:
 4847 04f7 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4847      43425F49 
 4847      32435F4E 
 4847      414B00
 4848              	.LASF245:
 4849 0506 63707573 		.ascii	"cpussFmIrq\000"
 4849      73466D49 
 4849      727100
 4850              	.LASF103:
 4851 0511 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4851      6D5F305F 
 4851      696E7465 
 4851      72727570 
 4851      74735F32 
 4852              	.LASF320:
 4853 052b 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4853      625F7363 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 156


 4853      625F6932 
 4853      635F6861 
 4853      6E646C65 
 4854              	.LASF371:
 4855 0547 636F6D70 		.ascii	"compare0\000"
 4855      61726530 
 4855      00
 4856              	.LASF372:
 4857 0550 636F6D70 		.ascii	"compare1\000"
 4857      61726531 
 4857      00
 4858              	.LASF448:
 4859 0559 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4859      43313120 
 4859      352E342E 
 4859      31203230 
 4859      31363036 
 4860 058c 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4860      20726576 
 4860      6973696F 
 4860      6E203233 
 4860      37373135 
 4861 05bf 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4861      70202D6D 
 4861      6670753D 
 4861      66707634 
 4861      2D73702D 
 4862 05f2 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4862      6F6E7320 
 4862      2D666661 
 4862      742D6C74 
 4862      6F2D6F62 
 4863              	.LASF147:
 4864 060c 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4864      696E7465 
 4864      72727570 
 4864      74735F31 
 4864      345F4952 
 4865              	.LASF344:
 4866 0623 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4866      74635F73 
 4866      63625F69 
 4866      32635F63 
 4866      6F6E7465 
 4867              	.LASF279:
 4868 063a 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4868      44697643 
 4868      6D645479 
 4868      70655365 
 4868      6C506F73 
 4869              	.LASF296:
 4870 064f 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4870      73547269 
 4870      6D52616D 
 4870      43746C4F 
 4870      66667365 
 4871              	.LASF140:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 157


 4872 0665 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4872      696E7465 
 4872      72727570 
 4872      74735F37 
 4872      5F495251 
 4873              	.LASF201:
 4874 067b 4346475F 		.ascii	"CFG_IN\000"
 4874      494E00
 4875              	.LASF29:
 4876 0682 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4876      385F696E 
 4876      74657272 
 4876      7570745F 
 4876      4952516E 
 4877              	.LASF4:
 4878 0697 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4878      72794D61 
 4878      6E616765 
 4878      6D656E74 
 4878      5F495251 
 4879              	.LASF333:
 4880 06ad 736C6176 		.ascii	"slaveTxBuffer\000"
 4880      65547842 
 4880      75666665 
 4880      7200
 4881              	.LASF126:
 4882 06bb 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4882      6D5F315F 
 4882      696E7465 
 4882      72727570 
 4882      74735F31 
 4883              	.LASF135:
 4884 06d6 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4884      696E7465 
 4884      72727570 
 4884      74735F32 
 4884      5F495251 
 4885              	.LASF335:
 4886 06ec 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4886      65547842 
 4886      75666665 
 4886      72496478 
 4886      00
 4887              	.LASF178:
 4888 06fd 75696E74 		.ascii	"uint32_t\000"
 4888      33325F74 
 4888      00
 4889              	.LASF407:
 4890 0706 57616974 		.ascii	"WaitforSwitchPressAndRelease\000"
 4890      666F7253 
 4890      77697463 
 4890      68507265 
 4890      7373416E 
 4891              	.LASF432:
 4892 0723 43795F45 		.ascii	"Cy_EINK_ShowFrame\000"
 4892      494E4B5F 
 4892      53686F77 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 158


 4892      4672616D 
 4892      6500
 4893              	.LASF370:
 4894 0735 636F6D70 		.ascii	"compareOrCapture\000"
 4894      6172654F 
 4894      72436170 
 4894      74757265 
 4894      00
 4895              	.LASF401:
 4896 0746 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4896      50494F5F 
 4896      436C6561 
 4896      72496E74 
 4896      65727275 
 4897              	.LASF24:
 4898 075d 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4898      5F696E74 
 4898      65727275 
 4898      7074735F 
 4898      6770696F 
 4899              	.LASF217:
 4900 077a 4750494F 		.ascii	"GPIO_V1_Type\000"
 4900      5F56315F 
 4900      54797065 
 4900      00
 4901              	.LASF289:
 4902 0787 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4902      50727443 
 4902      66674F75 
 4902      744F6666 
 4902      73657400 
 4903              	.LASF179:
 4904 079b 49534552 		.ascii	"ISER\000"
 4904      00
 4905              	.LASF196:
 4906 07a0 494E5452 		.ascii	"INTR\000"
 4906      00
 4907              	.LASF172:
 4908 07a5 6C6F6E67 		.ascii	"long long unsigned int\000"
 4908      206C6F6E 
 4908      6720756E 
 4908      7369676E 
 4908      65642069 
 4909              	.LASF194:
 4910 07bc 4F55545F 		.ascii	"OUT_SET\000"
 4910      53455400 
 4911              	.LASF65:
 4912 07c4 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4912      735F696E 
 4912      74657272 
 4912      75707473 
 4912      5F647730 
 4913              	.LASF364:
 4914 07e0 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4914      74635F73 
 4914      63625F75 
 4914      6172745F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 159


 4914      636F6E74 
 4915              	.LASF253:
 4916 07fa 65704D6F 		.ascii	"epMonitorNr\000"
 4916      6E69746F 
 4916      724E7200 
 4917              	.LASF395:
 4918 0806 62617365 		.ascii	"base\000"
 4918      00
 4919              	.LASF182:
 4920 080b 52534552 		.ascii	"RSERVED1\000"
 4920      56454431 
 4920      00
 4921              	.LASF356:
 4922 0814 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4922      74635F73 
 4922      63625F75 
 4922      6172745F 
 4922      636F6E74 
 4923              	.LASF193:
 4924 082c 4F55545F 		.ascii	"OUT_CLR\000"
 4924      434C5200 
 4925              	.LASF378:
 4926 0834 72656C6F 		.ascii	"reloadInput\000"
 4926      6164496E 
 4926      70757400 
 4927              	.LASF175:
 4928 0840 696E7431 		.ascii	"int16_t\000"
 4928      365F7400 
 4929              	.LASF288:
 4930 0848 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4930      50727443 
 4930      6667496E 
 4930      4F666673 
 4930      657400
 4931              	.LASF88:
 4932 085b 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4932      735F696E 
 4932      74657272 
 4932      75707473 
 4932      5F647731 
 4933              	.LASF155:
 4934 0878 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4934      696E7465 
 4934      72727570 
 4934      745F6D65 
 4934      645F4952 
 4935              	.LASF17:
 4936 088f 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4936      5F696E74 
 4936      65727275 
 4936      7074735F 
 4936      6770696F 
 4937              	.LASF260:
 4938 08ab 666C6173 		.ascii	"flashWriteDelay\000"
 4938      68577269 
 4938      74654465 
 4938      6C617900 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 160


 4939              	.LASF442:
 4940 08bb 55415254 		.ascii	"UART_Start\000"
 4940      5F537461 
 4940      727400
 4941              	.LASF285:
 4942 08c6 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4942      44697632 
 4942      345F3543 
 4942      746C4F66 
 4942      66736574 
 4943              	.LASF290:
 4944 08db 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4944      50727443 
 4944      66675369 
 4944      6F4F6666 
 4944      73657400 
 4945              	.LASF398:
 4946 08ef 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4946      50494F5F 
 4946      57726974 
 4946      6500
 4947              	.LASF408:
 4948 08fd 64726177 		.ascii	"drawGraph\000"
 4948      47726170 
 4948      6800
 4949              	.LASF244:
 4950 0907 63707573 		.ascii	"cpussIpc0Irq\000"
 4950      73497063 
 4950      30497271 
 4950      00
 4951              	.LASF32:
 4952 0914 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4952      5F696E74 
 4952      65727275 
 4952      70745F62 
 4952      61636B75 
 4953              	.LASF249:
 4954 092f 73727373 		.ascii	"srssNumHfroot\000"
 4954      4E756D48 
 4954      66726F6F 
 4954      7400
 4955              	.LASF118:
 4956 093d 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4956      6D5F315F 
 4956      696E7465 
 4956      72727570 
 4956      74735F39 
 4957              	.LASF348:
 4958 0957 72784275 		.ascii	"rxBufSize\000"
 4958      6653697A 
 4958      6500
 4959              	.LASF422:
 4960 0961 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 4960      6170686F 
 4960      72654932 
 4960      435F424D 
 4960      4900
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 161


 4961              	.LASF404:
 4962 0973 70456D77 		.ascii	"pEmwinBuffer\000"
 4962      696E4275 
 4962      66666572 
 4962      00
 4963              	.LASF224:
 4964 0980 75646242 		.ascii	"udbBase\000"
 4964      61736500 
 4965              	.LASF334:
 4966 0988 736C6176 		.ascii	"slaveTxBufferSize\000"
 4966      65547842 
 4966      75666665 
 4966      7253697A 
 4966      6500
 4967              	.LASF52:
 4968 099a 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4968      305F696E 
 4968      74657272 
 4968      7570745F 
 4968      4952516E 
 4969              	.LASF113:
 4970 09af 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4970      6D5F315F 
 4970      696E7465 
 4970      72727570 
 4970      74735F34 
 4971              	.LASF293:
 4972 09c9 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4972      73436D34 
 4972      53746174 
 4972      75734F66 
 4972      66736574 
 4973              	.LASF250:
 4974 09de 70657269 		.ascii	"periClockNr\000"
 4974      436C6F63 
 4974      6B4E7200 
 4975              	.LASF379:
 4976 09ea 73746172 		.ascii	"startInputMode\000"
 4976      74496E70 
 4976      75744D6F 
 4976      646500
 4977              	.LASF152:
 4978 09f9 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4978      696C655F 
 4978      696E7465 
 4978      72727570 
 4978      745F4952 
 4979              	.LASF375:
 4980 0a10 63617074 		.ascii	"captureInputMode\000"
 4980      75726549 
 4980      6E707574 
 4980      4D6F6465 
 4980      00
 4981              	.LASF399:
 4982 0a21 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4982      49435F43 
 4982      6C656172 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 162


 4982      50656E64 
 4982      696E6749 
 4983              	.LASF342:
 4984 0a38 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4984      74635F73 
 4984      63625F69 
 4984      32635F63 
 4984      6F6E7465 
 4985              	.LASF22:
 4986 0a51 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4986      5F696E74 
 4986      65727275 
 4986      7074735F 
 4986      6770696F 
 4987              	.LASF121:
 4988 0a6e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4988      6D5F315F 
 4988      696E7465 
 4988      72727570 
 4988      74735F31 
 4989              	.LASF44:
 4990 0a89 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4990      735F696E 
 4990      74657272 
 4990      75707473 
 4990      5F697063 
 4991              	.LASF397:
 4992 0aa5 76616C75 		.ascii	"value\000"
 4992      6500
 4993              	.LASF202:
 4994 0aab 4346475F 		.ascii	"CFG_OUT\000"
 4994      4F555400 
 4995              	.LASF358:
 4996 0ab3 72785374 		.ascii	"rxStatus\000"
 4996      61747573 
 4996      00
 4997              	.LASF347:
 4998 0abc 72784275 		.ascii	"rxBuf\000"
 4998      6600
 4999              	.LASF6:
 5000 0ac2 55736167 		.ascii	"UsageFault_IRQn\000"
 5000      65466175 
 5000      6C745F49 
 5000      52516E00 
 5001              	.LASF132:
 5002 0ad2 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5002      6D5F315F 
 5002      696E7465 
 5002      72727570 
 5002      74735F32 
 5003              	.LASF266:
 5004 0aed 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5004      6843746C 
 5004      4D61696E 
 5004      57733346 
 5004      72657100 
 5005              	.LASF161:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 163


 5006 0b01 4952516E 		.ascii	"IRQn_Type\000"
 5006      5F547970 
 5006      6500
 5007              	.LASF248:
 5008 0b0b 73727373 		.ascii	"srssNumPll\000"
 5008      4E756D50 
 5008      6C6C00
 5009              	.LASF329:
 5010 0b16 6D617374 		.ascii	"masterBufferIdx\000"
 5010      65724275 
 5010      66666572 
 5010      49647800 
 5011              	.LASF144:
 5012 0b26 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 5012      696E7465 
 5012      72727570 
 5012      74735F31 
 5012      315F4952 
 5013              	.LASF38:
 5014 0b3d 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 5014      735F696E 
 5014      74657272 
 5014      75707473 
 5014      5F697063 
 5015              	.LASF455:
 5016 0b59 70757473 		.ascii	"puts\000"
 5016      00
 5017              	.LASF105:
 5018 0b5e 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5018      6D5F305F 
 5018      696E7465 
 5018      72727570 
 5018      74735F34 
 5019              	.LASF259:
 5020 0b78 666C6173 		.ascii	"flashPipeRequired\000"
 5020      68506970 
 5020      65526571 
 5020      75697265 
 5020      6400
 5021              	.LASF340:
 5022 0b8a 63624576 		.ascii	"cbEvents\000"
 5022      656E7473 
 5022      00
 5023              	.LASF430:
 5024 0b93 76546173 		.ascii	"vTaskDelay\000"
 5024      6B44656C 
 5024      617900
 5025              	.LASF315:
 5026 0b9e 5F426F6F 		.ascii	"_Bool\000"
 5026      6C00
 5027              	.LASF242:
 5028 0ba4 63707573 		.ascii	"cpussDwChNr\000"
 5028      73447743 
 5028      684E7200 
 5029              	.LASF321:
 5030 0bb0 75736552 		.ascii	"useRxFifo\000"
 5030      78466966 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 164


 5030      6F00
 5031              	.LASF213:
 5032 0bba 5644445F 		.ascii	"VDD_INTR\000"
 5032      494E5452 
 5032      00
 5033              	.LASF227:
 5034 0bc3 6770696F 		.ascii	"gpioBase\000"
 5034      42617365 
 5034      00
 5035              	.LASF157:
 5036 0bcc 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5036      5F696E74 
 5036      65727275 
 5036      70745F64 
 5036      6163735F 
 5037              	.LASF110:
 5038 0be5 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5038      6D5F315F 
 5038      696E7465 
 5038      72727570 
 5038      74735F31 
 5039              	.LASF137:
 5040 0bff 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5040      696E7465 
 5040      72727570 
 5040      74735F34 
 5040      5F495251 
 5041              	.LASF62:
 5042 0c15 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5042      735F696E 
 5042      74657272 
 5042      75707473 
 5042      5F647730 
 5043              	.LASF437:
 5044 0c31 4755495F 		.ascii	"GUI_DrawLine\000"
 5044      44726177 
 5044      4C696E65 
 5044      00
 5045              	.LASF151:
 5046 0c3e 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5046      6F73735F 
 5046      696E7465 
 5046      72727570 
 5046      745F7064 
 5047              	.LASF71:
 5048 0c59 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5048      735F696E 
 5048      74657272 
 5048      75707473 
 5048      5F647730 
 5049              	.LASF69:
 5050 0c76 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5050      735F696E 
 5050      74657272 
 5050      75707473 
 5050      5F647730 
 5051              	.LASF123:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 165


 5052 0c92 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5052      6D5F315F 
 5052      696E7465 
 5052      72727570 
 5052      74735F31 
 5053              	.LASF20:
 5054 0cad 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5054      5F696E74 
 5054      65727275 
 5054      7074735F 
 5054      6770696F 
 5055              	.LASF298:
 5056 0cc9 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5056      73537973 
 5056      5469636B 
 5056      43746C4F 
 5056      66667365 
 5057              	.LASF254:
 5058 0cdf 75646250 		.ascii	"udbPresent\000"
 5058      72657365 
 5058      6E7400
 5059              	.LASF218:
 5060 0cea 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5060      5F505254 
 5060      5F547970 
 5060      6500
 5061              	.LASF272:
 5062 0cf8 64775374 		.ascii	"dwStatusChIdxPos\000"
 5062      61747573 
 5062      43684964 
 5062      78506F73 
 5062      00
 5063              	.LASF165:
 5064 0d09 5F5F7569 		.ascii	"__uint16_t\000"
 5064      6E743136 
 5064      5F7400
 5065              	.LASF197:
 5066 0d14 494E5452 		.ascii	"INTR_MASK\000"
 5066      5F4D4153 
 5066      4B00
 5067              	.LASF67:
 5068 0d1e 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5068      735F696E 
 5068      74657272 
 5068      75707473 
 5068      5F647730 
 5069              	.LASF15:
 5070 0d3a 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5070      5F696E74 
 5070      65727275 
 5070      7074735F 
 5070      6770696F 
 5071              	.LASF21:
 5072 0d56 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5072      5F696E74 
 5072      65727275 
 5072      7074735F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 166


 5072      6770696F 
 5073              	.LASF330:
 5074 0d73 6D617374 		.ascii	"masterNumBytes\000"
 5074      65724E75 
 5074      6D427974 
 5074      657300
 5075              	.LASF207:
 5076 0d82 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5076      5F505254 
 5076      5F56315F 
 5076      54797065 
 5076      00
 5077              	.LASF33:
 5078 0d93 73727373 		.ascii	"srss_interrupt_IRQn\000"
 5078      5F696E74 
 5078      65727275 
 5078      70745F49 
 5078      52516E00 
 5079              	.LASF243:
 5080 0da7 63707573 		.ascii	"cpussFlashPaSize\000"
 5080      73466C61 
 5080      73685061 
 5080      53697A65 
 5080      00
 5081              	.LASF376:
 5082 0db8 63617074 		.ascii	"captureInput\000"
 5082      75726549 
 5082      6E707574 
 5082      00
 5083              	.LASF84:
 5084 0dc5 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5084      735F696E 
 5084      74657272 
 5084      75707473 
 5084      5F647731 
 5085              	.LASF90:
 5086 0de1 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5086      735F696E 
 5086      74657272 
 5086      75707473 
 5086      5F647731 
 5087              	.LASF309:
 5088 0dfe 63686172 		.ascii	"char\000"
 5088      00
 5089              	.LASF362:
 5090 0e03 72785269 		.ascii	"rxRingBufTail\000"
 5090      6E674275 
 5090      66546169 
 5090      6C00
 5091              	.LASF42:
 5092 0e11 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5092      735F696E 
 5092      74657272 
 5092      75707473 
 5092      5F697063 
 5093              	.LASF158:
 5094 0e2d 756E636F 		.ascii	"unconnected_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 167


 5094      6E6E6563 
 5094      7465645F 
 5094      4952516E 
 5094      00
 5095              	.LASF410:
 5096 0e3e 75706461 		.ascii	"updateParameters\000"
 5096      74655061 
 5096      72616D65 
 5096      74657273 
 5096      00
 5097              	.LASF79:
 5098 0e4f 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5098      735F696E 
 5098      74657272 
 5098      75707473 
 5098      5F647731 
 5099              	.LASF255:
 5100 0e6b 73797350 		.ascii	"sysPmSimoPresent\000"
 5100      6D53696D 
 5100      6F507265 
 5100      73656E74 
 5100      00
 5101              	.LASF328:
 5102 0e7c 6D617374 		.ascii	"masterBufferSize\000"
 5102      65724275 
 5102      66666572 
 5102      53697A65 
 5102      00
 5103              	.LASF384:
 5104 0e8d 636F756E 		.ascii	"countInput\000"
 5104      74496E70 
 5104      757400
 5105              	.LASF156:
 5106 0e98 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5106      696E7465 
 5106      72727570 
 5106      745F6C6F 
 5106      5F495251 
 5107              	.LASF367:
 5108 0eae 636C6F63 		.ascii	"clockPrescaler\000"
 5108      6B507265 
 5108      7363616C 
 5108      657200
 5109              	.LASF46:
 5110 0ebd 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5110      735F696E 
 5110      74657272 
 5110      75707473 
 5110      5F697063 
 5111              	.LASF96:
 5112 0eda 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5112      735F696E 
 5112      74657272 
 5112      7570745F 
 5112      666D5F49 
 5113              	.LASF349:
 5114 0ef2 72784275 		.ascii	"rxBufIdx\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 168


 5114      66496478 
 5114      00
 5115              	.LASF393:
 5116 0efb 51756575 		.ascii	"QueueHandle_t\000"
 5116      6548616E 
 5116      646C655F 
 5116      7400
 5117              	.LASF115:
 5118 0f09 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5118      6D5F315F 
 5118      696E7465 
 5118      72727570 
 5118      74735F36 
 5119              	.LASF142:
 5120 0f23 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5120      696E7465 
 5120      72727570 
 5120      74735F39 
 5120      5F495251 
 5121              	.LASF273:
 5122 0f39 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5122      61747573 
 5122      43684964 
 5122      784D736B 
 5122      00
 5123              	.LASF146:
 5124 0f4a 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5124      696E7465 
 5124      72727570 
 5124      74735F31 
 5124      335F4952 
 5125              	.LASF174:
 5126 0f61 75696E74 		.ascii	"uint8_t\000"
 5126      385F7400 
 5127              	.LASF456:
 5128 0f69 5F5F6275 		.ascii	"__builtin_puts\000"
 5128      696C7469 
 5128      6E5F7075 
 5128      747300
 5129              	.LASF346:
 5130 0f78 73746174 		.ascii	"status\000"
 5130      757300
 5131              	.LASF336:
 5132 0f7f 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5132      65547842 
 5132      75666665 
 5132      72436E74 
 5132      00
 5133              	.LASF278:
 5134 0f90 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5134      44697643 
 5134      6D644469 
 5134      7653656C 
 5134      4D736B00 
 5135              	.LASF211:
 5136 0fa4 494E5452 		.ascii	"INTR_CAUSE3\000"
 5136      5F434155 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 169


 5136      53453300 
 5137              	.LASF30:
 5138 0fb0 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5138      5F696E74 
 5138      65727275 
 5138      70745F6D 
 5138      63776474 
 5139              	.LASF286:
 5140 0fcc 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5140      50727449 
 5140      6E747243 
 5140      66674F66 
 5140      66736574 
 5141              	.LASF284:
 5142 0fe1 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5142      44697631 
 5142      365F3543 
 5142      746C4F66 
 5142      66736574 
 5143              	.LASF400:
 5144 0ff6 4952516E 		.ascii	"IRQn\000"
 5144      00
 5145              	.LASF41:
 5146 0ffb 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5146      735F696E 
 5146      74657272 
 5146      75707473 
 5146      5F697063 
 5147              	.LASF355:
 5148 1017 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5148      625F7363 
 5148      625F7561 
 5148      72745F68 
 5148      616E646C 
 5149              	.LASF70:
 5150 1036 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5150      735F696E 
 5150      74657272 
 5150      75707473 
 5150      5F647730 
 5151              	.LASF417:
 5152 1052 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5152      494E4B5F 
 5152      54696D65 
 5152      725F636F 
 5152      6E666967 
 5153              	.LASF302:
 5154 1067 63707573 		.ascii	"cpussRam0Ctl0\000"
 5154      7352616D 
 5154      3043746C 
 5154      3000
 5155              	.LASF391:
 5156 1075 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 5156      494E4B5F 
 5156      46554C4C 
 5156      5F325354 
 5156      41474500 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 170


 5157              	.LASF171:
 5158 1089 6C6F6E67 		.ascii	"long long int\000"
 5158      206C6F6E 
 5158      6720696E 
 5158      7400
 5159              	.LASF229:
 5160 1097 69706342 		.ascii	"ipcBase\000"
 5160      61736500 
 5161              	.LASF270:
 5162 109f 64774368 		.ascii	"dwChCtlPrioPos\000"
 5162      43746C50 
 5162      72696F50 
 5162      6F7300
 5163              	.LASF230:
 5164 10ae 63727970 		.ascii	"cryptoBase\000"
 5164      746F4261 
 5164      736500
 5165              	.LASF43:
 5166 10b9 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5166      735F696E 
 5166      74657272 
 5166      75707473 
 5166      5F697063 
 5167              	.LASF427:
 5168 10d5 7072696E 		.ascii	"printf\000"
 5168      746600
 5169              	.LASF36:
 5170 10dc 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5170      735F696E 
 5170      74657272 
 5170      75707473 
 5170      5F697063 
 5171              	.LASF443:
 5172 10f8 4755495F 		.ascii	"GUI_Init\000"
 5172      496E6974 
 5172      00
 5173              	.LASF102:
 5174 1101 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5174      6D5F305F 
 5174      696E7465 
 5174      72727570 
 5174      74735F31 
 5175              	.LASF57:
 5176 111b 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5176      355F696E 
 5176      74657272 
 5176      7570745F 
 5176      4952516E 
 5177              	.LASF450:
 5178 1130 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Documents\\Repos_Proj"
 5178      73657273 
 5178      5C4D6174 
 5178      68696575 
 5178      5C4F6E65 
 5179 115e 6574325C 		.ascii	"et2\\WorkspaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 5179      576F726B 
 5179      73706163 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 171


 5179      6550726F 
 5179      6A657432 
 5180              	.LASF322:
 5181 1187 75736554 		.ascii	"useTxFifo\000"
 5181      78466966 
 5181      6F00
 5182              	.LASF51:
 5183 1191 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5183      735F696E 
 5183      74657272 
 5183      75707473 
 5183      5F697063 
 5184              	.LASF164:
 5185 11ae 5F5F696E 		.ascii	"__int16_t\000"
 5185      7431365F 
 5185      7400
 5186              	.LASF439:
 5187 11b8 4755495F 		.ascii	"GUI_DrawRect\000"
 5187      44726177 
 5187      52656374 
 5187      00
 5188              	.LASF226:
 5189 11c5 6873696F 		.ascii	"hsiomBase\000"
 5189      6D426173 
 5189      6500
 5190              	.LASF326:
 5191 11cf 6D617374 		.ascii	"masterRdDir\000"
 5191      65725264 
 5191      44697200 
 5192              	.LASF5:
 5193 11db 42757346 		.ascii	"BusFault_IRQn\000"
 5193      61756C74 
 5193      5F495251 
 5193      6E00
 5194              	.LASF276:
 5195 11e9 70657269 		.ascii	"periTrGrOffset\000"
 5195      54724772 
 5195      4F666673 
 5195      657400
 5196              	.LASF246:
 5197 11f8 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5197      734E6F74 
 5197      436F6E6E 
 5197      65637465 
 5197      64497271 
 5198              	.LASF354:
 5199 120d 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5199      74635F73 
 5199      63625F73 
 5199      70695F63 
 5199      6F6E7465 
 5200              	.LASF361:
 5201 1226 72785269 		.ascii	"rxRingBufHead\000"
 5201      6E674275 
 5201      66486561 
 5201      6400
 5202              	.LASF134:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 172


 5203 1234 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5203      696E7465 
 5203      72727570 
 5203      74735F31 
 5203      5F495251 
 5204              	.LASF377:
 5205 124a 72656C6F 		.ascii	"reloadInputMode\000"
 5205      6164496E 
 5205      7075744D 
 5205      6F646500 
 5206              	.LASF9:
 5207 125a 50656E64 		.ascii	"PendSV_IRQn\000"
 5207      53565F49 
 5207      52516E00 
 5208              	.LASF154:
 5209 1266 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5209      696E7465 
 5209      72727570 
 5209      745F6869 
 5209      5F495251 
 5210              	.LASF53:
 5211 127c 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5211      315F696E 
 5211      74657272 
 5211      7570745F 
 5211      4952516E 
 5212              	.LASF120:
 5213 1291 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5213      6D5F315F 
 5213      696E7465 
 5213      72727570 
 5213      74735F31 
 5214              	.LASF351:
 5215 12ac 74784275 		.ascii	"txBufSize\000"
 5215      6653697A 
 5215      6500
 5216              	.LASF240:
 5217 12b6 63707573 		.ascii	"cpussIpcNr\000"
 5217      73497063 
 5217      4E7200
 5218              	.LASF159:
 5219 12c1 73686F72 		.ascii	"short int\000"
 5219      7420696E 
 5219      7400
 5220              	.LASF97:
 5221 12cb 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5221      735F696E 
 5221      74657272 
 5221      75707473 
 5221      5F636D30 
 5222              	.LASF436:
 5223 12eb 53746174 		.ascii	"Status_SW2_Read\000"
 5223      75735F53 
 5223      57325F52 
 5223      65616400 
 5224              	.LASF86:
 5225 12fb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 173


 5225      735F696E 
 5225      74657272 
 5225      75707473 
 5225      5F647731 
 5226              	.LASF252:
 5227 1317 70617373 		.ascii	"passSarChannels\000"
 5227      53617243 
 5227      68616E6E 
 5227      656C7300 
 5228              	.LASF339:
 5229 1327 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5229      65527842 
 5229      75666665 
 5229      72496478 
 5229      00
 5230              	.LASF64:
 5231 1338 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5231      735F696E 
 5231      74657272 
 5231      75707473 
 5231      5F647730 
 5232              	.LASF304:
 5233 1354 63707573 		.ascii	"cpussRam2Ctl0\000"
 5233      7352616D 
 5233      3243746C 
 5233      3000
 5234              	.LASF386:
 5235 1362 70765F65 		.ascii	"pv_eink_frame_data_t\000"
 5235      696E6B5F 
 5235      6672616D 
 5235      655F6461 
 5235      74615F74 
 5236              	.LASF325:
 5237 1377 6D617374 		.ascii	"masterPause\000"
 5237      65725061 
 5237      75736500 
 5238              	.LASF389:
 5239 1383 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5239      494E4B5F 
 5239      50415254 
 5239      49414C00 
 5240              	.LASF185:
 5241 1393 49435052 		.ascii	"ICPR\000"
 5241      00
 5242              	.LASF73:
 5243 1398 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5243      735F696E 
 5243      74657272 
 5243      75707473 
 5243      5F647730 
 5244              	.LASF49:
 5245 13b5 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 5245      735F696E 
 5245      74657272 
 5245      75707473 
 5245      5F697063 
 5246              	.LASF81:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 174


 5247 13d2 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5247      735F696E 
 5247      74657272 
 5247      75707473 
 5247      5F647731 
 5248              	.LASF87:
 5249 13ee 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5249      735F696E 
 5249      74657272 
 5249      75707473 
 5249      5F647731 
 5250              	.LASF107:
 5251 140b 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5251      6D5F305F 
 5251      696E7465 
 5251      72727570 
 5251      74735F36 
 5252              	.LASF350:
 5253 1425 74784275 		.ascii	"txBuf\000"
 5253      6600
 5254              	.LASF215:
 5255 142b 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 5255      494E5452 
 5255      5F4D4153 
 5255      4B454400 
 5256              	.LASF261:
 5257 143b 666C6173 		.ascii	"flashProgramDelay\000"
 5257      6850726F 
 5257      6772616D 
 5257      44656C61 
 5257      7900
 5258              	.LASF283:
 5259 144d 70657269 		.ascii	"periDiv16CtlOffset\000"
 5259      44697631 
 5259      3643746C 
 5259      4F666673 
 5259      657400
 5260              	.LASF338:
 5261 1460 736C6176 		.ascii	"slaveRxBufferSize\000"
 5261      65527842 
 5261      75666665 
 5261      7253697A 
 5261      6500
 5262              	.LASF426:
 5263 1472 64617461 		.ascii	"data\000"
 5263      00
 5264              	.LASF117:
 5265 1477 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5265      6D5F315F 
 5265      696E7465 
 5265      72727570 
 5265      74735F38 
 5266              	.LASF166:
 5267 1491 73686F72 		.ascii	"short unsigned int\000"
 5267      7420756E 
 5267      7369676E 
 5267      65642069 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 175


 5267      6E7400
 5268              	.LASF359:
 5269 14a4 72785269 		.ascii	"rxRingBuf\000"
 5269      6E674275 
 5269      6600
 5270              	.LASF220:
 5271 14ae 6C6F6E67 		.ascii	"long double\000"
 5271      20646F75 
 5271      626C6500 
 5272              	.LASF76:
 5273 14ba 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5273      735F696E 
 5273      74657272 
 5273      75707473 
 5273      5F647730 
 5274              	.LASF440:
 5275 14d7 73707269 		.ascii	"sprintf\000"
 5275      6E746600 
 5276              	.LASF176:
 5277 14df 75696E74 		.ascii	"uint16_t\000"
 5277      31365F74 
 5277      00
 5278              	.LASF225:
 5279 14e8 70726F74 		.ascii	"protBase\000"
 5279      42617365 
 5279      00
 5280              	.LASF216:
 5281 14f1 5644445F 		.ascii	"VDD_INTR_SET\000"
 5281      494E5452 
 5281      5F534554 
 5281      00
 5282              	.LASF368:
 5283 14fe 72756E4D 		.ascii	"runMode\000"
 5283      6F646500 
 5284              	.LASF275:
 5285 1506 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5285      5472436D 
 5285      64477253 
 5285      656C4D73 
 5285      6B00
 5286              	.LASF100:
 5287 1518 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5287      735F696E 
 5287      74657272 
 5287      75707473 
 5287      5F636D34 
 5288              	.LASF37:
 5289 1538 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5289      735F696E 
 5289      74657272 
 5289      75707473 
 5289      5F697063 
 5290              	.LASF112:
 5291 1554 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5291      6D5F315F 
 5291      696E7465 
 5291      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 176


 5291      74735F33 
 5292              	.LASF139:
 5293 156e 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5293      696E7465 
 5293      72727570 
 5293      74735F36 
 5293      5F495251 
 5294              	.LASF190:
 5295 1584 53544952 		.ascii	"STIR\000"
 5295      00
 5296              	.LASF433:
 5297 1589 4755495F 		.ascii	"GUI_SetColor\000"
 5297      53657443 
 5297      6F6C6F72 
 5297      00
 5298              	.LASF425:
 5299 1596 5245445F 		.ascii	"RED_data\000"
 5299      64617461 
 5299      00
 5300              	.LASF385:
 5301 159f 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5301      74635F74 
 5301      6370776D 
 5301      5F636F75 
 5301      6E746572 
 5302              	.LASF233:
 5303 15bd 64775665 		.ascii	"dwVersion\000"
 5303      7273696F 
 5303      6E00
 5304              	.LASF125:
 5305 15c7 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5305      6D5F315F 
 5305      696E7465 
 5305      72727570 
 5305      74735F31 
 5306              	.LASF274:
 5307 15e2 70657269 		.ascii	"periTrCmdOffset\000"
 5307      5472436D 
 5307      644F6666 
 5307      73657400 
 5308              	.LASF148:
 5309 15f2 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5309      696E7465 
 5309      72727570 
 5309      74735F31 
 5309      355F4952 
 5310              	.LASF191:
 5311 1609 73697A65 		.ascii	"sizetype\000"
 5311      74797065 
 5311      00
 5312              	.LASF444:
 5313 1612 43795F45 		.ascii	"Cy_EINK_Start\000"
 5313      494E4B5F 
 5313      53746172 
 5313      7400
 5314              	.LASF300:
 5315 1620 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 177


 5315      73436D34 
 5315      4E6D6943 
 5315      746C4F66 
 5315      66736574 
 5316              	.LASF180:
 5317 1635 52455345 		.ascii	"RESERVED0\000"
 5317      52564544 
 5317      3000
 5318              	.LASF282:
 5319 163f 70657269 		.ascii	"periDiv8CtlOffset\000"
 5319      44697638 
 5319      43746C4F 
 5319      66667365 
 5319      7400
 5320              	.LASF184:
 5321 1651 52455345 		.ascii	"RESERVED2\000"
 5321      52564544 
 5321      3200
 5322              	.LASF186:
 5323 165b 52455345 		.ascii	"RESERVED3\000"
 5323      52564544 
 5323      3300
 5324              	.LASF188:
 5325 1665 52455345 		.ascii	"RESERVED4\000"
 5325      52564544 
 5325      3400
 5326              	.LASF189:
 5327 166f 52455345 		.ascii	"RESERVED5\000"
 5327      52564544 
 5327      3500
 5328              	.LASF23:
 5329 1679 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5329      5F696E74 
 5329      65727275 
 5329      7074735F 
 5329      6770696F 
 5330              	.LASF35:
 5331 1696 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5331      735F696E 
 5331      74657272 
 5331      7570745F 
 5331      4952516E 
 5332              	.LASF374:
 5333 16ab 696E7465 		.ascii	"interruptSources\000"
 5333      72727570 
 5333      74536F75 
 5333      72636573 
 5333      00
 5334              	.LASF373:
 5335 16bc 656E6162 		.ascii	"enableCompareSwap\000"
 5335      6C65436F 
 5335      6D706172 
 5335      65537761 
 5335      7000
 5336              	.LASF232:
 5337 16ce 63727970 		.ascii	"cryptoVersion\000"
 5337      746F5665 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 178


 5337      7273696F 
 5337      6E00
 5338              	.LASF168:
 5339 16dc 6C6F6E67 		.ascii	"long int\000"
 5339      20696E74 
 5339      00
 5340              	.LASF92:
 5341 16e5 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5341      735F696E 
 5341      74657272 
 5341      75707473 
 5341      5F647731 
 5342              	.LASF231:
 5343 1702 63707573 		.ascii	"cpussVersion\000"
 5343      73566572 
 5343      73696F6E 
 5343      00
 5344              	.LASF413:
 5345 170f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5345      52784275 
 5345      66666572 
 5345      00
 5346              	.LASF383:
 5347 171c 636F756E 		.ascii	"countInputMode\000"
 5347      74496E70 
 5347      75744D6F 
 5347      646500
 5348              	.LASF235:
 5349 172b 6770696F 		.ascii	"gpioVersion\000"
 5349      56657273 
 5349      696F6E00 
 5350              	.LASF2:
 5351 1737 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5351      61736B61 
 5351      626C6549 
 5351      6E745F49 
 5351      52516E00 
 5352              	.LASF394:
 5353 174b 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5353      70686F72 
 5353      6548616E 
 5353      646C655F 
 5353      7400
 5354              	.LASF445:
 5355 175d 43795F45 		.ascii	"Cy_EINK_Power\000"
 5355      494E4B5F 
 5355      506F7765 
 5355      7200
 5356              	.LASF234:
 5357 176b 666C6173 		.ascii	"flashcVersion\000"
 5357      68635665 
 5357      7273696F 
 5357      6E00
 5358              	.LASF256:
 5359 1779 70726F74 		.ascii	"protBusMasterMask\000"
 5359      4275734D 
 5359      61737465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 179


 5359      724D6173 
 5359      6B00
 5360              	.LASF452:
 5361 178b 5461736B 		.ascii	"Task_principal\000"
 5361      5F707269 
 5361      6E636970 
 5361      616C00
 5362              	.LASF369:
 5363 179a 636F756E 		.ascii	"countDirection\000"
 5363      74446972 
 5363      65637469 
 5363      6F6E00
 5364              	.LASF153:
 5365 17a9 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5365      5F696E74 
 5365      65727275 
 5365      70745F49 
 5365      52516E00 
 5366              	.LASF363:
 5367 17bd 74784C65 		.ascii	"txLeftToTransmit\000"
 5367      6674546F 
 5367      5472616E 
 5367      736D6974 
 5367      00
 5368              	.LASF405:
 5369 17ce 55706461 		.ascii	"UpdateDisplay\000"
 5369      74654469 
 5369      73706C61 
 5369      7900
 5370              	.LASF200:
 5371 17dc 494E5452 		.ascii	"INTR_CFG\000"
 5371      5F434647 
 5371      00
 5372              	.LASF48:
 5373 17e5 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5373      735F696E 
 5373      74657272 
 5373      75707473 
 5373      5F697063 
 5374              	.LASF25:
 5375 1802 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5375      5F696E74 
 5375      65727275 
 5375      7074735F 
 5375      6770696F 
 5376              	.LASF56:
 5377 181f 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5377      345F696E 
 5377      74657272 
 5377      7570745F 
 5377      4952516E 
 5378              	.LASF205:
 5379 1834 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5379      494E5F47 
 5379      50494F35 
 5379      5600
 5380              	.LASF16:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 180


 5381 1842 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5381      5F696E74 
 5381      65727275 
 5381      7074735F 
 5381      6770696F 
 5382              	.LASF89:
 5383 185e 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5383      735F696E 
 5383      74657272 
 5383      75707473 
 5383      5F647731 
 5384              	.LASF19:
 5385 187b 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5385      5F696E74 
 5385      65727275 
 5385      7074735F 
 5385      6770696F 
 5386              	.LASF195:
 5387 1897 4F55545F 		.ascii	"OUT_INV\000"
 5387      494E5600 
 5388              	.LASF295:
 5389 189f 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5389      73436D34 
 5389      50777243 
 5389      746C4F66 
 5389      66736574 
 5390              	.LASF162:
 5391 18b4 5F5F7569 		.ascii	"__uint8_t\000"
 5391      6E74385F 
 5391      7400
 5392              	.LASF402:
 5393 18be 75706461 		.ascii	"updateMethod\000"
 5393      74654D65 
 5393      74686F64 
 5393      00
 5394              	.LASF54:
 5395 18cb 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5395      325F696E 
 5395      74657272 
 5395      7570745F 
 5395      4952516E 
 5396              	.LASF192:
 5397 18e0 4E564943 		.ascii	"NVIC_Type\000"
 5397      5F547970 
 5397      6500
 5398              	.LASF14:
 5399 18ea 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5399      5F696E74 
 5399      65727275 
 5399      7074735F 
 5399      6770696F 
 5400              	.LASF75:
 5401 1906 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5401      735F696E 
 5401      74657272 
 5401      75707473 
 5401      5F647730 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 181


 5402              	.LASF424:
 5403 1923 49525F64 		.ascii	"IR_data\000"
 5403      61746100 
 5404              	.LASF415:
 5405 192b 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5405      6E745F41 
 5405      6E794D6F 
 5405      74696F6E 
 5405      494E545F 
 5406              	.LASF299:
 5407 1943 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5407      73436D30 
 5407      4E6D6943 
 5407      746C4F66 
 5407      66736574 
 5408              	.LASF239:
 5409 1958 70726F74 		.ascii	"protVersion\000"
 5409      56657273 
 5409      696F6E00 
 5410              	.LASF292:
 5411 1964 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5411      73436D34 
 5411      436C6F63 
 5411      6B43746C 
 5411      4F666673 
 5412              	.LASF131:
 5413 197b 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5413      6D5F315F 
 5413      696E7465 
 5413      72727570 
 5413      74735F32 
 5414              	.LASF198:
 5415 1996 494E5452 		.ascii	"INTR_MASKED\000"
 5415      5F4D4153 
 5415      4B454400 
 5416              	.LASF390:
 5417 19a2 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5417      494E4B5F 
 5417      46554C4C 
 5417      5F345354 
 5417      41474500 
 5418              	.LASF61:
 5419 19b6 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5419      735F696E 
 5419      74657272 
 5419      75707473 
 5419      5F647730 
 5420              	.LASF297:
 5421 19d2 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5421      73547269 
 5421      6D526F6D 
 5421      43746C4F 
 5421      66667365 
 5422              	.LASF313:
 5423 19e8 696E7472 		.ascii	"intrPriority\000"
 5423      5072696F 
 5423      72697479 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 182


 5423      00
 5424              	.LASF145:
 5425 19f5 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5425      696E7465 
 5425      72727570 
 5425      74735F31 
 5425      325F4952 
 5426              	.LASF10:
 5427 1a0c 53797354 		.ascii	"SysTick_IRQn\000"
 5427      69636B5F 
 5427      4952516E 
 5427      00
 5428              	.LASF236:
 5429 1a19 6873696F 		.ascii	"hsiomVersion\000"
 5429      6D566572 
 5429      73696F6E 
 5429      00
 5430              	.LASF78:
 5431 1a26 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5431      735F696E 
 5431      74657272 
 5431      75707473 
 5431      5F647731 
 5432              	.LASF170:
 5433 1a42 6C6F6E67 		.ascii	"long unsigned int\000"
 5433      20756E73 
 5433      69676E65 
 5433      6420696E 
 5433      7400
 5434              	.LASF104:
 5435 1a54 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5435      6D5F305F 
 5435      696E7465 
 5435      72727570 
 5435      74735F33 
 5436              	.LASF301:
 5437 1a6e 63707573 		.ascii	"cpussRomCtl\000"
 5437      73526F6D 
 5437      43746C00 
 5438              	.LASF0:
 5439 1a7a 666C6F61 		.ascii	"float\000"
 5439      7400
 5440              	.LASF58:
 5441 1a80 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5441      365F696E 
 5441      74657272 
 5441      7570745F 
 5441      4952516E 
 5442              	.LASF177:
 5443 1a95 696E7433 		.ascii	"int32_t\000"
 5443      325F7400 
 5444              	.LASF264:
 5445 1a9d 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5445      6843746C 
 5445      4D61696E 
 5445      57733146 
 5445      72657100 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 183


 5446              	.LASF114:
 5447 1ab1 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5447      6D5F315F 
 5447      696E7465 
 5447      72727570 
 5447      74735F35 
 5448              	.LASF447:
 5449 1acb 76546173 		.ascii	"vTaskStartScheduler\000"
 5449      6B537461 
 5449      72745363 
 5449      68656475 
 5449      6C657200 
 5450              	.LASF294:
 5451 1adf 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5451      73436D30 
 5451      53746174 
 5451      75734F66 
 5451      66736574 
 5452              	.LASF127:
 5453 1af4 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5453      6D5F315F 
 5453      696E7465 
 5453      72727570 
 5453      74735F31 
 5454              	.LASF8:
 5455 1b0f 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5455      674D6F6E 
 5455      69746F72 
 5455      5F495251 
 5455      6E00
 5456              	.LASF18:
 5457 1b21 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5457      5F696E74 
 5457      65727275 
 5457      7074735F 
 5457      6770696F 
 5458              	.LASF128:
 5459 1b3d 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5459      6D5F315F 
 5459      696E7465 
 5459      72727570 
 5459      74735F31 
 5460              	.LASF109:
 5461 1b58 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5461      6D5F315F 
 5461      696E7465 
 5461      72727570 
 5461      74735F30 
 5462              	.LASF136:
 5463 1b72 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5463      696E7465 
 5463      72727570 
 5463      74735F33 
 5463      5F495251 
 5464              	.LASF163:
 5465 1b88 756E7369 		.ascii	"unsigned char\000"
 5465      676E6564 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 184


 5465      20636861 
 5465      7200
 5466              	.LASF169:
 5467 1b96 5F5F7569 		.ascii	"__uint32_t\000"
 5467      6E743332 
 5467      5F7400
 5468              	.LASF409:
 5469 1ba1 76656374 		.ascii	"vector150elements\000"
 5469      6F723135 
 5469      30656C65 
 5469      6D656E74 
 5469      7300
 5470              	.LASF219:
 5471 1bb3 4750494F 		.ascii	"GPIO_Type\000"
 5471      5F547970 
 5471      6500
 5472              	.LASF306:
 5473 1bbd 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5473      6F636B53 
 5473      74617475 
 5473      734F6666 
 5473      73657400 
 5474              	.LASF122:
 5475 1bd1 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5475      6D5F315F 
 5475      696E7465 
 5475      72727570 
 5475      74735F31 
 5476              	.LASF7:
 5477 1bec 53564361 		.ascii	"SVCall_IRQn\000"
 5477      6C6C5F49 
 5477      52516E00 
 5478              	.LASF12:
 5479 1bf8 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5479      5F696E74 
 5479      65727275 
 5479      7074735F 
 5479      6770696F 
 5480              	.LASF421:
 5481 1c14 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5481      6170686F 
 5481      72654932 
 5481      435F4D41 
 5481      5800
 5482              	.LASF93:
 5483 1c26 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5483      735F696E 
 5483      74657272 
 5483      75707473 
 5483      5F666175 
 5484              	.LASF318:
 5485 1c44 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5485      6E5F7363 
 5485      625F6932 
 5485      635F636F 
 5485      6D6D616E 
 5486              	.LASF262:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 185


 5487 1c5c 666C6173 		.ascii	"flashEraseDelay\000"
 5487      68457261 
 5487      73654465 
 5487      6C617900 
 5488              	.LASF66:
 5489 1c6c 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5489      735F696E 
 5489      74657272 
 5489      75707473 
 5489      5F647730 
 5490              	.LASF263:
 5491 1c88 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5491      6843746C 
 5491      4D61696E 
 5491      57733046 
 5491      72657100 
 5492              	.LASF181:
 5493 1c9c 49434552 		.ascii	"ICER\000"
 5493      00
 5494              	.LASF323:
 5495 1ca1 73746174 		.ascii	"state\000"
 5495      6500
 5496              	.LASF133:
 5497 1ca7 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5497      696E7465 
 5497      72727570 
 5497      74735F30 
 5497      5F495251 
 5498              	.LASF446:
 5499 1cbd 78546173 		.ascii	"xTaskCreate\000"
 5499      6B437265 
 5499      61746500 
 5500              	.LASF187:
 5501 1cc9 49414252 		.ascii	"IABR\000"
 5501      00
 5502              	.LASF441:
 5503 1cce 4755495F 		.ascii	"GUI_DispStringHCenterAt\000"
 5503      44697370 
 5503      53747269 
 5503      6E674843 
 5503      656E7465 
 5504              	.LASF27:
 5505 1ce6 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5505      5F696E74 
 5505      65727275 
 5505      70745F76 
 5505      64645F49 
 5506              	.LASF50:
 5507 1cfe 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5507      735F696E 
 5507      74657272 
 5507      75707473 
 5507      5F697063 
 5508              	.LASF1:
 5509 1d1b 52657365 		.ascii	"Reset_IRQn\000"
 5509      745F4952 
 5509      516E00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 186


 5510              	.LASF308:
 5511 1d26 63686172 		.ascii	"char_t\000"
 5511      5F7400
 5512              	.LASF258:
 5513 1d2d 666C6173 		.ascii	"flashRwwRequired\000"
 5513      68527777 
 5513      52657175 
 5513      69726564 
 5513      00
 5514              	.LASF287:
 5515 1d3e 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5515      50727443 
 5515      66674F66 
 5515      66736574 
 5515      00
 5516              	.LASF129:
 5517 1d4f 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5517      6D5F315F 
 5517      696E7465 
 5517      72727570 
 5517      74735F32 
 5518              	.LASF396:
 5519 1d6a 70696E4E 		.ascii	"pinNum\000"
 5519      756D00
 5520              	.LASF82:
 5521 1d71 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5521      735F696E 
 5521      74657272 
 5521      75707473 
 5521      5F647731 
 5522              	.LASF418:
 5523 1d8d 55415254 		.ascii	"UART_context\000"
 5523      5F636F6E 
 5523      74657874 
 5523      00
 5524              	.LASF214:
 5525 1d9a 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5525      494E5452 
 5525      5F4D4153 
 5525      4B00
 5526              	.LASF3:
 5527 1da8 48617264 		.ascii	"HardFault_IRQn\000"
 5527      4661756C 
 5527      745F4952 
 5527      516E00
 5528              	.LASF160:
 5529 1db7 7369676E 		.ascii	"signed char\000"
 5529      65642063 
 5529      68617200 
 5530              	.LASF366:
 5531 1dc3 70657269 		.ascii	"period\000"
 5531      6F6400
 5532              	.LASF149:
 5533 1dca 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5533      5F696E74 
 5533      65727275 
 5533      70745F73 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 187


 5533      61725F49 
 5534              	.LASF268:
 5535 1de2 64774368 		.ascii	"dwChOffset\000"
 5535      4F666673 
 5535      657400
 5536              	.LASF241:
 5537 1ded 63707573 		.ascii	"cpussIpcIrqNr\000"
 5537      73497063 
 5537      4972714E 
 5537      7200
 5538              	.LASF365:
 5539 1dfb 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5539      74635F74 
 5539      6370776D 
 5539      5F636F75 
 5539      6E746572 
 5540              	.LASF271:
 5541 1e17 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5541      43746C50 
 5541      7265656D 
 5541      70746162 
 5541      6C65506F 
 5542              	.LASF454:
 5543 1e2d 6D656D63 		.ascii	"memcpy\000"
 5543      707900
 5544              	.LASF453:
 5545 1e34 6D61696E 		.ascii	"main\000"
 5545      00
 5546              	.LASF119:
 5547 1e39 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5547      6D5F315F 
 5547      696E7465 
 5547      72727570 
 5547      74735F31 
 5548              	.LASF307:
 5549 1e54 63795F73 		.ascii	"cy_stc_device_t\000"
 5549      74635F64 
 5549      65766963 
 5549      655F7400 
 5550              	.LASF388:
 5551 1e64 63795F65 		.ascii	"cy_eink_frame_t\000"
 5551      696E6B5F 
 5551      6672616D 
 5551      655F7400 
 5552              	.LASF45:
 5553 1e74 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5553      735F696E 
 5553      74657272 
 5553      75707473 
 5553      5F697063 
 5554              	.LASF451:
 5555 1e90 5F5F656E 		.ascii	"__enable_irq\000"
 5555      61626C65 
 5555      5F697271 
 5555      00
 5556              	.LASF183:
 5557 1e9d 49535052 		.ascii	"ISPR\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 188


 5557      00
 5558              	.LASF60:
 5559 1ea2 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5559      696E7465 
 5559      72727570 
 5559      745F4952 
 5559      516E00
 5560              	.LASF353:
 5561 1eb5 696E6974 		.ascii	"initKey\000"
 5561      4B657900 
 5562              	.LASF94:
 5563 1ebd 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5563      735F696E 
 5563      74657272 
 5563      75707473 
 5563      5F666175 
 5564              	.LASF387:
 5565 1edb 75696E74 		.ascii	"uint\000"
 5565      00
 5566              	.LASF311:
 5567 1ee0 75696E74 		.ascii	"uint8\000"
 5567      3800
 5568              	.LASF310:
 5569 1ee6 646F7562 		.ascii	"double\000"
 5569      6C6500
 5570              	.LASF228:
 5571 1eed 70617373 		.ascii	"passBase\000"
 5571      42617365 
 5571      00
 5572              	.LASF265:
 5573 1ef6 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5573      6843746C 
 5573      4D61696E 
 5573      57733246 
 5573      72657100 
 5574              	.LASF11:
 5575 1f0a 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5575      5F696E74 
 5575      65727275 
 5575      7074735F 
 5575      6770696F 
 5576              	.LASF206:
 5577 1f26 52455345 		.ascii	"RESERVED1\000"
 5577      52564544 
 5577      3100
 5578              	.LASF72:
 5579 1f30 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5579      735F696E 
 5579      74657272 
 5579      75707473 
 5579      5F647730 
 5580              	.LASF411:
 5581 1f4d 70617261 		.ascii	"param1\000"
 5581      6D3100
 5582              	.LASF412:
 5583 1f54 70617261 		.ascii	"param2\000"
 5583      6D3200
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 189


 5584              	.LASF203:
 5585 1f5b 4346475F 		.ascii	"CFG_SIO\000"
 5585      53494F00 
 5586              	.LASF267:
 5587 1f63 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5587      6843746C 
 5587      4D61696E 
 5587      57733446 
 5587      72657100 
 5588              	.LASF80:
 5589 1f77 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5589      735F696E 
 5589      74657272 
 5589      75707473 
 5589      5F647731 
 5590              	.LASF106:
 5591 1f93 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5591      6D5F305F 
 5591      696E7465 
 5591      72727570 
 5591      74735F35 
 5592              	.LASF406:
 5593 1fad 436C6561 		.ascii	"ClearScreen\000"
 5593      72536372 
 5593      65656E00 
 5594              	.LASF419:
 5595 1fb9 4D41585F 		.ascii	"MAX_I2C_context\000"
 5595      4932435F 
 5595      636F6E74 
 5595      65787400 
 5596              	.LASF95:
 5597 1fc9 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5597      735F696E 
 5597      74657272 
 5597      7570745F 
 5597      63727970 
 5598              	.LASF98:
 5599 1fe5 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5599      735F696E 
 5599      74657272 
 5599      75707473 
 5599      5F636D30 
 5600              	.LASF101:
 5601 2005 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5601      6D5F305F 
 5601      696E7465 
 5601      72727570 
 5601      74735F30 
 5602              	.LASF83:
 5603 201f 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5603      735F696E 
 5603      74657272 
 5603      75707473 
 5603      5F647731 
 5604              	.LASF237:
 5605 203b 69706356 		.ascii	"ipcVersion\000"
 5605      65727369 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccsR4RLx.s 			page 190


 5605      6F6E00
 5606              	.LASF39:
 5607 2046 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5607      735F696E 
 5607      74657272 
 5607      75707473 
 5607      5F697063 
 5608              	.LASF431:
 5609 2062 4C43445F 		.ascii	"LCD_GetDisplayBuffer\000"
 5609      47657444 
 5609      6973706C 
 5609      61794275 
 5609      66666572 
 5610              	.LASF59:
 5611 2077 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5611      375F696E 
 5611      74657272 
 5611      7570745F 
 5611      4952516E 
 5612              	.LASF312:
 5613 208c 696E7472 		.ascii	"intrSrc\000"
 5613      53726300 
 5614              	.LASF331:
 5615 2094 736C6176 		.ascii	"slaveStatus\000"
 5615      65537461 
 5615      74757300 
 5616              	.LASF99:
 5617 20a0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5617      735F696E 
 5617      74657272 
 5617      75707473 
 5617      5F636D34 
 5618              	.LASF435:
 5619 20c0 4755495F 		.ascii	"GUI_Clear\000"
 5619      436C6561 
 5619      7200
 5620              	.LASF111:
 5621 20ca 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5621      6D5F315F 
 5621      696E7465 
 5621      72727570 
 5621      74735F32 
 5622              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
