<profile>

<section name = "Vitis HLS Report for 'compute_attn_matmul_v'" level="0">
<item name = "Date">Wed Jul 31 17:05:54 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102188, 102188, 1.022 ms, 1.022 ms, 102180, 102180, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="read_k_v_6_U0">read_k_v_6, 102178, 102178, 1.022 ms, 1.022 ms, 102178, 102178, no</column>
<column name="read_attn_U0">read_attn, 17038, 17038, 0.170 ms, 0.170 ms, 17038, 17038, no</column>
<column name="read_attn_softmax_info_U0">read_attn_softmax_info, 140, 140, 1.400 us, 1.400 us, 140, 140, no</column>
<column name="prepare_attn_U0">prepare_attn, 17030, 17030, 0.170 ms, 0.170 ms, 17030, 17030, no</column>
<column name="compute_attn_matmul_v_7_U0">compute_attn_matmul_v_7, 102179, 102179, 1.022 ms, 1.022 ms, 102179, 102179, no</column>
<column name="entry_proc25_U0">entry_proc25, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="write_attn_matmul_v_U0">write_attn_matmul_v, 3107, 3107, 31.070 us, 31.070 us, 3107, 3107, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, 594, 401, -</column>
<column name="Instance">92, 384, 15499, 17180, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">31, 30, 6, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="compute_attn_matmul_v_7_U0">compute_attn_matmul_v_7, 92, 384, 13311, 13990, 0</column>
<column name="entry_proc25_U0">entry_proc25, 0, 0, 3, 29, 0</column>
<column name="prepare_attn_U0">prepare_attn, 0, 0, 547, 747, 0</column>
<column name="read_attn_U0">read_attn, 0, 0, 512, 1483, 0</column>
<column name="read_attn_softmax_info_U0">read_attn_softmax_info, 0, 0, 340, 301, 0</column>
<column name="read_k_v_6_U0">read_k_v_6, 0, 0, 442, 290, 0</column>
<column name="write_attn_matmul_v_U0">write_attn_matmul_v, 0, 0, 344, 340, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="attn_matmul_v_c_U">0, 99, 0, -, 5, 64, 320</column>
<column name="attn_matmul_v_stream_U">0, 99, 0, -, 2, 256, 512</column>
<column name="attn_softmax_info_stream_U">0, 99, 0, -, 2, 256, 512</column>
<column name="attn_stream_U">0, 99, 0, -, 2, 128, 256</column>
<column name="qxk_out_stream_U">0, 99, 0, -, 2, 512, 1024</column>
<column name="v_stream_U">0, 99, 0, -, 2, 256, 512</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc25_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_attn_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_attn_softmax_info_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_k_v_6_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc25_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_read_attn_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_read_attn_softmax_info_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_read_k_v_6_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_entry_proc25_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_attn_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_attn_softmax_info_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_k_v_6_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_entry_proc25_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_attn_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_attn_softmax_info_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_k_v_6_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="v">in, 64, ap_none, v, scalar</column>
<column name="v_ap_vld">in, 1, ap_none, v, scalar</column>
<column name="m_axi_inout1_AWVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WDATA">out, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WSTRB">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WLAST">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RDATA">in, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RLAST">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RFIFONUM">in, 9, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RUSER">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BUSER">in, 1, m_axi, inout1, pointer</column>
<column name="attn">in, 64, ap_none, attn, scalar</column>
<column name="attn_ap_vld">in, 1, ap_none, attn, scalar</column>
<column name="m_axi_inout4_AWVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWADDR">out, 64, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWLEN">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWSIZE">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWBURST">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWLOCK">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWCACHE">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWPROT">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWQOS">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWREGION">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WDATA">out, 256, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WSTRB">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WLAST">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARADDR">out, 64, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARLEN">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARSIZE">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARBURST">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARLOCK">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARCACHE">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARPROT">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARQOS">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARREGION">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RVALID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RREADY">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RDATA">in, 256, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RLAST">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RFIFONUM">in, 9, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RUSER">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RRESP">in, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BVALID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BREADY">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BRESP">in, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BUSER">in, 1, m_axi, inout4, pointer</column>
<column name="attn_softmax_info">in, 64, ap_none, attn_softmax_info, scalar</column>
<column name="attn_softmax_info_ap_vld">in, 1, ap_none, attn_softmax_info, scalar</column>
<column name="attn_matmul_v">in, 64, ap_none, attn_matmul_v, scalar</column>
<column name="attn_matmul_v_ap_vld">in, 1, ap_none, attn_matmul_v, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_attn_matmul_v, return value</column>
</table>
</item>
</section>
</profile>
