// Seed: 2731233450
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output logic id_2,
    output tri id_3,
    output supply1 id_4
);
  always
    if (-1) begin : LABEL_0
      id_2 = (1);
    end else if (1 <-> 1) @(posedge 1'b0);
  id_6 :
  assert property (@(id_6 or negedge 1'b0 - -1) -1)
  else;
  final begin : LABEL_1
    return id_6;
  end
  id_7 :
  assert property (@(id_0) 1)
  else;
  logic id_8;
  ;
  wire id_9;
  parameter id_10 = 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd37,
    parameter id_10 = 32'd98,
    parameter id_17 = 32'd24
) (
    input  tri0  _id_0,
    output tri1  id_1,
    input  tri0  id_2
    , id_9,
    output logic id_3,
    input  tri   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  uwire id_7
);
  initial id_3 <= -1'd0;
  assign id_1 = id_4;
  wire _id_10, id_11, id_12, id_13, id_14, id_15, id_16, _id_17, id_18, id_19, id_20;
  wire [id_17 : id_10] id_21;
  nand primCall (
      id_3,
      id_20,
      id_11,
      id_12,
      id_23,
      id_13,
      id_7,
      id_21,
      id_15,
      id_4,
      id_16,
      id_18,
      id_19,
      id_9,
      id_14,
      id_22,
      id_2
  );
  wire id_22;
  parameter id_23 = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_3,
      id_1,
      id_1
  );
  wire id_24;
  wire [1 : id_0] id_25;
  logic id_26;
endmodule
