Timing Analyzer report for NeonFox
Wed Apr 06 23:24:10 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'mem_clk'
 21. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'mem_clk'
 33. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'mem_clk'
 38. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'mem_clk'
 49. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Hold: 'mem_clk'
 54. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NeonFox                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.89        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  12.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Apr 06 23:24:04 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 56.52 MHz  ; 56.52 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 75.9 MHz   ; 75.9 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 431.59 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.683  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.972  ; 0.000         ;
; mem_clk                                              ; 13.478 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.634 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.431 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.455 ; 0.000         ;
; mem_clk                                              ; 2.429 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.892 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.715 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.622  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.812  ; 0.000         ;
; clk                                                  ; 9.856  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.683 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 2.221      ;
; 1.717 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.205      ;
; 1.739 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.187      ;
; 1.741 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.185      ;
; 1.905 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.017      ;
; 1.911 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.015      ;
; 1.913 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.013      ;
; 1.913 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.013      ;
; 1.914 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.012      ;
; 1.916 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.010      ;
; 1.917 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.009      ;
; 1.917 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.009      ;
; 1.920 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.006      ;
; 2.022 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.900      ;
; 2.052 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.185     ; 1.764      ;
; 2.056 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.865      ;
; 2.058 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.757      ;
; 2.070 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.185     ; 1.746      ;
; 2.076 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.828      ;
; 2.076 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.828      ;
; 2.078 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.826      ;
; 2.078 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.826      ;
; 2.079 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.825      ;
; 2.080 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.824      ;
; 2.082 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 1.822      ;
; 2.089 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.832      ;
; 2.094 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.721      ;
; 2.096 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.825      ;
; 2.098 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.823      ;
; 2.212 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.709      ;
; 2.238 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.684      ;
; 2.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.666      ;
; 2.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.664      ;
; 2.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.663      ;
; 2.260 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.661      ;
; 2.261 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.554      ;
; 2.262 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.659      ;
; 2.265 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.656      ;
; 2.266 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.655      ;
; 2.267 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.548      ;
; 2.287 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.510      ;
; 2.288 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.509      ;
; 2.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.501      ;
; 2.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.497      ;
; 2.302 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.508      ;
; 2.329 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.468      ;
; 2.337 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.204     ; 1.460      ;
; 2.340 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.470      ;
; 2.343 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.187     ; 1.471      ;
; 2.350 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.459      ;
; 2.352 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.457      ;
; 2.379 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.436      ;
; 2.384 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.185     ; 1.432      ;
; 2.388 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.187     ; 1.426      ;
; 2.406 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.403      ;
; 2.411 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.404      ;
; 2.416 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.399      ;
; 2.419 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.396      ;
; 2.419 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.186     ; 1.396      ;
; 2.422 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.376      ;
; 2.424 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.187     ; 1.390      ;
; 2.427 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.383      ;
; 2.427 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.383      ;
; 2.459 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.203     ; 1.339      ;
; 2.480 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.442      ;
; 2.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.062     ; 1.436      ;
; 2.507 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.415      ;
; 2.553 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.370      ;
; 2.559 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.078     ; 1.364      ;
; 2.616 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.306      ;
; 2.628 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.294      ;
; 2.646 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.275      ;
; 2.649 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.273      ;
; 2.649 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.273      ;
; 2.649 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.273      ;
; 2.650 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.271      ;
; 2.650 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.271      ;
; 2.650 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.652 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.270      ;
; 2.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.269      ;
; 2.656 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.266      ;
; 2.658 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.263      ;
; 2.658 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.264      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.262      ;
; 2.659 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.660 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.262      ;
; 2.660 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.262      ;
; 2.660 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.262      ;
; 2.669 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.253      ;
; 2.682 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.240      ;
; 2.804 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.118      ;
; 2.810 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.112      ;
; 2.823 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.099      ;
; 2.826 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.096      ;
; 2.830 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.092      ;
; 2.830 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.092      ;
; 2.833 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.089      ;
; 2.841 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.080      ;
; 2.845 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.077      ;
; 2.857 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.065      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.972 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.828      ;
; 6.154 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.646      ;
; 6.171 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.629      ;
; 6.171 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.629      ;
; 6.171 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.629      ;
; 6.172 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.628      ;
; 6.181 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.619      ;
; 6.185 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.615      ;
; 6.200 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.600      ;
; 6.210 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.590      ;
; 6.218 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.582      ;
; 6.234 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.566      ;
; 6.247 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.553      ;
; 6.270 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.530      ;
; 6.281 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.519      ;
; 6.312 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.488      ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.825 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.695     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM289  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.676     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.667     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.881 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 12.649     ;
; 6.888 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.641     ;
; 6.888 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.641     ;
; 6.888 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.641     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.896 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.593     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM263 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM265 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.944 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.497     ; 12.560     ;
; 6.961 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 12.544     ;
; 6.961 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 12.544     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 6.979 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 12.538     ;
; 7.021 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.479     ; 12.501     ;
; 7.021 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.479     ; 12.501     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.478 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.277      ; 7.279      ;
; 13.551 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.277      ; 7.206      ;
; 13.554 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.277      ; 7.203      ;
; 13.560 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.252      ; 7.172      ;
; 13.565 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.277      ; 7.192      ;
; 13.606 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.718      ; 7.592      ;
; 13.619 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.277      ; 7.138      ;
; 13.635 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.236      ; 7.081      ;
; 13.722 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.202      ; 6.960      ;
; 13.743 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.465      ;
; 13.746 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.252      ; 6.986      ;
; 13.774 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.453      ;
; 13.774 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.453      ;
; 13.774 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.453      ;
; 13.774 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.453      ;
; 13.793 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.236      ; 6.923      ;
; 13.841 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.386      ;
; 13.841 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.386      ;
; 13.857 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.718      ; 7.341      ;
; 13.865 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.757      ; 7.372      ;
; 13.888 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.756      ; 7.348      ;
; 13.896 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.312      ;
; 13.899 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.328      ;
; 13.899 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.328      ;
; 13.902 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.306      ;
; 13.912 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.202      ; 6.770      ;
; 13.913 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.314      ;
; 13.913 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.314      ;
; 13.913 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.314      ;
; 13.918 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.718      ; 7.280      ;
; 13.921 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.287      ;
; 13.926 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.285      ;
; 13.931 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.280      ;
; 13.967 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.757      ; 7.270      ;
; 13.968 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.756      ; 7.268      ;
; 13.972 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.756      ; 7.264      ;
; 13.987 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.756      ; 7.249      ;
; 13.989 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.222      ;
; 13.994 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.233      ;
; 14.038 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.717      ; 7.159      ;
; 14.049 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.757      ; 7.188      ;
; 14.054 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.173      ;
; 14.074 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.153      ;
; 14.081 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.130      ;
; 14.105 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.122      ;
; 14.105 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.747      ; 7.122      ;
; 14.138 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.717      ; 7.059      ;
; 14.172 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.718      ; 7.026      ;
; 14.186 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.744      ; 7.038      ;
; 14.203 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.757      ; 7.034      ;
; 14.233 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.718      ; 6.965      ;
; 14.322 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.717      ; 6.875      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.634 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.162      ;
; 13.685 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.111      ;
; 13.835 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.961      ;
; 13.860 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.592     ; 5.549      ;
; 13.877 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.919      ;
; 13.986 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.592     ; 5.423      ;
; 14.095 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.701      ;
; 14.134 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.662      ;
; 14.137 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.659      ;
; 14.149 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.604     ; 5.248      ;
; 14.207 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.604     ; 5.190      ;
; 14.237 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.559      ;
; 14.266 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.604     ; 5.131      ;
; 14.288 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.508      ;
; 14.336 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.605     ; 5.060      ;
; 14.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.605     ; 4.994      ;
; 14.409 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.387      ;
; 14.438 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.358      ;
; 14.442 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.968      ;
; 14.460 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.336      ;
; 14.477 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.933      ;
; 14.480 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.316      ;
; 14.505 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.905      ;
; 14.547 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.249      ;
; 14.554 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.242      ;
; 14.581 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.188      ; 5.655      ;
; 14.610 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.186      ;
; 14.619 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.605     ; 4.777      ;
; 14.622 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.788      ;
; 14.634 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.162      ;
; 14.645 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.605     ; 4.751      ;
; 14.652 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.144      ;
; 14.665 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.745      ;
; 14.675 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.735      ;
; 14.696 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.100      ;
; 14.698 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.098      ;
; 14.711 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.188      ; 5.525      ;
; 14.734 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.062      ;
; 14.737 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.059      ;
; 14.740 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.056      ;
; 14.741 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.055      ;
; 14.842 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.954      ;
; 14.870 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.926      ;
; 14.909 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.887      ;
; 14.912 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.884      ;
; 14.966 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.830      ;
; 14.993 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.803      ;
; 15.031 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.379      ;
; 15.115 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.681      ;
; 15.153 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.643      ;
; 15.206 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.590      ;
; 15.264 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.532      ;
; 15.415 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.381      ;
; 15.437 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.359      ;
; 15.527 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.269      ;
; 15.588 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.208      ;
; 15.628 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.168      ;
; 15.881 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.915      ;
; 15.905 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.891      ;
; 15.919 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.877      ;
; 15.943 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.853      ;
; 15.991 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.805      ;
; 16.032 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.764      ;
; 16.056 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.740      ;
; 16.070 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.726      ;
; 16.131 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.665      ;
; 16.144 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.652      ;
; 16.159 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.637      ;
; 16.165 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.631      ;
; 16.169 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.627      ;
; 16.205 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.591      ;
; 16.237 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.559      ;
; 16.240 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.556      ;
; 16.292 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.504      ;
; 16.306 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.490      ;
; 16.317 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.479      ;
; 16.341 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.455      ;
; 16.462 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.334      ;
; 16.621 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.175      ;
; 16.656 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.140      ;
; 16.783 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.013      ;
; 16.786 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 3.010      ;
; 16.813 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.983      ;
; 16.841 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.955      ;
; 16.882 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.914      ;
; 16.913 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.188      ; 3.323      ;
; 16.978 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.818      ;
; 17.020 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.286      ;
; 17.042 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.264      ;
; 17.073 ; hex_indicators[13]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.233      ;
; 17.099 ; hex_indicators[8]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.207      ;
; 17.101 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.205      ;
; 17.202 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.594      ;
; 17.242 ; hex_indicators[10]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.064      ;
; 17.246 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.695     ; 2.060      ;
; 17.315 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.720     ; 1.966      ;
; 17.343 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.453      ;
; 17.348 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.720     ; 1.933      ;
; 17.350 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 2.446      ;
; 17.527 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.720     ; 1.754      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.431 ; cache_8K_2S_16:p_cache_inst|prev_address[4]                                     ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.162      ;
; 0.432 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                           ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|pc_jmp_hold                                                    ; NeonFox:CPU_inst|pc_jmp_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|pc_call_hold                                                   ; NeonFox:CPU_inst|pc_call_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|take_brx_hold                                                  ; NeonFox:CPU_inst|take_brx_hold                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|pc_ret_hold                                                    ; NeonFox:CPU_inst|pc_ret_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                      ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_prefetch_req                                                    ; MSC:MSC_inst|p1_prefetch_req                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                        ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                      ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_active                                                          ; MSC:MSC_inst|p1_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_reset_req                                                       ; MSC:MSC_inst|p1_reset_req                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|prev_int_rq                                                    ; NeonFox:CPU_inst|prev_int_rq                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                  ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[0]                                     ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_active                                     ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_overwrite                                                 ; serial:serial_inst|tx_overwrite                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|rx_active                                     ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                    ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|tx_active                                                ; keyboard:keyboard_inst|tx_active                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_active                                                    ; serial:serial_inst|tx_active                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_req                                          ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                         ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                              ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; XenonGecko_gen2:XG_inst|active_render_area                                                ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_rows                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko_gen2:XG_inst|bg_shift1[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.505 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; XenonGecko_gen2:XG_inst|bg_shift0[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.509 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.510 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.513 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.804      ;
; 0.519 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.572 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.863      ;
; 0.599 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                        ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.998      ;
; 0.643 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.700 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.700 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift7[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift4[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.706 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.997      ;
; 0.707 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.708 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.711 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.002      ;
; 0.711 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.002      ;
; 0.726 ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.747 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.763 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                     ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.771 ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.062      ;
; 0.773 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                      ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.455 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.758      ;
; 0.501 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.634 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.926      ;
; 0.647 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.651 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.943      ;
; 0.675 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.966      ;
; 0.684 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.975      ;
; 0.697 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.988      ;
; 0.698 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.989      ;
; 0.699 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.990      ;
; 0.709 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.000      ;
; 0.712 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.003      ;
; 0.712 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.003      ;
; 0.712 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.003      ;
; 0.724 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.015      ;
; 0.741 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.745 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.036      ;
; 0.763 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.774 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.065      ;
; 0.777 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.068      ;
; 0.778 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.069      ;
; 0.790 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.081      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.793 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.084      ;
; 0.793 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.084      ;
; 0.806 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.229      ;
; 0.809 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.232      ;
; 0.817 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.228      ;
; 0.825 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.116      ;
; 0.862 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.291      ;
; 0.863 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.179      ; 1.274      ;
; 0.863 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.195      ; 1.290      ;
; 0.866 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.157      ;
; 0.868 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.297      ;
; 0.870 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.294      ;
; 0.874 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.303      ;
; 0.878 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 1.306      ;
; 0.883 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 1.311      ;
; 0.897 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.326      ;
; 0.902 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.331      ;
; 0.904 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.333      ;
; 0.939 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.363      ;
; 0.945 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.369      ;
; 0.952 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.243      ;
; 0.954 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.377      ;
; 0.960 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.252      ;
; 0.962 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.372      ;
; 0.967 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.377      ;
; 0.985 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.277      ;
; 0.993 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.403      ;
; 0.995 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.418      ;
; 1.006 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.416      ;
; 1.006 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.416      ;
; 1.009 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 1.419      ;
; 1.021 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 1.329      ;
; 1.038 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 1.466      ;
; 1.045 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.196      ; 1.473      ;
; 1.070 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.361      ;
; 1.129 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.558      ;
; 1.142 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.571      ;
; 1.157 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.586      ;
; 1.167 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 1.596      ;
; 1.248 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.538      ;
; 1.251 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.541      ;
; 1.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.543      ;
; 1.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.545      ;
; 1.256 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.546      ;
; 1.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.547      ;
; 1.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.547      ;
; 1.263 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.553      ;
; 1.361 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.652      ;
; 1.375 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.665      ;
; 1.398 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.688      ;
; 1.401 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.691      ;
; 1.407 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.697      ;
; 1.413 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.686      ;
; 1.414 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.687      ;
; 1.415 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.688      ;
; 1.417 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.690      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.429 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.173      ; 6.422      ;
; 2.450 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.172      ; 6.442      ;
; 2.485 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.210      ; 6.515      ;
; 2.555 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.575      ;
; 2.555 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.575      ;
; 2.572 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.592      ;
; 2.589 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.172      ; 6.581      ;
; 2.595 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.615      ;
; 2.600 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.173      ; 6.593      ;
; 2.620 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.209      ; 6.649      ;
; 2.620 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.640      ;
; 2.620 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.640      ;
; 2.621 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.641      ;
; 2.621 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.641      ;
; 2.621 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.641      ;
; 2.640 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.210      ; 6.670      ;
; 2.644 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.198      ; 6.662      ;
; 2.669 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.689      ;
; 2.677 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.697      ;
; 2.677 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.697      ;
; 2.694 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.209      ; 6.723      ;
; 2.709 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.714      ;
; 2.727 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.173      ; 6.720      ;
; 2.732 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.735      ;
; 2.748 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.753      ;
; 2.787 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.792      ;
; 2.797 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.209      ; 6.826      ;
; 2.809 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.210      ; 6.839      ;
; 2.818 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.209      ; 6.847      ;
; 2.820 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.823      ;
; 2.833 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.838      ;
; 2.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.862      ;
; 2.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.862      ;
; 2.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.862      ;
; 2.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.200      ; 6.862      ;
; 2.863 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.172      ; 6.855      ;
; 2.868 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.173      ; 6.861      ;
; 2.913 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.677      ; 6.410      ;
; 2.918 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.921      ;
; 2.929 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.173      ; 6.922      ;
; 2.934 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.710      ; 6.464      ;
; 3.000 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.210      ; 7.030      ;
; 3.037 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.749      ; 6.606      ;
; 3.054 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.677      ; 6.551      ;
; 3.076 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.749      ; 6.645      ;
; 3.119 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 7.122      ;
; 3.132 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.726      ; 6.678      ;
; 3.165 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.749      ; 6.734      ;
; 3.244 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.749      ; 6.813      ;
; 3.246 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.710      ; 6.776      ;
; 3.274 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.749      ; 6.843      ;
; 3.316 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.726      ; 6.862      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM291  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM293  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[18]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; MSC:MSC_inst|prev_p1_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.931      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; MSC:MSC_inst|p1_active                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.931      ;
; 15.892 ; rst       ; MSC:MSC_inst|prev_p1_ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 3.931      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM259 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM261 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM109          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM245  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 3.913      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM197  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM195  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM25           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM205  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM203  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM209  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM207  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 3.915      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 3.929      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM257 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM277 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 3.928      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM213  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 3.929      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM211  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.926      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 3.932      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
; 15.892 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.927      ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.715 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.737      ; 3.684      ;
; 2.729 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 3.684      ;
; 2.737 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 3.684      ;
; 2.737 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 3.684      ;
; 2.749 ; rst       ; NeonFox:CPU_inst|regf_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.678      ; 3.659      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM37           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.750 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 3.680      ;
; 2.757 ; rst       ; MSC:MSC_inst|prev_p2_ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.660      ; 3.649      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|take_brx1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_call1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_ret1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_ret_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_jmp_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_call_hold                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|take_brx_hold                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.758 ; rst       ; NeonFox:CPU_inst|extend_flush                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.686      ;
; 2.781 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.651      ; 3.664      ;
; 2.781 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.651      ; 3.664      ;
; 2.785 ; rst       ; NeonFox:CPU_inst|data_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.655      ; 3.672      ;
; 2.785 ; rst       ; NeonFox:CPU_inst|data_wren1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.655      ; 3.672      ;
; 2.785 ; rst       ; NeonFox:CPU_inst|data_select2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.655      ; 3.672      ;
; 2.785 ; rst       ; NeonFox:CPU_inst|data_select1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.655      ; 3.672      ;
; 2.788 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.661      ;
; 2.788 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.661      ;
; 2.788 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.661      ;
; 2.799 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.649      ; 3.680      ;
; 3.218 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.659      ;
; 3.218 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.659      ;
; 3.218 ; rst       ; MSC:MSC_inst|p1_reset_req                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.659      ;
; 3.218 ; rst       ; MSC:MSC_inst|p1_prefetch_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 3.659      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 3.685      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|IO_select2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.660      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|IO_select1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.660      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|IO_wren2                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.660      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|IO_wren1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.660      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 3.682      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 3.685      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 3.682      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 3.682      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 3.684      ;
; 3.222 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM289  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 3.683      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 3.672      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[27]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 3.672      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 3.672      ;
; 3.223 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 3.671      ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 61.14 MHz  ; 61.14 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 81.71 MHz  ; 81.71 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 456.41 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.809  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.906  ; 0.000         ;
; mem_clk                                              ; 13.715 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.982 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.403 ; 0.000         ;
; mem_clk                                              ; 2.068 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.242 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.405 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.608  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.807  ; 0.000         ;
; clk                                                  ; 9.846  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.656 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.809 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.108      ;
; 1.846 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 2.090      ;
; 1.848 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 2.088      ;
; 1.887 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 2.044      ;
; 2.020 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.916      ;
; 2.020 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.916      ;
; 2.023 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.913      ;
; 2.025 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.911      ;
; 2.027 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.909      ;
; 2.027 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.909      ;
; 2.028 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.908      ;
; 2.030 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.066     ; 1.906      ;
; 2.111 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.820      ;
; 2.164 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.675      ;
; 2.165 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.674      ;
; 2.166 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.751      ;
; 2.167 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.750      ;
; 2.168 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.749      ;
; 2.169 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.748      ;
; 2.170 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.747      ;
; 2.171 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.746      ;
; 2.172 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 1.745      ;
; 2.174 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.665      ;
; 2.188 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.742      ;
; 2.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.736      ;
; 2.195 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.735      ;
; 2.199 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.731      ;
; 2.204 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.635      ;
; 2.218 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.713      ;
; 2.293 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.638      ;
; 2.355 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.575      ;
; 2.356 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.574      ;
; 2.356 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.574      ;
; 2.358 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.572      ;
; 2.361 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.569      ;
; 2.363 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.567      ;
; 2.364 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.475      ;
; 2.367 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.468      ;
; 2.367 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.563      ;
; 2.385 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.437      ;
; 2.388 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.434      ;
; 2.397 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.425      ;
; 2.399 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.423      ;
; 2.399 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.433      ;
; 2.413 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.518      ;
; 2.432 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.390      ;
; 2.438 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.384      ;
; 2.439 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.393      ;
; 2.441 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.392      ;
; 2.444 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.389      ;
; 2.473 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.366      ;
; 2.474 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.365      ;
; 2.477 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.164     ; 1.361      ;
; 2.498 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.337      ;
; 2.499 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.334      ;
; 2.504 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.335      ;
; 2.506 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.333      ;
; 2.508 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.331      ;
; 2.514 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.163     ; 1.325      ;
; 2.515 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.164     ; 1.323      ;
; 2.528 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.294      ;
; 2.551 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.282      ;
; 2.553 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.280      ;
; 2.577 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.057     ; 1.368      ;
; 2.580 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.351      ;
; 2.585 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.180     ; 1.237      ;
; 2.623 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.308      ;
; 2.636 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.295      ;
; 2.653 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.278      ;
; 2.754 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.177      ;
; 2.763 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.168      ;
; 2.779 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.152      ;
; 2.779 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.151      ;
; 2.780 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.150      ;
; 2.780 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.150      ;
; 2.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.148      ;
; 2.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.149      ;
; 2.783 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.149      ;
; 2.783 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.788 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.143      ;
; 2.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.141      ;
; 2.789 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.790 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.142      ;
; 2.790 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.142      ;
; 2.791 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.140      ;
; 2.791 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.141      ;
; 2.791 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.141      ;
; 2.792 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.139      ;
; 2.801 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.070     ; 1.131      ;
; 2.812 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.119      ;
; 2.889 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.042      ;
; 2.901 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.030      ;
; 2.918 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.013      ;
; 2.918 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.013      ;
; 2.921 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.010      ;
; 2.923 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.008      ;
; 2.924 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.007      ;
; 2.930 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.001      ;
; 2.935 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.996      ;
; 2.941 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.989      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.906 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.248      ;
; 7.049 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.105      ;
; 7.053 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.101      ;
; 7.059 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.095      ;
; 7.059 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.095      ;
; 7.064 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.090      ;
; 7.066 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.088      ;
; 7.066 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.088      ;
; 7.073 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.081      ;
; 7.075 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.079      ;
; 7.103 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.051      ;
; 7.129 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.025      ;
; 7.137 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.017      ;
; 7.155 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 3.999      ;
; 7.166 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 3.988      ;
; 7.172 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 3.982      ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.762 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.424     ; 11.816     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.785 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM289  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.417     ; 11.800     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.795     ;
; 7.800 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.418     ; 11.784     ;
; 7.800 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.418     ; 11.784     ;
; 7.800 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.418     ; 11.784     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.810 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 11.776     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.823 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.724     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM263 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM265 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.870 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.694     ;
; 7.878 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.686     ;
; 7.878 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 11.686     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.909 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 11.665     ;
; 7.947 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.634     ;
; 7.947 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.634     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.715 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.991      ; 6.756      ;
; 13.769 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.991      ; 6.702      ;
; 13.790 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.991      ; 6.681      ;
; 13.813 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.991      ; 6.658      ;
; 13.826 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 7.055      ;
; 13.832 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.955      ; 6.603      ;
; 13.866 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.946      ; 6.560      ;
; 13.876 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.991      ; 6.595      ;
; 13.997 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.915      ; 6.398      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.901      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.901      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.901      ;
; 14.004 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.901      ;
; 14.005 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.955      ; 6.430      ;
; 14.014 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.874      ;
; 14.049 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.946      ; 6.377      ;
; 14.072 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.809      ;
; 14.085 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.820      ;
; 14.085 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.820      ;
; 14.101 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.429      ; 6.808      ;
; 14.114 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.430      ; 6.796      ;
; 14.120 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.785      ;
; 14.120 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.785      ;
; 14.129 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.759      ;
; 14.142 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.410      ; 6.748      ;
; 14.143 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.738      ;
; 14.154 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.751      ;
; 14.154 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.751      ;
; 14.154 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.751      ;
; 14.155 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.410      ; 6.735      ;
; 14.164 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.724      ;
; 14.179 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.709      ;
; 14.180 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.430      ; 6.730      ;
; 14.184 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.915      ; 6.211      ;
; 14.185 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.429      ; 6.724      ;
; 14.197 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.429      ; 6.712      ;
; 14.204 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.429      ; 6.705      ;
; 14.209 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.410      ; 6.681      ;
; 14.232 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.673      ;
; 14.243 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.430      ; 6.667      ;
; 14.280 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.625      ;
; 14.292 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.410      ; 6.598      ;
; 14.296 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.585      ;
; 14.301 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.604      ;
; 14.327 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.578      ;
; 14.327 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.425      ; 6.578      ;
; 14.372 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.509      ;
; 14.382 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.499      ;
; 14.407 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.430      ; 6.503      ;
; 14.439 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.420      ; 6.461      ;
; 14.443 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.438      ;
; 14.545 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.336      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.982 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.842      ;
; 14.043 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.781      ;
; 14.164 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.660      ;
; 14.205 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.619      ;
; 14.325 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 5.155      ;
; 14.419 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 5.406      ;
; 14.460 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 5.365      ;
; 14.470 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 5.355      ;
; 14.478 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.522     ; 5.002      ;
; 14.545 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.279      ;
; 14.606 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.218      ;
; 14.632 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.528     ; 4.842      ;
; 14.677 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.528     ; 4.797      ;
; 14.709 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.115      ;
; 14.727 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.097      ;
; 14.734 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.528     ; 4.740      ;
; 14.768 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.056      ;
; 14.770 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 5.054      ;
; 14.803 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.167      ; 5.403      ;
; 14.806 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.530     ; 4.666      ;
; 14.871 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.530     ; 4.601      ;
; 14.891 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.933      ;
; 14.899 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.926      ;
; 14.904 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.167      ; 5.302      ;
; 14.909 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.573      ;
; 14.932 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.892      ;
; 14.933 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.549      ;
; 14.941 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.884      ;
; 14.964 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.518      ;
; 14.982 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.843      ;
; 15.023 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.802      ;
; 15.033 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.792      ;
; 15.053 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.772      ;
; 15.062 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.763      ;
; 15.069 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.413      ;
; 15.071 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.530     ; 4.401      ;
; 15.081 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.743      ;
; 15.095 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.730      ;
; 15.100 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.530     ; 4.372      ;
; 15.104 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.721      ;
; 15.115 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.367      ;
; 15.120 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.362      ;
; 15.146 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.679      ;
; 15.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.638      ;
; 15.197 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.628      ;
; 15.244 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.581      ;
; 15.316 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.509      ;
; 15.466 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.016      ;
; 15.470 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.355      ;
; 15.475 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.349      ;
; 15.479 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.346      ;
; 15.512 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.312      ;
; 15.668 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.156      ;
; 15.675 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.150      ;
; 15.831 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.994      ;
; 15.906 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.918      ;
; 15.910 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.914      ;
; 16.137 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.688      ;
; 16.143 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.681      ;
; 16.150 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.674      ;
; 16.222 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.603      ;
; 16.272 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.552      ;
; 16.306 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.519      ;
; 16.313 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.512      ;
; 16.359 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.466      ;
; 16.382 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.442      ;
; 16.401 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.424      ;
; 16.423 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.402      ;
; 16.447 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.377      ;
; 16.460 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.365      ;
; 16.472 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.352      ;
; 16.510 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.315      ;
; 16.514 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.311      ;
; 16.519 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.306      ;
; 16.568 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.257      ;
; 16.572 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.253      ;
; 16.573 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 3.252      ;
; 16.669 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.155      ;
; 16.876 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.949      ;
; 16.934 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.891      ;
; 16.999 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.826      ;
; 17.005 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.820      ;
; 17.040 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.167      ; 3.166      ;
; 17.041 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.784      ;
; 17.044 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.781      ;
; 17.134 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.691      ;
; 17.181 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.644      ;
; 17.186 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.176      ;
; 17.210 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.152      ;
; 17.240 ; hex_indicators[13]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.122      ;
; 17.255 ; hex_indicators[8]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 2.106      ;
; 17.258 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 2.103      ;
; 17.391 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 1.970      ;
; 17.391 ; hex_indicators[10]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 1.970      ;
; 17.405 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.420      ;
; 17.474 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.663     ; 1.865      ;
; 17.496 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.329      ;
; 17.505 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.663     ; 1.834      ;
; 17.522 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 2.303      ;
; 17.664 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.663     ; 1.675      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.382 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                           ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; NeonFox:CPU_inst|pc_jmp_hold                                                    ; NeonFox:CPU_inst|pc_jmp_hold                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; NeonFox:CPU_inst|pc_call_hold                                                   ; NeonFox:CPU_inst|pc_call_hold                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; NeonFox:CPU_inst|take_brx_hold                                                  ; NeonFox:CPU_inst|take_brx_hold                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; NeonFox:CPU_inst|pc_ret_hold                                                    ; NeonFox:CPU_inst|pc_ret_hold                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                      ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|tx_overwrite                                                 ; serial:serial_inst|tx_overwrite                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|tx_active                                                    ; serial:serial_inst|tx_active                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                         ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_prefetch_req                                                    ; MSC:MSC_inst|p1_prefetch_req                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                              ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                        ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                      ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                   ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                     ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_active                                                          ; MSC:MSC_inst|p1_active                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; cache_8K_2S_16:p_cache_inst|word_valid[3]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_reset_req                                                       ; MSC:MSC_inst|p1_reset_req                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|prev_int_rq                                                    ; NeonFox:CPU_inst|prev_int_rq                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                  ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NeonFox:CPU_inst|PC:PC_inst|delay_p_miss                                        ; NeonFox:CPU_inst|PC:PC_inst|delay_p_miss                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|tx_active                                                ; keyboard:keyboard_inst|tx_active                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|rx_active                                     ; serial:serial_inst|UART:UART_inst|rx_active                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_control_enable                                                  ; MSC:MSC_inst|p2_control_enable                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_active                                                          ; MSC:MSC_inst|p2_active                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[0]                                     ; interrupt_controller:intcon_inst|prev_in[0]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                    ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|write_addr[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|active_render_area                                                ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_rows                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; XenonGecko_gen2:XG_inst|bg_shift1[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko_gen2:XG_inst|bg_shift0[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.740      ;
; 0.477 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.482 ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.748      ;
; 0.534 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                        ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.897      ;
; 0.536 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.802      ;
; 0.600 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.647 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift7[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift4[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.653 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.654 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.656 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.657 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.657 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.657 ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.658 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.658 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.924      ;
; 0.659 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.669 ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.935      ;
; 0.694 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.698 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.700 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.712 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                     ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                      ; XenonGecko_gen2:XG_inst|vesa_line[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.684      ;
; 0.470 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.740      ;
; 0.589 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.604 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.869      ;
; 0.605 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.872      ;
; 0.609 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.875      ;
; 0.618 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.885      ;
; 0.622 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.888      ;
; 0.632 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.898      ;
; 0.641 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.907      ;
; 0.642 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.908      ;
; 0.644 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.910      ;
; 0.644 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.910      ;
; 0.645 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.912      ;
; 0.658 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.925      ;
; 0.675 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.941      ;
; 0.686 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.715 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.980      ;
; 0.723 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.989      ;
; 0.727 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.993      ;
; 0.728 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.994      ;
; 0.728 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.111      ;
; 0.728 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.111      ;
; 0.734 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.999      ;
; 0.737 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.002      ;
; 0.737 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.108      ;
; 0.738 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.003      ;
; 0.738 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.003      ;
; 0.739 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.004      ;
; 0.765 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.156      ; 1.136      ;
; 0.771 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.172      ; 1.158      ;
; 0.773 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.039      ;
; 0.774 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.156      ;
; 0.776 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.164      ;
; 0.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 1.171      ;
; 0.782 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.170      ;
; 0.787 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 1.176      ;
; 0.794 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 1.179      ;
; 0.799 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.172      ; 1.186      ;
; 0.802 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 1.191      ;
; 0.804 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.192      ;
; 0.805 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.071      ;
; 0.837 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.219      ;
; 0.843 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.225      ;
; 0.852 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.119      ;
; 0.852 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.235      ;
; 0.863 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.233      ;
; 0.868 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.238      ;
; 0.878 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.145      ;
; 0.887 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.270      ;
; 0.890 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.156      ;
; 0.894 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.264      ;
; 0.899 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.269      ;
; 0.899 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.269      ;
; 0.900 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.155      ; 1.270      ;
; 0.909 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.189      ;
; 0.931 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 1.317      ;
; 0.938 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.326      ;
; 0.971 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.237      ;
; 1.009 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.397      ;
; 1.020 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.175      ; 1.410      ;
; 1.036 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.173      ; 1.424      ;
; 1.043 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.174      ; 1.432      ;
; 1.125 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.391      ;
; 1.126 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.392      ;
; 1.128 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.394      ;
; 1.129 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.396      ;
; 1.131 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.397      ;
; 1.134 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.400      ;
; 1.135 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.401      ;
; 1.217 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.483      ;
; 1.239 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.505      ;
; 1.243 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.509      ;
; 1.247 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.513      ;
; 1.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.504      ;
; 1.255 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.506      ;
; 1.256 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.507      ;
; 1.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.508      ;
; 1.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.509      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.068 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.713      ;
; 2.081 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.726      ;
; 2.123 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.853      ; 5.796      ;
; 2.180 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.848      ;
; 2.180 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.848      ;
; 2.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.832      ;
; 2.196 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.864      ;
; 2.217 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.885      ;
; 2.226 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.894      ;
; 2.226 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.894      ;
; 2.231 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.899      ;
; 2.231 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.899      ;
; 2.231 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.899      ;
; 2.232 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.877      ;
; 2.239 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.843      ; 5.902      ;
; 2.252 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.853      ; 5.925      ;
; 2.264 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.852      ; 5.936      ;
; 2.272 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.940      ;
; 2.272 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.940      ;
; 2.284 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 5.952      ;
; 2.324 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 5.977      ;
; 2.333 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.852      ; 6.005      ;
; 2.350 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 6.003      ;
; 2.351 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.996      ;
; 2.371 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.023      ;
; 2.401 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 6.054      ;
; 2.406 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.852      ; 6.078      ;
; 2.422 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.853      ; 6.095      ;
; 2.429 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.074      ;
; 2.434 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 6.102      ;
; 2.434 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 6.102      ;
; 2.434 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 6.102      ;
; 2.434 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.848      ; 6.102      ;
; 2.438 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 6.091      ;
; 2.441 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.852      ; 6.113      ;
; 2.447 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.099      ;
; 2.480 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.125      ;
; 2.520 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.358      ; 5.698      ;
; 2.526 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.171      ;
; 2.537 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.189      ;
; 2.563 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.388      ; 5.771      ;
; 2.614 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.853      ; 6.287      ;
; 2.630 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.431      ; 5.881      ;
; 2.654 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.358      ; 5.832      ;
; 2.680 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.431      ; 5.931      ;
; 2.703 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.397      ; 5.920      ;
; 2.717 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.369      ;
; 2.739 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.431      ; 5.990      ;
; 2.779 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.431      ; 6.030      ;
; 2.790 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.388      ; 5.998      ;
; 2.804 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.431      ; 6.055      ;
; 2.874 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.397      ; 6.091      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM233  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM293  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM291  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[18]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; MSC:MSC_inst|prev_p1_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; MSC:MSC_inst|p1_active                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; MSC:MSC_inst|prev_p1_ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM109          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM259 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM261 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 3.596      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 3.596      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 3.596      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM219  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM221  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM239  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM241  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM257 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM277 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 3.602      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM217  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM215  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[17]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 3.606      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM191   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM193   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM19           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM201  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM199  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[16]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.590      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.600      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM263 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM265 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 3.603      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM251  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.599      ;
; 16.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.601      ;
; 16.243 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|aar[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.573      ;
; 16.243 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 3.600      ;
; 16.243 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 3.589      ;
+--------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.405 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.680      ; 3.300      ;
; 2.420 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.664      ; 3.299      ;
; 2.423 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.661      ; 3.299      ;
; 2.423 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.661      ; 3.299      ;
; 2.434 ; rst       ; NeonFox:CPU_inst|regf_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.627      ; 3.276      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM37           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.437 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 3.296      ;
; 2.442 ; rst       ; MSC:MSC_inst|prev_p2_ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.613      ; 3.270      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|take_brx1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_call1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_ret1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_ret_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_jmp_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_call_hold                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|take_brx_hold                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.448 ; rst       ; NeonFox:CPU_inst|extend_flush                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 3.302      ;
; 2.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.283      ;
; 2.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.591      ; 3.280      ;
; 2.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.591      ; 3.280      ;
; 2.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.594      ; 3.283      ;
; 2.474 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.591      ; 3.280      ;
; 2.475 ; rst       ; NeonFox:CPU_inst|data_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 3.289      ;
; 2.475 ; rst       ; NeonFox:CPU_inst|data_wren1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 3.289      ;
; 2.475 ; rst       ; NeonFox:CPU_inst|data_select2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 3.289      ;
; 2.475 ; rst       ; NeonFox:CPU_inst|data_select1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.599      ; 3.289      ;
; 2.488 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.592      ; 3.295      ;
; 2.878 ; rst       ; NeonFox:CPU_inst|IO_select2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.277      ;
; 2.878 ; rst       ; NeonFox:CPU_inst|IO_select1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.277      ;
; 2.878 ; rst       ; NeonFox:CPU_inst|IO_wren1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.277      ;
; 2.878 ; rst       ; NeonFox:CPU_inst|IO_wren2                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 3.277      ;
; 2.879 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.298      ;
; 2.879 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.301      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.297      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.206      ; 3.301      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.297      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.297      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.299      ;
; 2.880 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM289  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 3.298      ;
; 2.881 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.278      ;
; 2.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.300      ;
; 2.881 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.278      ;
; 2.881 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.300      ;
; 2.881 ; rst       ; MSC:MSC_inst|p1_reset_req                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.278      ;
; 2.881 ; rst       ; MSC:MSC_inst|p1_prefetch_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.278      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.287      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.287      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.287      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 3.289      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 3.287      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
; 2.882 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 3.288      ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.909  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.570  ; 0.000         ;
; mem_clk                                              ; 15.998 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.263 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.154 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.187 ; 0.000         ;
; mem_clk                                              ; 0.714 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.065 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.244 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.764  ; 0.000         ;
; clk                                                  ; 9.412  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.716  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.968  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.719 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.909 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 1.043      ;
; 2.913 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 1.039      ;
; 2.942 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.999      ;
; 2.993 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.959      ;
; 2.994 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.958      ;
; 2.995 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.957      ;
; 2.996 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.956      ;
; 2.998 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.954      ;
; 2.999 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.953      ;
; 3.000 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.952      ;
; 3.003 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.949      ;
; 3.023 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.928      ;
; 3.078 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.873      ;
; 3.103 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.847      ;
; 3.107 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 0.796      ;
; 3.108 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.833      ;
; 3.108 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.833      ;
; 3.110 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.792      ;
; 3.110 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.831      ;
; 3.111 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.830      ;
; 3.112 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.829      ;
; 3.113 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.837      ;
; 3.114 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.827      ;
; 3.115 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.046     ; 0.826      ;
; 3.120 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.830      ;
; 3.122 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.828      ;
; 3.123 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.779      ;
; 3.137 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.814      ;
; 3.138 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 0.765      ;
; 3.192 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.758      ;
; 3.197 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.753      ;
; 3.198 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.752      ;
; 3.200 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.750      ;
; 3.201 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.749      ;
; 3.204 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.746      ;
; 3.206 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.696      ;
; 3.206 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.744      ;
; 3.209 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.690      ;
; 3.209 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.037     ; 0.741      ;
; 3.226 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.725      ;
; 3.240 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.650      ;
; 3.241 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.649      ;
; 3.242 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.648      ;
; 3.245 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.645      ;
; 3.246 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.650      ;
; 3.257 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.633      ;
; 3.260 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.639      ;
; 3.261 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.629      ;
; 3.262 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.640      ;
; 3.263 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 0.640      ;
; 3.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.632      ;
; 3.264 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.638      ;
; 3.267 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.630      ;
; 3.269 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.628      ;
; 3.270 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.632      ;
; 3.274 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.628      ;
; 3.275 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.627      ;
; 3.279 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.623      ;
; 3.281 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 0.621      ;
; 3.291 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.606      ;
; 3.291 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.606      ;
; 3.292 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.598      ;
; 3.298 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.599      ;
; 3.303 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.097     ; 0.587      ;
; 3.319 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.632      ;
; 3.325 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.027     ; 0.635      ;
; 3.335 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.616      ;
; 3.361 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.591      ;
; 3.365 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.587      ;
; 3.388 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.563      ;
; 3.397 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.554      ;
; 3.406 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.546      ;
; 3.407 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.544      ;
; 3.407 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.544      ;
; 3.407 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.544      ;
; 3.408 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.408 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.542      ;
; 3.411 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.411 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.540      ;
; 3.412 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.540      ;
; 3.412 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.540      ;
; 3.412 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.539      ;
; 3.420 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.531      ;
; 3.420 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.531      ;
; 3.475 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.476      ;
; 3.478 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.473      ;
; 3.480 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.471      ;
; 3.480 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.471      ;
; 3.480 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.471      ;
; 3.483 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.468      ;
; 3.483 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.468      ;
; 3.484 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.467      ;
; 3.496 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.455      ;
; 3.497 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.454      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.570  ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.751      ;
; 9.634  ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.687      ;
; 9.639  ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.682      ;
; 9.640  ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.681      ;
; 9.644  ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.677      ;
; 9.647  ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.674      ;
; 9.668  ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.653      ;
; 9.672  ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.649      ;
; 9.673  ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.648      ;
; 9.696  ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.625      ;
; 9.699  ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.622      ;
; 9.700  ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.621      ;
; 9.701  ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.620      ;
; 9.705  ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.616      ;
; 9.710  ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.611      ;
; 9.724  ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.597      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM173           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.492 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.268      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.503 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.263      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.511 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM289  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.254      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.516 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.222     ; 5.249      ;
; 14.520 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 5.244      ;
; 14.520 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 5.244      ;
; 14.520 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 5.244      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.544 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 5.215      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM243  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM237  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM235  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM57_OTERM225  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM61           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM227  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.546 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM63_OTERM229  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.197      ;
; 14.550 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.202      ;
; 14.550 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.202      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM263 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM117_OTERM265 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM115          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.567 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.184      ;
; 14.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.170      ;
; 14.592 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.170      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.998 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.253      ; 3.735      ;
; 16.022 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.900      ;
; 16.026 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.263      ; 3.717      ;
; 16.036 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.692      ;
; 16.057 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.263      ; 3.686      ;
; 16.102 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.238      ; 3.616      ;
; 16.113 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.823      ;
; 16.116 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.253      ; 3.617      ;
; 16.151 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.263      ; 3.592      ;
; 16.154 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.768      ;
; 16.163 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.263      ; 3.580      ;
; 16.167 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.769      ;
; 16.167 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.769      ;
; 16.167 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.769      ;
; 16.167 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.769      ;
; 16.177 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.238      ; 3.541      ;
; 16.189 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.731      ;
; 16.193 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.263      ; 3.550      ;
; 16.201 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.527      ;
; 16.207 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.713      ;
; 16.214 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.439      ; 3.705      ;
; 16.228 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.694      ;
; 16.241 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.695      ;
; 16.243 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.681      ;
; 16.249 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.455      ; 3.686      ;
; 16.251 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.671      ;
; 16.272 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.652      ;
; 16.274 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.662      ;
; 16.282 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.654      ;
; 16.284 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.636      ;
; 16.295 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.641      ;
; 16.295 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.641      ;
; 16.295 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.641      ;
; 16.297 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.639      ;
; 16.297 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.639      ;
; 16.299 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.455      ; 3.636      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.636      ;
; 16.308 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.628      ;
; 16.308 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.455      ; 3.627      ;
; 16.308 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.628      ;
; 16.309 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.615      ;
; 16.310 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.626      ;
; 16.310 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.626      ;
; 16.314 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.610      ;
; 16.326 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.439      ; 3.593      ;
; 16.329 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.450      ; 3.601      ;
; 16.352 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.455      ; 3.583      ;
; 16.374 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.546      ;
; 16.381 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.439      ; 3.538      ;
; 16.401 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.535      ;
; 16.446 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.474      ;
; 16.454 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.456      ; 3.482      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.263 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.626      ;
; 17.280 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.609      ;
; 17.289 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.600      ;
; 17.306 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.583      ;
; 17.361 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.528      ;
; 17.377 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.512      ;
; 17.387 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.502      ;
; 17.403 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.486      ;
; 17.466 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.424      ;
; 17.484 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.406      ;
; 17.485 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.405      ;
; 17.492 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.398      ;
; 17.510 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.380      ;
; 17.511 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.379      ;
; 17.523 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 2.183      ;
; 17.529 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 2.177      ;
; 17.557 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.332      ;
; 17.562 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.070      ; 2.517      ;
; 17.574 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.315      ;
; 17.585 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.070      ; 2.494      ;
; 17.616 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.286     ; 2.085      ;
; 17.648 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.286     ; 2.053      ;
; 17.649 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.241      ;
; 17.655 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.235      ;
; 17.655 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.234      ;
; 17.661 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.229      ;
; 17.667 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.223      ;
; 17.671 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.218      ;
; 17.682 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.286     ; 2.019      ;
; 17.705 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.287     ; 1.995      ;
; 17.734 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.287     ; 1.966      ;
; 17.736 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.154      ;
; 17.746 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.962      ;
; 17.748 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.142      ;
; 17.760 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.130      ;
; 17.778 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.112      ;
; 17.778 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 1.929      ;
; 17.779 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.111      ;
; 17.792 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 1.915      ;
; 17.844 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift2[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.864      ;
; 17.845 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.045      ;
; 17.846 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.287     ; 1.854      ;
; 17.851 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.039      ;
; 17.854 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.287     ; 1.846      ;
; 17.864 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift0[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.844      ;
; 17.871 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift1[11]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.837      ;
; 17.886 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.002      ;
; 17.914 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.974      ;
; 17.932 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[14]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.958      ;
; 17.959 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.930      ;
; 18.000 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.888      ;
; 18.028 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.860      ;
; 18.038 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.850      ;
; 18.053 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 1.654      ;
; 18.073 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.816      ;
; 18.090 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.798      ;
; 18.111 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.778      ;
; 18.205 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.683      ;
; 18.233 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.655      ;
; 18.253 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.636      ;
; 18.278 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.611      ;
; 18.279 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.609      ;
; 18.291 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.597      ;
; 18.324 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.564      ;
; 18.336 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.553      ;
; 18.339 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.549      ;
; 18.348 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.541      ;
; 18.352 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.537      ;
; 18.366 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[1]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.524      ;
; 18.367 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.522      ;
; 18.368 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.521      ;
; 18.392 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[0]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.498      ;
; 18.393 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.496      ;
; 18.404 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.485      ;
; 18.429 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.460      ;
; 18.430 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.459      ;
; 18.432 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.457      ;
; 18.516 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.372      ;
; 18.522 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.070      ; 1.557      ;
; 18.572 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.317      ;
; 18.573 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.316      ;
; 18.587 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[3]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.302      ;
; 18.595 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[5]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.294      ;
; 18.608 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[6]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.281      ;
; 18.630 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[8]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.259      ;
; 18.660 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[2]                                                                                                    ; XenonGecko_gen2:XG_inst|swap_attribute                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.230      ;
; 18.678 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.211      ;
; 18.691 ; hex_indicators[12]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 1.004      ;
; 18.705 ; hex_indicators[14]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.990      ;
; 18.708 ; hex_indicators[9]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.987      ;
; 18.717 ; hex_indicators[8]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.978      ;
; 18.726 ; hex_indicators[13]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.969      ;
; 18.777 ; hex_indicators[11]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.918      ;
; 18.783 ; hex_indicators[10]                                                                                                                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.292     ; 0.912      ;
; 18.807 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[4]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.082      ;
; 18.841 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[9]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.048      ;
; 18.843 ; hex_indicators[0]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 0.836      ;
; 18.857 ; hex_indicators[1]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 0.822      ;
; 18.861 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_v_scroll[7]                                                                                                    ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.028      ;
; 18.919 ; hex_indicators[3]                                                                                                                                             ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 0.760      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.154 ; cache_8K_2S_16:p_cache_inst|prev_address[4]                                     ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.164 ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                                       ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a5~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.168 ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                                       ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a1~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.490      ;
; 0.171 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                                      ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a5~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]                                      ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a5~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                                       ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a1~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.176 ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                                       ; cache_8K_2S_16:p_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a5~portb_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_qna1:auto_generated|ram_block1a2~porta_address_reg0                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.499      ;
; 0.178 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                           ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_qna1:auto_generated|ram_block1a2~porta_address_reg0                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.500      ;
; 0.179 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                              ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|pc_jmp_hold                                                    ; NeonFox:CPU_inst|pc_jmp_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|pc_call_hold                                                   ; NeonFox:CPU_inst|pc_call_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|take_brx_hold                                                  ; NeonFox:CPU_inst|take_brx_hold                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|pc_ret_hold                                                    ; NeonFox:CPU_inst|pc_ret_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                             ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                        ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                             ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NeonFox:CPU_inst|prev_int_rq                                                    ; NeonFox:CPU_inst|prev_int_rq                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_overwrite                                                 ; serial:serial_inst|tx_overwrite                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_active                                     ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|full                                      ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|rx_active                                     ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                          ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|p_burst[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                        ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                    ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                      ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_control_enable                                                  ; MSC:MSC_inst|p2_control_enable                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                      ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_active                                                          ; MSC:MSC_inst|p2_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                              ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|wren_hold                                           ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]      ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|read_addr[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full              ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|full                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_4:a_fifo|write_addr[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[2]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]     ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|queue_16_16:p_fifo|read_addr[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|ri_pattern_offset[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag               ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_attribute_flag                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_TRANSFER                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER   ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_RI_PATTERN_WRITE_TRANSFER                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|update_pattern_flag                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                            ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_wren                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                    ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                   ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_flag                                         ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                      ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                         ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT_OTERM189                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                          ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                              ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_flush_req                                                       ; MSC:MSC_inst|p2_flush_req                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_prefetch_req                                                    ; MSC:MSC_inst|p1_prefetch_req                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                        ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|gate_out                                          ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_reset_req                                                       ; MSC:MSC_inst|p2_reset_req                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[16]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                        ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[15]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern                      ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_pattern                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                    ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|active_attribute                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                         ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|mem_addr[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                      ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                             ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                             ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                     ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM181                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_active                                                          ; MSC:MSC_inst|p1_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                     ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_control_enable                                                  ; MSC:MSC_inst|p1_control_enable                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                       ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_render_area                                                ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; XenonGecko_gen2:XG_inst|draw_vsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_rows                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; XenonGecko_gen2:XG_inst|draw_hsync                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[13]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; XenonGecko_gen2:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; XenonGecko_gen2:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; XenonGecko_gen2:XG_inst|bg_shift1[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|bg_shift1[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; XenonGecko_gen2:XG_inst|bg_shift2[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; XenonGecko_gen2:XG_inst|bg_shift0[3]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_area                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift6[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; XenonGecko_gen2:XG_inst|bg_shift0[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; XenonGecko_gen2:XG_inst|active_rows                                                       ; XenonGecko_gen2:XG_inst|active_render_rows                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift2[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift1[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift5[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; XenonGecko_gen2:XG_inst|bg_shift1[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; XenonGecko_gen2:XG_inst|bg_shift5[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; XenonGecko_gen2:XG_inst|bg_shift0[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; XenonGecko_gen2:XG_inst|bg_shift4[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; XenonGecko_gen2:XG_inst|xgmm_gen2:xgmm_inst|attribute_data_hold[1]                        ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.387      ;
; 0.209 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.231 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.253 ; XenonGecko_gen2:XG_inst|bg_shift0[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; XenonGecko_gen2:XG_inst|bg_shift1[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.267 ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift4[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift6[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift6[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; XenonGecko_gen2:XG_inst|bg_shift7[7]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; XenonGecko_gen2:XG_inst|bg_shift2[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; XenonGecko_gen2:XG_inst|bg_shift5[8]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.271 ; XenonGecko_gen2:XG_inst|bg_shift2[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift3[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift4[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift6[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; XenonGecko_gen2:XG_inst|bg_shift1[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift2[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift5[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift0[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; XenonGecko_gen2:XG_inst|bg_shift7[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift7[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; XenonGecko_gen2:XG_inst|bg_shift0[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift0[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; XenonGecko_gen2:XG_inst|bg_shift1[5]                                                      ; XenonGecko_gen2:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; XenonGecko_gen2:XG_inst|bg_shift3[2]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; XenonGecko_gen2:XG_inst|bg_shift4[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift4[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; XenonGecko_gen2:XG_inst|bg_shift5[1]                                                      ; XenonGecko_gen2:XG_inst|bg_shift5[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; XenonGecko_gen2:XG_inst|bg_shift6[4]                                                      ; XenonGecko_gen2:XG_inst|bg_shift6[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; XenonGecko_gen2:XG_inst|bg_shift3[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; XenonGecko_gen2:XG_inst|bg_shift3[10]                                                     ; XenonGecko_gen2:XG_inst|bg_shift3[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; XenonGecko_gen2:XG_inst|vesa_line[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                     ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; XenonGecko_gen2:XG_inst|vesa_col[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.316      ;
; 0.253 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.396      ;
; 0.283 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.403      ;
; 0.288 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.484      ;
; 0.289 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.484      ;
; 0.293 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.482      ;
; 0.294 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.417      ;
; 0.301 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.502      ;
; 0.305 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 0.494      ;
; 0.315 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.509      ;
; 0.316 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.439      ;
; 0.326 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.526      ;
; 0.326 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.525      ;
; 0.329 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.530      ;
; 0.329 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.529      ;
; 0.331 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.532      ;
; 0.333 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.453      ;
; 0.338 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.537      ;
; 0.338 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.538      ;
; 0.338 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.539      ;
; 0.342 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.536      ;
; 0.342 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.536      ;
; 0.346 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.541      ;
; 0.350 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.538      ;
; 0.353 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.541      ;
; 0.357 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.553      ;
; 0.363 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.551      ;
; 0.363 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.551      ;
; 0.364 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.552      ;
; 0.365 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.553      ;
; 0.368 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.488      ;
; 0.381 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.385 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 0.583      ;
; 0.385 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.506      ;
; 0.388 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.589      ;
; 0.403 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.532      ;
; 0.427 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.547      ;
; 0.433 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.633      ;
; 0.442 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.643      ;
; 0.444 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.644      ;
; 0.447 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.648      ;
; 0.495 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.614      ;
; 0.498 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.617      ;
; 0.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.621      ;
; 0.502 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.621      ;
; 0.503 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.622      ;
; 0.505 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.624      ;
; 0.507 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.626      ;
; 0.546 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.665      ;
; 0.548 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.668      ;
; 0.556 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.675      ;
; 0.560 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.679      ;
; 0.564 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.683      ;
; 0.579 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.026      ; 0.689      ;
; 0.580 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.026      ; 0.690      ;
; 0.581 ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko_gen2:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.026      ; 0.691      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.714 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.199      ;
; 0.729 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.199      ;
; 0.736 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.222      ;
; 0.736 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.222      ;
; 0.740 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.226      ;
; 0.748 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.234      ;
; 0.748 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.234      ;
; 0.754 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.224      ;
; 0.756 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.242      ;
; 0.758 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.228      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.248      ;
; 0.764 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.250      ;
; 0.764 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.250      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.257      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.257      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.257      ;
; 0.789 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.275      ;
; 0.790 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.660      ; 3.270      ;
; 0.808 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.282      ;
; 0.810 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.295      ;
; 0.814 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.299      ;
; 0.822 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.292      ;
; 0.824 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.298      ;
; 0.834 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.308      ;
; 0.837 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.322      ;
; 0.842 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.327      ;
; 0.843 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.329      ;
; 0.843 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.329      ;
; 0.843 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.329      ;
; 0.843 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.666      ; 3.329      ;
; 0.853 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.338      ;
; 0.857 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.331      ;
; 0.865 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.335      ;
; 0.870 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.342      ;
; 0.875 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.345      ;
; 0.883 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.355      ;
; 0.894 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.364      ;
; 0.912 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.384      ;
; 0.942 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.412      ;
; 0.942 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.227      ;
; 0.943 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.457      ; 3.220      ;
; 0.960 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.665      ; 3.445      ;
; 0.962 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.480      ; 3.262      ;
; 0.967 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.480      ; 3.267      ;
; 0.967 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.480      ; 3.267      ;
; 0.975 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.480      ; 3.275      ;
; 0.984 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.269      ;
; 0.993 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.470      ; 3.283      ;
; 1.006 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.457      ; 3.283      ;
; 1.013 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.485      ;
; 1.016 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.480      ; 3.316      ;
; 1.076 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.470      ; 3.366      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+-----------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM291    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM159_OTERM293    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM233    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM259   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM261   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM239    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM241    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM257   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM277   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM103            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_reset_reg                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.826      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM157             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.826      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; MSC:MSC_inst|prev_p1_req                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 1.837      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_flush_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; MSC:MSC_inst|prev_p1_ready                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 1.837      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM231    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; MSC:MSC_inst|p1_active                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 1.837      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_flush_reg                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; MSC:MSC_inst|p1_control_enable                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|ri_h_scroll[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.826      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_reset_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; MSC:MSC_inst|p1_reset_reg                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM163             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM295    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 1.836      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM275   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM255   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM297    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.835      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 1.836      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.838      ;
; 18.066 ; rst       ; MSC:MSC_inst|p2_control_enable                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 1.829      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; XenonGecko_gen2:XG_inst|xgri_gen2:xgri_inst|to_cpu[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 1.828      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
; 18.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.834      ;
+--------+-----------+------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.244 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.308      ; 1.656      ;
; 1.246 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.306      ; 1.656      ;
; 1.249 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.303      ; 1.656      ;
; 1.249 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.303      ; 1.656      ;
; 1.252 ; rst       ; NeonFox:CPU_inst|regf_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 1.643      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM37           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.257 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.292      ; 1.653      ;
; 1.259 ; rst       ; MSC:MSC_inst|prev_p2_ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.279      ; 1.642      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|take_brx1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_call1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_ret1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_ret_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_call_hold                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_jmp_hold                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|take_brx_hold                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|pc_jmp1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.261 ; rst       ; NeonFox:CPU_inst|extend_flush                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.293      ; 1.658      ;
; 1.267 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.645      ;
; 1.267 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.643      ;
; 1.267 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.643      ;
; 1.267 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.645      ;
; 1.267 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.643      ;
; 1.268 ; rst       ; NeonFox:CPU_inst|data_wren2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.650      ;
; 1.268 ; rst       ; NeonFox:CPU_inst|data_wren1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.650      ;
; 1.268 ; rst       ; NeonFox:CPU_inst|data_select2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.650      ;
; 1.268 ; rst       ; NeonFox:CPU_inst|data_select1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 1.650      ;
; 1.274 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.652      ;
; 1.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.655      ;
; 1.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM299  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 1.657      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM169           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.649      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.649      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM171_OTERM301  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM303  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM279  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.649      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.649      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM281  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM177_OTERM305  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM283  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[28]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM285  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM151           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[27]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM121          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.649      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM269 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM123_OTERM267 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 1.657      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM153_OTERM287  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM271 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM91           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM273 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM247  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.650      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 1.655      ;
; 1.441 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 1.656      ;
+-------+-----------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.683  ; 0.154 ; 15.892   ; 1.244   ; 1.513               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.634 ; 0.187 ; N/A      ; N/A     ; 19.649              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.972  ; 0.154 ; 15.892   ; 1.244   ; 9.608               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.807               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.683  ; 0.187 ; N/A      ; N/A     ; 1.513               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  mem_clk                                              ; 13.478 ; 0.714 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 315271   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1827     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 342990   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 315271   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 531      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1827     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 342990   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 425      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 425      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 06 23:24:02 2022
Info: Command: quartus_sta NeonFox_SDRAM -c NeonFox
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.683               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.972               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.478               0.000 mem_clk 
    Info (332119):    13.634               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.429               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.892               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.715               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.622               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 clk 
    Info (332119):    19.649               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.809               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.906               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.715               0.000 mem_clk 
    Info (332119):    13.982               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.068               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.242               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.405               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.608               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.807               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 clk 
    Info (332119):    19.656               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.909               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.570               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.998               0.000 mem_clk 
    Info (332119):    17.263               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.714               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 18.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.065               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.244               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.968               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Wed Apr 06 23:24:10 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


