$date
	Fri May 30 18:26:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ resetn $end
$scope module seq $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ resetn $end
$var wire 4 % newdata [3:0] $end
$var reg 4 & data [3:0] $end
$var reg 1 ! dout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
x#
0"
x!
$end
#2000
b0x %
b0 &
0!
1"
#4000
0"
#5000
1$
#6000
b0xx %
b0x &
1"
#8000
0"
#10000
b0x1 &
1"
b0x11 %
1#
#12000
0"
#14000
bx111 %
b0x11 &
1"
#16000
0"
#18000
b1111 %
bx111 &
1"
#20000
0"
#22000
b1111 &
1"
#24000
0"
#26000
1"
#28000
0"
#30000
b1110 &
1"
b1100 %
0#
#32000
0"
#34000
b1101 &
1"
b1011 %
1#
#36000
0"
#38000
1!
b1010 &
1"
b100 %
0#
#40000
0"
#42000
b1000 %
0!
b100 &
1"
#44000
0"
#46000
b0 %
b1000 &
1"
#48000
0"
#50000
b0 &
1"
#52000
0"
#54000
1"
#56000
0"
#58000
1"
