---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

ä¹‹æ±Ÿå®éªŒå®¤/åä¸­ç§‘æŠ€å¤§å­¦åšå£«åï¼ˆåˆä½œå¯¼å¸ˆï¼šé‡‘æµ·/å»–å°é£æ•™æˆï¼‰ï¼Œ2023å¹´3æœˆåœ¨åä¸­ç§‘æŠ€å¤§å­¦è·å¾—è®¡ç®—æœºè½¯ä»¶ä¸ç†è®ºåšå£«å­¦ä½ï¼Œåšå£«è®ºæ–‡å…¥é€‰2023å¹´åº¦â€œACM ChinaSysä¼˜ç§€åšå£«è®ºæ–‡å¥–â€å’Œ2023å¹´åº¦â€œCCF DACæœ€ä½³åšå£«è®ºæ–‡æµ·æŠ¥å¥–â€ã€‚ä¸»è¦ç ”ç©¶åŸºäºFPGAçš„é«˜èƒ½æ•ˆè¶…å›¾è®¡ç®—åŠ é€Ÿå™¨ç›¸å…³ç ”ç©¶ï¼Œä»¥ç¬¬ä¸€ä½œè€…/é€šè®¯ä½œè€…åœ¨è®¡ç®—æœºä½“ç³»ç»“æ„é¢†åŸŸé¡¶çº§ä¼šè®®å’ŒæœŸåˆŠï¼ˆMICROã€HPCAã€DACã€FPGAã€ACM TACOã€IEEE TCADç­‰ï¼‰ä¸Šå‘è¡¨è®ºæ–‡7ç¯‡ï¼Œå…¶ä¸­CCF Aç±»è®ºæ–‡6ç¯‡ï¼Œç”³è¯·å›½å®¶å‘æ˜ä¸“åˆ©5é¡¹å’Œç¾å›½ä¸“åˆ©2é¡¹ï¼Œä¸»æŒå›½å®¶è‡ªç„¶ç§‘å­¦åŸºé‡‘é’å¹´é¡¹ç›®ã€åšå£«åç‰¹åˆ«èµ„åŠ©ï¼ˆç«™å‰ï¼‰/é¢ä¸Šã€å›½å®¶é‡ç‚¹ç ”å‘è®¡åˆ’é’å¹´ç§‘å­¦å®¶é¡¹ç›®ä»»åŠ¡ã€æµ™æ±Ÿçœè‡ªç„¶ç§‘å­¦åŸºé‡‘æ¢ç´¢é’å¹´é¡¹ç›®ï¼Œå‚ä¸å›½å®¶é‡ç‚¹ç ”å‘é¡¹ç›®ã€å›½å®¶è‡ªç„¶ç§‘å­¦åŸºé‡‘é‡ç‚¹é¡¹ç›®ç­‰çš„ç ”å‘å·¥ä½œï¼Œéƒ¨åˆ†å…³é”®æŠ€æœ¯åº”ç”¨äºå›½å®¶ç”µç½‘ã€å¹³å®‰ç§‘æŠ€ã€æµ™æ±Ÿå¤©çŒ«ã€ç™¾åº¦ç­‰ä¼ä¸šã€‚æ›¾è·APPTâ€™21å­¦æœ¯ä¼šè®®æœ€ä½³è®ºæ–‡å¥–ã€2023å¹´åº¦â€œå›½é™…æµ‹è¯•å§”å‘˜ä¼šTop 100 Chips Achievement Awardâ€å’Œâ€œå…¨å›½åˆ›æ–°åˆ›ä¸šä¼˜ç§€åšå£«åâ€ï¼Œ2021-2022è¿ç»­ä¸¤å¹´è·å¾—å›¾è®¡ç®—é¢†åŸŸæœ€å…·å½±å“åŠ›æŒ‘æˆ˜èµ›IEEE/MIT/Amazon Graph Challengeå…¨çƒå† å†›(2021å¹´å›½å†…é¦–æ¬¡è·å¾—)ï¼Œç¬¬äºŒå±Šå…¨å›½åšå£«ååˆ›æ–°åˆ›ä¸šå¤§èµ›é‡‘å¥–å’Œç¬¬å…«å±Šä¸­å›½å›½é™…â€œäº’è”ç½‘+â€å¤§å­¦ç”Ÿåˆ›æ–°åˆ›ä¸šå¤§èµ›äº§ä¸šå‘½é¢˜èµ›é“å…¨å›½é‡‘å¥–ã€‚

# ğŸ”¥ News
- 2024.11: ğŸ‰ğŸ‰ Our paper â€œMeHyper: Accelerating Hypergraph Neural Networks by Exploring  Implicit Dataflowsâ€ is accepted by HPCA 2025!
- 2024.07: ğŸ‰ğŸ‰ Our paper â€œA Scalable, Efficient, and Robust Dynamic Memory Management Library for HLS-based FPGAsâ€ is accepted by MICRO 2024!
- 2024.03: ğŸ‰ğŸ‰ Our paper â€œHigh-Performance and Resource-Efficient Dynamic Memory Management in High-Level Synthesisâ€ is accepted by DAC 2024!
- 2023.12: ğŸ‰ğŸ‰ Our papers â€œA High-Performance ReRAM-Based Accelerator for Hypergraph Applicationsâ€ and "An Efficient GCNs Accelerator Using 3D-Stacked Processing-In-Memory Architectures" are accepted by IEEE TCAD!

# ğŸ“ Publications 

- **[HPCA'25]** Wenju Zhao, Pengcheng Yao, Dan Chen, Long Zheng, Xiaofei Liao, **<ins>Qinggang Wang</ins>**, Shaobo Ma, Yu Li, Haifeng Liu, Wenjing Xiao, Yufei Sun, Bin Zhu, Hai Jin, Jingling Xue. MeHyper: Accelerating Hypergraph Neural Networks by Exploring Implicit Dataflows. In *Proceedings of the 31st IEEE International Symposium on High-Performance Computer Architecture*, 2025.
- **[MICRO'24]** **<ins>Qinggang Wang</ins>** Long Zheng, Zhaozeng An, Shuyi Xiong, Runze Wang, Yu Huang, Pengcheng Yao, Xiaofei Liao, Hai Jin, Jingling Xue. A Scalable, Efficient, and Robust Dynamic Memory Management Library for HLS-based FPGAs. In *Proceedings of the 57th ACM/IEEE International Symposium on Microarchitecture*, 2024.
- **[DAC'24]** **<ins>Qinggang Wang</ins>**, Long Zheng, Zhaozeng An, Haoqin Huang, Haoran Zhu, Yu Huang, Pengcheng Yao, Xiaofei Liao, Hai Jin. High-Performance and Resource-Efficient Dynamic Memory Management in High-Level Synthesis.  In *Proceedings of the 61st ACM/IEEE Design Automation Conference*, 2024.
- **[TCAD'24]** Long Zheng, Ao Hu, **<ins>Qinggang Wang (Corresponding author)</ins>**, Yu Huang, Haoqin Huang, Pengcheng Yao, Shuyi Xiong, Xiaofei Liao, Hai Jin. PhGraph: A High-Performance ReRAM-Based Accelerator for Hypergraph Applications. In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2024.
- **[TCAD'24]** Runze Wang, Ao Hu, Long Zheng, **<ins>Qinggang Wang</ins>**, Jingrui Yuan, Haifeng Liu, Linchen Yu, Xiaofei Liao, Hai Jin. An Efficient GCNs Accelerator Using 3D-Stacked Processing-In-Memory Architectures. In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2024.
- **[ICDE'23]** Long Zheng, Xiangyu Ye, Haifeng Liu, **<ins>Qinggang Wang</ins>**, Yu Huang, Chuangyi Gui, Pengcheng Yao, Xiaofei Liao, Hai Jin, Jingling Xue. AFaVS: Accurate Yet Fast Version Switching for Graph Processing Systems. In *Proceedings of the 39th IEEE International Conference on Data Engineering*, 2023.
- **[DAC'23]** Yu Huang, Long Zheng, Haifeng Liu, Zhuoran Zhou, Dan Chen, Pengcheng Yao, **<ins>Qinggang Wang</ins>**, Xiaofei Liao, Hai Jin. MeG2: In-Memory Acceleration for Genome Graphs Analysis. In *Proceedings of the 60th ACM/IEEE Design Automation Conference*, 2023.
- **[MICRO'22]** **<ins>Qinggang Wang</ins>**, Long Zheng, Ao Hu, Yu Huang, Pengcheng Yao, Chuangyi Gui, Xiaofei Liao, Hai Jin, Jingling Xue. A Data-Centric Accelerator for High-Performance Hypergraph Processing.  In *Proceedings of the 57th ACM/IEEE International Symposium on Microarchitecture*, 2022.
- **[HPCA'22]** **<ins>Qinggang Wang</ins>**, Long Zheng, Jingrei Yuan, Yu Huang, Pengcheng Yao, Chuangyi Gui, Ao Hu, Xiaofei Liao, Hai Jin. Hardware-Accelerated Hypergraph Processing with Chain-Driven Scheduling.  In *Proceedings of the 28th IEEE International Symposium on High-Performance Computer Architecture*, 2022.
- **[HPCA'22]** Pengcheng Yao, Long Zheng, Yu Huang, **<ins>Qinggang Wang</ins>**, Chuangyi Gui, Zheng Zeng, Xiaofei Liao, Hai Jin, Jingling Xue. ScalaGraph: A Scalable Accelerator for Massively Parallel Graph Processing.  In *Proceedings of the 28th IEEE International Symposium on High-Performance Computer Architecture*, 2022.
- **[HPCA'22]** Yu Huang, Long Zheng, Pengcheng Yao, **<ins>Qinggang Wang</ins>**, Xiaofei Liao, Hai Jin, Jingling Xue. Accelerating Graph Convolutional Networks Using Crossbar-based Processing-In-Memory Architectures.  In *Proceedings of the 28th IEEE International Symposium on High-Performance Computer Architecture*, 2022.
- **[TCAD'22]** Yu Huang, Long Zheng, Pengcheng Yao, **<ins>Qinggang Wang</ins>**, Haifeng Liu, Xiaofei Liao, Hai Jin, Jingling Xue. ReaDy: A ReRAM-based Processing-In-Memory Accelerator for Dynamic Graph Convolution Networks.  In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2022.
- **[IPDPS'22]** Dan Chen, Hai Jin, Long Zheng, Yu Huang, Pengcheng Yao, Chuangyi Gui, **<ins>Qinggang Wang</ins>**, Haifeng Liu, Haiheng He, Xiaofei Liao, Ran Zheng. A General Offloading Approach for Processing-In-Memory Architectures.  In *Proceedings of the 36th IEEE International Parallel and Distributed Processing Symposium*, 2022.
- **[HPEC'22]** Xufei Sun, Long Zheng, **<ins>Qinggang Wang</ins>**, Xiangyu Ye, Yu Huang, Pengcheng Yao, Xiaofei Liao, Hai Jin. Accelerating Sparse Deep Neural Network Inference Using GPU Tensor Cores. In *Proceedings of the 2022 IEEE High Performance Extreme Computing Conference*, ``IEEE/MIT/Amazon Graph Challenge 2022 Champion```, 2022.
- **[FPGA'21]** **<ins>Qinggang Wang</ins>**, Long Zheng, Yu Huang, Pengcheng Yao, Chuangyi Gui, Xiaofei Liao, Hai Jin, Wenbin Jiang, Fubing Mao. GraSU: A Fast Graph Update Library for FPGA-based Dynamic Graph Processing.  In *Proceedings of the 2021 ACM/SIGDA International Symposium on Field Programmable Gate Arrays*, 2021.
- **[PACT'21]**  Chuangyi Gui, Xiaofei Liao, Long Zheng, Pengcheng Yao, **<ins>Qinggang Wang</ins>**, Hai Jin. SumPA: Efficient Pattern-Centric Graph Mining with Pattern Abstraction. In *Proceedings of the 30th International Conference on Parallel Architectures and Compilation Techniques*, 2021.
- **[JCST'21]** Yuwei Wu, **<ins>Qinggang Wang</ins>**, Long Zheng, Xiaofei Liao, Hai Jin, Wenbin Jiang, Ran Zheng, Kan Hu. FDGLib: A Communication Library for Efficient Large-Scale Graph Processing in FPGA-Accelerated Data Centers. In *Journal of Computer Science and Technology*, ```APPT 2021 Best Paper Award```, 2021.
- **[HPEC'21]** Jie Xin, Xianqi Ye, Long Zheng, **<ins>Qinggang Wang</ins>**, Yu Huang, Pengcheng Yao, Linchen Yu, Xiaofei Liao, Hai Jin. Fast Sparse Deep Neural Network Inference with Flexible SpMM Optimization Space Exploration. In *Proceedings of the 2022 IEEE High Performance Extreme Computing Conference*, ``IEEE/MIT/Amazon Graph Challenge 2021 Champion```, 2021.
- **[HPEC'21]** Runze Wang, Linchen Yu, **<ins>Qinggang Wang</ins>**, Jie Xin, Long Zheng. Productive High-Performance k-Truss Decomposition on GPU Using Linear Algebra. In: Proceedings of the 2021 IEEE High Performance Extreme Computing Conference  In *Proceedings of the 2022 IEEE High Performance Extreme Computing Conference*, ``IEEE/MIT/Amazon Graph Challenge 2021 Innovation Award```, 2021.
- **[TACO'20]** **<ins>Qinggang Wang</ins>**, Long Zheng, Jieshan Zhao, Xiaofei Liao, Hai Jin, Jingling Xue. A Conflict-free Scheduler for High-performance Graph Processing on Multi-pipeline FPGAs. In *ACM Transactions on Architecture and Code Optimization*, 2020.
- **[IPDPS'20]** Long Zheng, Jieshan Zhao, Yu Huang, **<ins>Qinggang Wang</ins>**, Zhen Zeng, Jingling Xue, Xiaofei Liao, Hai Jin. Spara: An Energy-Efficient ReRAM-Based Accelerator for Sparse Graph Analytics Applications. In: Proceedings of the 2021 IEEE High Performance Extreme Computing Conference  In *Proceedings of the 34th IEEE International Parallel and Distributed Processing Symposium*, 2020.
- **[CGO'18]** Long Zheng, Xiaofei Liao, Hai Jin, Jieshan Zhao, **<ins>Qinggang Wang</ins>**. Scalable concurrency debugging with distributed graph processing. In *Proceedings of the 2018 International Symposium on Code Generation and Optimization*, 2018.

# ğŸ– Honors and Awards
- 2023å¹´ â€œACM ChinaSysä¼˜ç§€åšå£«è®ºæ–‡å¥–â€
- 2023å¹´ â€œCCF DACæœ€ä½³åšå£«è®ºæ–‡æµ·æŠ¥å¥–â€
- 2023å¹´ â€œå…¨å›½åˆ›æ–°åˆ›ä¸šä¼˜ç§€åšå£«åâ€
- 2023å¹´ å›½é™…æµ‹è¯•å§”å‘˜ä¼šTop 100 Chips Achievement Award
- 2023å¹´ ç¬¬äºŒå±Šå…¨å›½åšå£«ååˆ›æ–°åˆ›ä¸šå¤§èµ›é‡‘å¥–
- 2022å¹´ ç¬¬å…«å±Šä¸­å›½å›½é™…â€œäº’è”ç½‘+â€å¤§å­¦ç”Ÿåˆ›æ–°åˆ›ä¸šå¤§èµ›äº§ä¸šå‘½é¢˜èµ›é“å…¨å›½é‡‘å¥–
- 2021/2022å¹´ å›¾è®¡ç®—é¢†åŸŸæœ€å…·å½±å“åŠ›æŒ‘æˆ˜èµ›IEEE/MIT/Amazon Graph Challengeå…¨çƒå† å†›
- 2021å¹´ å›½å®¶å¥–å­¦é‡‘ã€åä¸ºå¥–å­¦é‡‘ã€è…¾è®¯å¥–å­¦é‡‘ã€BIGOå¥–å­¦é‡‘ã€æ½æŸ´åŠ¨åŠ›å¥–å­¦é‡‘
- 2021å¹´ å…ˆè¿›å¹¶è¡Œè®¡ç®—å›½é™…ä¼šè®®APPTæœ€ä½³è®ºæ–‡å¥–

# ğŸ“– Educations
- 2013.9-2017.6ï¼Œåä¸­å†œä¸šå¤§å­¦ï¼ˆ211ï¼‰ï¼Œè®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ï¼ˆæœ¬ç§‘ï¼‰
- 2017.9-2023.3ï¼Œåä¸­ç§‘æŠ€å¤§å­¦ï¼ˆ985ï¼‰ï¼Œè®¡ç®—æœºè½¯ä»¶ä¸ç†è®ºï¼ˆåšå£«ï¼‰ï¼Œå¯¼å¸ˆï¼šå»–å°é£ æ•™æˆ
- 2023.3-è‡³ä»Šï¼Œä¹‹æ±Ÿå®éªŒå®¤/åä¸­ç§‘æŠ€å¤§å­¦ï¼Œè®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯ï¼ˆåšå£«åï¼‰ï¼Œåˆä½œå¯¼å¸ˆï¼šé‡‘æµ· æ•™æˆ/å»–å°é£ æ•™æˆ

# ğŸ’¬ Invited Talks
- 2024.09ï¼ŒCCF HPC China 2024 â€œç¬¬å…­å±Šæ•°å€¼æ¨¡æ‹Ÿå·¥ç¨‹åº”ç”¨ä¸­çš„æ™ºèƒ½è¶…ç®—èåˆæŠ€æœ¯è®ºå›â€ï¼ŒæŠ¥å‘Šï¼šç¨€ç–é«˜é˜¶å›¾è®¡ç®—åŠ é€Ÿç ”ç©¶
- 2021.12ï¼ŒCCF APPT 2021ï¼ŒæŠ¥å‘Šï¼šFDGLib: A Communication Library for Efficient Large-Scale Graph Processing in FPGA-Accelerated Data Centers

# ğŸ’» Projects
- **å›½å®¶è‡ªç„¶ç§‘å­¦åŸºé‡‘é’å¹´é¡¹ç›®**ï¼ˆä¸»æŒï¼‰ åŸºäºå¼‚è´¨æ•°æ®æµå›¾çš„å¤šé¢†åŸŸèåˆè®¡ç®—å…³é”®æŠ€æœ¯ç ”ç©¶ï¼ˆNo.62402456ï¼‰ 
- **ç¬¬5æ‰¹åšå£«åç‰¹åˆ«èµ„åŠ©ï¼ˆç«™å‰ï¼‰** ï¼ˆä¸»æŒï¼‰	é‡å æ€§æ„ŸçŸ¥çš„è¶…å›¾è®¡ç®—åŠ é€Ÿå™¨å…³é”®æŠ€æœ¯ç ”ç©¶ï¼ˆNo.2023TQ0328ï¼‰
- **ç¬¬74æ‰¹åšå£«åé¢ä¸Šèµ„åŠ©**ï¼ˆä¸»æŒï¼‰åŸºäºæ•°æ®æµçš„å¤šé¢†åŸŸèåˆè®¡ç®—å…³é”®æŠ€æœ¯ç ”ç©¶ï¼ˆNo.2023M743256ï¼‰
- **æµ™æ±Ÿçœè‡ªç„¶ç§‘å­¦åŸºé‡‘æ¢ç´¢é’å¹´é¡¹ç›®**ï¼ˆä¸»æŒï¼‰åŸºäºFPGAçš„è¶…å›¾è®¡ç®—åŠ é€Ÿå™¨å…³é”®æŠ€æœ¯ç ”ç©¶ï¼ˆNo.LQ24F020027ï¼‰
- **å›½å®¶é‡ç‚¹ç ”å‘è®¡åˆ’é’å¹´ç§‘å­¦å®¶é¡¹ç›®** ï¼ˆä»»åŠ¡è´Ÿè´£äººï¼‰ å¤šå±‚æ¬¡èåˆçš„è½¯ä»¶å®šä¹‰æ•°æ®æµå…³é”®æŠ€æœ¯ä¸ç³»ç»Ÿï¼ˆNo.2023YFB4503400ï¼‰
- **ä¹‹æ±Ÿå®éªŒå®¤é‡å¤§ç§‘ç ”é¡¹ç›®** ï¼ˆè¯¾é¢˜è´Ÿè´£äººï¼‰ å›¾è®¡ç®—åŠ é€Ÿå™¨ï¼ˆNo.2022PI0AC02ï¼‰
- **å›½å®¶é‡ç‚¹ç ”å‘è®¡åˆ’é¡¹ç›®** ï¼ˆè¯¾é¢˜éª¨å¹²ï¼‰ é¢å‘å¤æ‚è®¡ç®—åœºæ™¯çš„å›¾è®¡ç®—æœº ï¼ˆNo.2023YFB4502300ï¼‰
- **å›½å®¶é‡ç‚¹ç ”å‘è®¡åˆ’é¡¹ç›®** ï¼ˆå‚ä¸ï¼‰ é¢å‘å›¾è®¡ç®—çš„é€šç”¨è®¡ç®—æœºæŠ€æœ¯ä¸ç³»ç»Ÿï¼ˆNo.2018YFB1003500ï¼‰

# ğŸ”– Patents
- **<ins>ç‹åº†åˆš</ins>**ã€å®‰æ˜­å¢ã€éƒ‘é¾™ï¼Œä¸€ç§åŸºäºç¬›å¡å°”æ ‘çš„é«˜å±‚æ¬¡ç»¼åˆåŠ¨æ€å†…å­˜ç®¡ç†æ–¹æ³•åŠè£…ç½®ï¼Œä¸­å›½ï¼Œå‘æ˜ä¸“åˆ©ï¼Œä¸“åˆ©å·:ZL202411020646.6
- é»„ç¦¹ã€é»„æµ©å²©ã€éƒ‘é¾™ã€**<ins>ç‹åº†åˆš</ins>**ï¼Œä¸€ç§åŸºäºæ•°æ®æµçš„ç¨€ç–çŸ©é˜µè¿ç®—ç¼–ç¨‹æ¨¡å‹ï¼Œä¸­å›½ï¼Œå‘æ˜ä¸“åˆ©ï¼Œä¸“åˆ©å·: ZL202410841907.4
- éƒ‘é¾™ã€**<ins>ç‹åº†åˆš</ins>**ã€å®‰ç…§å¢ã€é‡‘æµ·ï¼Œä¸€ç§é¢å‘é«˜å±‚æ¬¡ç»¼åˆçš„åŠ¨æ€å†…å­˜ç®¡ç†è£…ç½®åŠæ–¹æ³•ï¼Œä¸­å›½ï¼Œå‘æ˜ä¸“åˆ©ï¼Œ ç”³è¯·å·:202210964944.5
- éƒ‘é¾™ã€**<ins>ç‹åº†åˆš</ins>**ã€èƒ¡æ¾³ã€é‡‘æµ·ï¼Œä¸€ç§é¢å‘è¶…å›¾å¤„ç†çš„ç¡¬ä»¶åŠ é€Ÿå™¨åŠå…¶è¿è¡Œæ–¹æ³•ï¼Œä¸­å›½ï¼Œå‘æ˜ä¸“åˆ©ï¼Œç”³è¯· å·:202210990115.4
- å»–å°é£, èµµæ°å±±, éƒ‘é¾™, é‡‘æµ·, **<ins>ç‹åº†åˆš</ins>**ï¼Œä¸€ç§åŸºäº OpenCL çš„ FPGA å›¾å¤„ç†åŠ é€Ÿæ–¹æ³•å’Œç³»ç»Ÿï¼Œä¸­å›½ï¼Œå‘æ˜ä¸“åˆ©ï¼Œä¸“åˆ©å·:ZL201911029448.5
- Long Zheng, **<ins>Qinggang Wang</ins>**, Xiaofei Liao, Zhaozeng An, Hai Jin. Dynamic Memory Management Apparatus and Method for HLS. ç¾å›½, å‘æ˜ä¸“åˆ©, ç”³è¯·å·: 18/145,552
- Long Zheng, **<ins>Qinggang Wang</ins>**, Xiaofei Liao, Ao Hu, Hai Jin. Hardware Accelerator For Hypergraph Processing and Operating Method Thereof. ç¾å›½, å‘æ˜ä¸“åˆ©, ç”³è¯·å·: 18/145,565
