
/*
 * sdrv,scr_signal.h
 *
 * Copyright(c) 2020 Semidrive
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DT_BINDINGS_SDRV_SCR_SIG_H
#define __DT_BINDINGS_SDRV_SCR_SIG_H

/*
 * AUTO GENERATED SCR SIGNAL HEADER. DO NOT MODIFY!
 *
 * Signal format: scr-id type offset start-bit width
 */
#include <dt-bindings/soc/sdrv,scr.h>

#define SCR_SIGNAL(sig_id)    sig_id __##sig_id

/*---------------------------------------------------
 * SCR_SEC
 *---------------------------------------------------*/
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_15_0 L16 0x80000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_31_16 L16 0x81000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_47_32 L16 0x82000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_63_48 L16 0x83000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_79_64 L16 0x84000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_95_80 L16 0x85000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_111_96 L16 0x86000 0 16
#define __SCR_SEC__ce2_key_perctrl_scr_key_enable_127_112 L16 0x87000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_15_0 L16 0x88000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_31_16 L16 0x89000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_47_32 L16 0x8a000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_63_48 L16 0x8b000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_79_64 L16 0x8c000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_95_80 L16 0x8d000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_111_96 L16 0x8e000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_127_112 L16 0x8f000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_143_128 L16 0x90000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_159_144 L16 0x91000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_175_160 L16 0x92000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_191_176 L16 0x93000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_207_192 L16 0x94000 0 16
#define __SCR_SEC__gpio_mux_sec_gpio_sel_215_208 L16 0x95000 0 8
#define __SCR_SEC__gpio_mux2_gpio_sel_15_0 L16 0x96000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_31_16 L16 0x97000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_47_32 L16 0x98000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_63_48 L16 0x99000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_79_64 L16 0x9a000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_95_80 L16 0x9b000 0 16
#define __SCR_SEC__gpio_mux2_gpio_sel_107_96 L16 0x9c000 0 12
#define __SCR_SEC__tbu0_byp_mux_bypass L16 0x9d000 0 1
#define __SCR_SEC__tbu1_byp_mux_bypass L16 0x9d000 1 1
#define __SCR_SEC__tbu2_byp_mux_bypass L16 0x9d000 2 1
#define __SCR_SEC__tbu3_byp_mux_bypass L16 0x9d000 3 1
#define __SCR_SEC__tbu4_byp_mux_bypass L16 0x9d000 4 1
#define __SCR_SEC__tbu5_byp_mux_bypass L16 0x9d000 5 1
#define __SCR_SEC__tbu6_byp_mux_bypass L16 0x9d000 6 1
#define __SCR_SEC__tbu8_byp_mux_bypass L16 0x9d000 8 1
#define __SCR_SEC__tbu9_byp_mux_bypass L16 0x9d000 9 1
#define __SCR_SEC__tbu10_byp_mux_bypass L16 0x9d000 10 1
#define __SCR_SEC__tbu14_byp_mux_bypass L16 0x9d000 11 1
#define __SCR_SEC__tbu15_byp_mux_bypass L16 0x9d000 12 1
#define __SCR_SEC__fsrefclk_sec_src_sel_1_0 L16 0x9e000 0 2
#define __SCR_SEC__fsrefclk_sec_xtal_cg_en L16 0x9e000 2 1
#define __SCR_SEC__fsrefclk_sec_fs_rc_en L16 0x9e000 3 1
#define __SCR_SEC__fsrefclk_sec_fs_xtal_en L16 0x9e000 4 1
#define __SCR_SEC__fsrefclk_hpi_src_sel_1_0 L16 0x9f000 0 2
#define __SCR_SEC__fsrefclk_hpi_xtal_cg_en L16 0x9f000 2 1
#define __SCR_SEC__fsrefclk_hpi_fs_rc_en L16 0x9f000 3 1
#define __SCR_SEC__fsrefclk_hpi_fs_xtal_en L16 0x9f000 4 1
#define __SCR_SEC__fsrefclk_cpu1_src_sel_1_0 L16 0xa0000 0 2
#define __SCR_SEC__fsrefclk_cpu1_xtal_cg_en L16 0xa0000 2 1
#define __SCR_SEC__fsrefclk_cpu1_fs_rc_en L16 0xa0000 3 1
#define __SCR_SEC__fsrefclk_cpu1_fs_xtal_en L16 0xa0000 4 1
#define __SCR_SEC__fsrefclk_cpu2_src_sel_1_0 L16 0xa1000 0 2
#define __SCR_SEC__fsrefclk_cpu2_xtal_cg_en L16 0xa1000 2 1
#define __SCR_SEC__fsrefclk_cpu2_fs_rc_en L16 0xa1000 3 1
#define __SCR_SEC__fsrefclk_cpu2_fs_xtal_en L16 0xa1000 4 1
#define __SCR_SEC__fsrefclk_gpu1_src_sel_1_0 L16 0xa2000 0 2
#define __SCR_SEC__fsrefclk_gpu1_xtal_cg_en L16 0xa2000 2 1
#define __SCR_SEC__fsrefclk_gpu1_fs_rc_en L16 0xa2000 3 1
#define __SCR_SEC__fsrefclk_gpu1_fs_xtal_en L16 0xa2000 4 1
#define __SCR_SEC__fsrefclk_gpu2_src_sel_1_0 L16 0xa3000 0 2
#define __SCR_SEC__fsrefclk_gpu2_xtal_cg_en L16 0xa3000 2 1
#define __SCR_SEC__fsrefclk_gpu2_fs_rc_en L16 0xa3000 3 1
#define __SCR_SEC__fsrefclk_gpu2_fs_xtal_en L16 0xa3000 4 1
#define __SCR_SEC__fsrefclk_his_src_sel_1_0 L16 0xa4000 0 2
#define __SCR_SEC__fsrefclk_his_xtal_cg_en L16 0xa4000 2 1
#define __SCR_SEC__fsrefclk_his_fs_rc_en L16 0xa4000 3 1
#define __SCR_SEC__fsrefclk_his_fs_xtal_en L16 0xa4000 4 1
#define __SCR_SEC__fsrefclk_vpu_src_sel_1_0 L16 0xa5000 0 2
#define __SCR_SEC__fsrefclk_vpu_xtal_cg_en L16 0xa5000 2 1
#define __SCR_SEC__fsrefclk_vpu_fs_rc_en L16 0xa5000 3 1
#define __SCR_SEC__fsrefclk_vpu_fs_xtal_en L16 0xa5000 4 1
#define __SCR_SEC__fsrefclk_vsn_src_sel_1_0 L16 0xa7000 0 2
#define __SCR_SEC__fsrefclk_vsn_xtal_cg_en L16 0xa7000 2 1
#define __SCR_SEC__fsrefclk_vsn_fs_rc_en L16 0xa7000 3 1
#define __SCR_SEC__fsrefclk_vsn_fs_xtal_en L16 0xa7000 4 1
#define __SCR_SEC__fsrefclk_disp_src_sel_1_0 L16 0xa8000 0 2
#define __SCR_SEC__fsrefclk_disp_xtal_cg_en L16 0xa8000 2 1
#define __SCR_SEC__fsrefclk_disp_fs_rc_en L16 0xa8000 3 1
#define __SCR_SEC__fsrefclk_disp_fs_xtal_en L16 0xa8000 4 1
#define __SCR_SEC__ddr_ss_fsrefclk_src_sel_1_0 L16 0xa9000 0 2
#define __SCR_SEC__ddr_ss_fsrefclk_xtal_cg_en L16 0xa9000 2 1
#define __SCR_SEC__ddr_ss_fsrefclk_fs_rc_en L16 0xa9000 3 1
#define __SCR_SEC__ddr_ss_fsrefclk_fs_xtal_en L16 0xa9000 4 1
#define __SCR_SEC__mac_resp_err_dis L16 0xaa000 16 1
#define __SCR_SEC__mpc_ce2_resp_err_dis L16 0xaa000 18 1
#define __SCR_SEC__mpc_iram2_resp_err_dis L16 0xaa000 19 1
#define __SCR_SEC__mpc_iram3_resp_err_dis L16 0xaa000 20 1
#define __SCR_SEC__mpc_iram4_resp_err_dis L16 0xaa000 21 1
#define __SCR_SEC__mpc_sec_platform_resp_err_dis L16 0xaa000 22 1
#define __SCR_SEC__mpc_mp_platform_resp_err_dis L16 0xaa000 23 1
#define __SCR_SEC__mpc_romc2_resp_err_dis L16 0xaa000 24 1
#define __SCR_SEC__mpc_ospi2_resp_err_dis L16 0xaa000 25 1
#define __SCR_SEC__mpc_gic2_resp_err_dis L16 0xaa000 26 1
#define __SCR_SEC__mpc_gic3_resp_err_dis L16 0xaa000 27 1
#define __SCR_SEC__mpc_mu_resp_err_dis L16 0xaa000 28 1
#define __SCR_SEC__ppc_apbdecmux2_resp_err_dis L16 0xaa000 29 1
#define __SCR_SEC__ppc_apbdecmux3_resp_err_dis L16 0xaa000 30 1
#define __SCR_SEC__ppc_ce2_resp_err_dis L16 0xaa000 31 1
#define __SCR_SEC__ppc_apbdecmux4_resp_err_dis L16 0xab000 16 1
#define __SCR_SEC__ppc_apbdecmux5_resp_err_dis L16 0xab000 17 1
#define __SCR_SEC__ppc_apbdecmux6_resp_err_dis L16 0xab000 18 1
#define __SCR_SEC__ppc_apbdecmux7b_resp_err_dis L16 0xab000 19 1
#define __SCR_SEC__ppc_apbdecmux8_resp_err_dis L16 0xab000 20 1
#define __SCR_SEC__ppc_ddr_cfg_resp_err_dis L16 0xab000 21 1
#define __SCR_SEC__ppc_tcu_resp_err_dis L16 0xab000 22 1
#define __SCR_SEC__ppc_cssys_resp_err_dis L16 0xab000 23 1
#define __SCR_SEC__ppc_scr4k_sid_resp_err_dis L16 0xab000 24 1
#define __SCR_SEC__ppc_scr4k_ssid_resp_err_dis L16 0xab000 25 1
#define __SCR_SEC__mpc_pciex1_resp_err_dis L16 0xac000 16 1
#define __SCR_SEC__mpc_pciex2_resp_err_dis L16 0xac000 17 1
#define __SCR_SEC__mpc_ddr_resp_err_dis L16 0xac000 18 1
#define __SCR_SEC__mpc_vdsp_resp_err_dis L16 0xac000 19 1
#define __SCR_SEC__mpc_gic4_resp_err_dis L16 0xac000 20 1
#define __SCR_SEC__mpc_gic5_resp_err_dis L16 0xac000 21 1
#define __SCR_SEC__mpc_gpu1_resp_err_dis L16 0xac000 22 1
#define __SCR_SEC__mpc_gpu2_resp_err_dis L16 0xac000 23 1
#define __SCR_SEC__rpc_sec_resp_err_dis L16 0xac000 24 1
#define __SCR_SEC__rpc_soc_resp_err_dis L16 0xac000 25 1
#define __SCR_SEC__mpc_iram5_resp_err_dis L16 0xac000 26 1
#define __SCR_SEC__cr5_sec_dccminp_0 L16 0xad000 0 1
#define __SCR_SEC__cr5_sec_dccminp2_0 L16 0xad000 1 1
#define __SCR_SEC__cr5_mp_dccminp_0 L16 0xae000 0 1
#define __SCR_SEC__cr5_mp_dccminp2_0 L16 0xae000 1 1
#define __SCR_SEC__cpu1_dbgen L31 0x100000 0 1
#define __SCR_SEC__cpu1_niden L31 0x100000 1 1
#define __SCR_SEC__cpu1_spiden L31 0x100000 2 1
#define __SCR_SEC__cpu1_spniden L31 0x100000 3 1
#define __SCR_SEC__cpu2_rvbaraddr0_29_2 L31 0x101000 0 28
#define __SCR_SEC__cpu2_rvbaraddr0_39_30 L31 0x102000 0 10
#define __SCR_SEC__cpu1_rvbaraddr0_29_2 L31 0x103000 0 28
#define __SCR_SEC__cpu1_rvbaraddr0_39_30 L31 0x104000 0 10
#define __SCR_SEC__cpu1_rvbaraddr1_29_2 L31 0x105000 0 28
#define __SCR_SEC__cpu1_rvbaraddr1_39_30 L31 0x106000 0 10
#define __SCR_SEC__cpu1_rvbaraddr2_29_2 L31 0x107000 0 28
#define __SCR_SEC__cpu1_rvbaraddr2_39_30 L31 0x108000 0 10
#define __SCR_SEC__cpu1_rvbaraddr3_29_2 L31 0x109000 0 28
#define __SCR_SEC__cpu1_rvbaraddr3_39_30 L31 0x10a000 0 10
#define __SCR_SEC__pvt_sns_sec_fuse_pvt_11_0 L31 0x10b000 0 12
#define __SCR_SEC__remap_cr5_sec_aw_addr_offset_19_0 L31 0x10c000 0 20
#define __SCR_SEC__remap_cr5_sec_aw_remap_ovrd_en L31 0x10c000 20 1
#define __SCR_SEC__remap_cr5_sec_ar_addr_offset_19_0 L31 0x10c000 0 20
#define __SCR_SEC__remap_cr5_sec_ar_remap_ovrd_en L31 0x10c000 20 1
#define __SCR_SEC__cr5_sec_dbgen L31 0x10e000 0 1
#define __SCR_SEC__cr5_sec_niden L31 0x10e000 1 1
#define __SCR_SEC__remap_cr5_mp_aw_addr_offset_19_0 L31 0x10f000 0 20
#define __SCR_SEC__remap_cr5_mp_aw_remap_en L31 0x10f000 20 1
#define __SCR_SEC__remap_cr5_mp_ar_addr_offset_19_0 L31 0x10f000 0 20
#define __SCR_SEC__remap_cr5_mp_ar_remap_en L31 0x10f000 20 1
#define __SCR_SEC__cr5_mp_dbgen L31 0x111000 0 1
#define __SCR_SEC__cr5_mp_niden L31 0x111000 1 1
#define __SCR_SEC__cssys_dbgen L31 0x112000 0 1
#define __SCR_SEC__cssys_niden L31 0x112000 1 1
#define __SCR_SEC__cssys_spiden L31 0x112000 2 1
#define __SCR_SEC__cssys_spniden L31 0x112000 3 1
#define __SCR_SEC__remap_ospi2_imagd_2nd_offset_19_0 L31 0x113000 0 20
#define __SCR_SEC__remap_ospi2_remap_en L31 0x113000 20 1
#define __SCR_SEC__remap_ospi2_imagd_2nd_low_limit_19_0 L31 0x114000 0 20
#define __SCR_SEC__remap_ospi2_imagd_2nd_up_limit_19_0 L31 0x115000 0 20
#define __SCR_SEC__vdsp_altresetvec_31_4 L31 0x116000 0 28
#define __SCR_SEC__cmdtag_i_nocsheduler_bypss L31 0x117000 0 1
#define __SCR_SEC__noc2ddr_fifo_wrap_bypass L31 0x117000 2 1
#define __SCR_SEC__cpu1_rvbaraddr4_29_2 L31 0x118000 0 28
#define __SCR_SEC__cpu1_rvbaraddr4_39_30 L31 0x119000 0 10
#define __SCR_SEC__cpu1_rvbaraddr5_29_2 L31 0x11a000 0 28
#define __SCR_SEC__cpu1_rvbaraddr5_39_30 L31 0x11b000 0 10
#define __SCR_SEC__cssys_tp_maxdatasize_3_0 L31 0x11c000 0 4
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data1__oe L31 0x11d000 0 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data3__oe L31 0x11d000 1 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data5__oe L31 0x11d000 2 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data7__oe L31 0x11d000 3 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data9__oe L31 0x11d000 4 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data11__oe L31 0x11d000 5 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data13__oe L31 0x11d000 6 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data15__oe L31 0x11d000 7 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data17__oe L31 0x11d000 8 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data19__oe L31 0x11d000 9 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data21__oe L31 0x11d000 10 1
#define __SCR_SEC__iomux_wrap_ap_pio_disp_mux__data23__oe L31 0x11d000 11 1
#define __SCR_SEC__cpu2_dbgen L31 0x11e000 0 1
#define __SCR_SEC__cpu2_niden L31 0x11e000 1 1
#define __SCR_SEC__cpu2_spiden L31 0x11e000 2 1
#define __SCR_SEC__cpu2_spniden L31 0x11e000 3 1
#define __SCR_SEC__ce1_security_violation_7 RW 0x1000 0 1
#define __SCR_SEC__ce2_security_violation_7 RW 0x1000 0 1
#define __SCR_SEC__sec_storage1_secure_violation_7 RW 0x1000 0 1
#define __SCR_SEC__sec_storage2_secure_violation_7 RW 0x1000 0 1
#define __SCR_SEC__dbg_mux_pu_sel1_1_0 RW 0x2000 0 2
#define __SCR_SEC__dbg_mux_pu_sel2_1_0 RW 0x2000 2 2
#define __SCR_SEC__pio_i2s_sc_sdo_sdi_ctrl_5_0 RW 0x3000 0 6
#define __SCR_SEC__mshc1_ddr_mode RW 0x4000 0 1
#define __SCR_SEC__mshc1_phy_resetb_scr RW 0x4000 1 1
#define __SCR_SEC__mshc2_ddr_mode RW 0x5000 0 1
#define __SCR_SEC__mshc2_phy_resetb_scr RW 0x5000 1 1
#define __SCR_SEC__mshc3_ddr_mode RW 0x6000 0 1
#define __SCR_SEC__mshc4_ddr_mode RW 0x7000 0 1
#define __SCR_SEC__remap_cr5_sec_aw_irq_en RW 0x9000 0 1
#define __SCR_SEC__remap_cr5_sec_aw_irq_w1c RW 0x9000 1 1
#define __SCR_SEC__remap_cr5_sec_ar_irq_en RW 0x9000 2 1
#define __SCR_SEC__remap_cr5_sec_ar_irq_w1c RW 0x9000 3 1
#define __SCR_SEC__remap_cr5_mp_aw_irq_en RW 0xa000 0 1
#define __SCR_SEC__remap_cr5_mp_aw_irq_w1c RW 0xa000 1 1
#define __SCR_SEC__remap_cr5_mp_ar_irq_en RW 0xa000 2 1
#define __SCR_SEC__remap_cr5_mp_ar_irq_w1c RW 0xa000 3 1
#define __SCR_SEC__spi5_i_opmode RW 0xb000 0 1
#define __SCR_SEC__spi6_i_opmode RW 0xb000 1 1
#define __SCR_SEC__spi7_i_opmode RW 0xb000 2 1
#define __SCR_SEC__spi8_i_opmode RW 0xb000 3 1
#define __SCR_SEC__timer3_lp_mode RW 0xc000 0 1
#define __SCR_SEC__timer4_lp_mode RW 0xd000 0 1
#define __SCR_SEC__timer5_lp_mode RW 0xe000 0 1
#define __SCR_SEC__timer6_lp_mode RW 0xf000 0 1
#define __SCR_SEC__timer7_lp_mode RW 0x10000 0 1
#define __SCR_SEC__timer8_lp_mode RW 0x11000 0 1
#define __SCR_SEC__vpu2_i_linebuffer_cfg_1_0 RW 0x12000 0 2
#define __SCR_SEC__sec_debug_mode RW 0x15000 0 1
#define __SCR_SEC__eth2_pps_stretch_cfg_i_31_0 RW 0x16000 0 32
#define __SCR_SEC__io_ap_prefgen_vddio_gpio_c_lpm RW 0x17000 0 1
#define __SCR_SEC__io_ap_prefgen_vddio_gpio_d_lpm RW 0x17000 1 1
#define __SCR_SEC__io_ap_prefgen_vddio_qspi2_lpm RW 0x17000 2 1
#define __SCR_SEC__io_ap_prefgen_vddio_rgmii2_lpm RW 0x17000 3 1
#define __SCR_SEC__io_ap_prefgen_vddio_i2s_sc_lpm RW 0x17000 4 1
#define __SCR_SEC__io_ap_prefgen_vddio_i2s_mc_lpm RW 0x17000 5 1
#define __SCR_SEC__ddr_ss_pwrokin_aon RW 0x18000 0 1
#define __SCR_SEC__noc_main_disp_press_hurry_en RW 0x19000 0 1
#define __SCR_SEC__noc_main_nondisp_press_hurry_en RW 0x19000 1 1
#define __SCR_SEC___spare4spi_3_0 RW 0x1a000 0 4
#define __SCR_SEC__canfd5_canfd_debounce_time_3_0 R16W16 0x180000 0 4
#define __SCR_SEC__canfd5_ipg_stop R16W16 0x180000 4 1
#define __SCR_SEC__canfd5_ipg_doze R16W16 0x180000 5 1
#define __SCR_SEC__canfd6_canfd_debounce_time_3_0 R16W16 0x181000 0 4
#define __SCR_SEC__canfd6_ipg_stop R16W16 0x181000 4 1
#define __SCR_SEC__canfd6_ipg_doze R16W16 0x181000 5 1
#define __SCR_SEC__canfd7_canfd_debounce_time_3_0 R16W16 0x182000 0 4
#define __SCR_SEC__canfd7_ipg_stop R16W16 0x182000 4 1
#define __SCR_SEC__canfd7_ipg_doze R16W16 0x182000 5 1
#define __SCR_SEC__canfd8_canfd_debounce_time_3_0 R16W16 0x183000 0 4
#define __SCR_SEC__canfd8_ipg_stop R16W16 0x183000 4 1
#define __SCR_SEC__canfd8_ipg_doze R16W16 0x183000 5 1
#define __SCR_SEC__ddr_ss_csysreq_ddrc R16W16 0x184000 0 1
#define __SCR_SEC__cmdtag_i_cmftag_cfg_aful_th_2_0 R16W16 0x184000 1 3
#define __SCR_SEC__eth2_csysreq_i R16W16 0x185000 0 1
#define __SCR_SEC__eth2_cmp_sel R16W16 0x185000 1 1
#define __SCR_SEC__eth2_cpt_sel R16W16 0x185000 2 1
#define __SCR_SEC__eth2_phy_intf_sel_i_2_0 R16W16 0x185000 3 3
#define __SCR_SEC__eth2_sbd_flowctrl_i_4_0 R16W16 0x185000 6 5
#define __SCR_SEC__eth2_rmii_clk_oe R16W16 0x185000 11 1
#define __SCR_SEC__eth2_cap_comp_0_oe R16W16 0x185000 12 1
#define __SCR_SEC__eth2_cap_comp_1_oe R16W16 0x185000 13 1
#define __SCR_SEC__eth2_cap_comp_2_oe R16W16 0x185000 14 1
#define __SCR_SEC__gpu1_core_clk_dis R16W16 0x186000 0 1
#define __SCR_SEC__gpu1_sys_clk_dis R16W16 0x186000 1 1
#define __SCR_SEC__gpu1_mem_clk_dis R16W16 0x186000 2 1
#define __SCR_SEC__gpu1_debug_enable R16W16 0x186000 3 1
#define __SCR_SEC__gpu2_core_clk_dis R16W16 0x187000 0 1
#define __SCR_SEC__gpu2_sys_clk_dis R16W16 0x187000 1 1
#define __SCR_SEC__gpu2_mem_clk_dis R16W16 0x187000 2 1
#define __SCR_SEC__gpu2_debug_enable R16W16 0x187000 3 1
#define __SCR_SEC__pcie_ss_i_pciex1_mstr_csysreq R16W16 0x189000 0 1
#define __SCR_SEC__pcie_ss_i_pciex1_slv_csysreq R16W16 0x189000 0 1
#define __SCR_SEC__pcie_ss_i_pciex2_mstr_csysreq R16W16 0x18a000 0 1
#define __SCR_SEC__pcie_ss_i_pciex2_slv_csysreq R16W16 0x18a000 0 1
#define __SCR_SEC__tbu0_pmusnapshot_req R16W16 0x18b000 0 1
#define __SCR_SEC__tbu0_qreqn_cg R16W16 0x18b000 1 1
#define __SCR_SEC__tbu1_pmusnapshot_req R16W16 0x18c000 0 1
#define __SCR_SEC__tbu1_qreqn_cg R16W16 0x18c000 1 1
#define __SCR_SEC__tbu2_pmusnapshot_req R16W16 0x18d000 0 1
#define __SCR_SEC__tbu2_qreqn_cg R16W16 0x18d000 1 1
#define __SCR_SEC__tbu3_pmusnapshot_req R16W16 0x18e000 0 1
#define __SCR_SEC__tbu3_qreqn_cg R16W16 0x18e000 1 1
#define __SCR_SEC__tbu4_pmusnapshot_req R16W16 0x18f000 0 1
#define __SCR_SEC__tbu4_qreqn_cg R16W16 0x18f000 1 1
#define __SCR_SEC__tbu5_pmusnapshot_req R16W16 0x190000 0 1
#define __SCR_SEC__tbu5_qreqn_cg R16W16 0x190000 1 1
#define __SCR_SEC__tbu6_pmusnapshot_req R16W16 0x191000 0 1
#define __SCR_SEC__tbu6_qreqn_cg R16W16 0x191000 1 1
#define __SCR_SEC__tbu8_pmusnapshot_req R16W16 0x193000 0 1
#define __SCR_SEC__tbu8_qreqn_cg R16W16 0x193000 1 1
#define __SCR_SEC__tbu9_pmusnapshot_req R16W16 0x194000 0 1
#define __SCR_SEC__tbu9_qreqn_cg R16W16 0x194000 1 1
#define __SCR_SEC__tbu10_pmusnapshot_req R16W16 0x195000 0 1
#define __SCR_SEC__tbu10_qreqn_cg R16W16 0x195000 1 1
#define __SCR_SEC__tbu14_pmusnapshot_req R16W16 0x199000 0 1
#define __SCR_SEC__tbu14_qreqn_cg R16W16 0x199000 1 1
#define __SCR_SEC__tbu15_pmusnapshot_req R16W16 0x19a000 0 1
#define __SCR_SEC__tbu15_qreqn_cg R16W16 0x19a000 1 1
#define __SCR_SEC__tcu_pmusnapshot_req R16W16 0x19b000 0 1
#define __SCR_SEC__tcu_qreqn_cg R16W16 0x19b000 1 1
#define __SCR_SEC__usb_ss_i_usb1_xm_csysreq R16W16 0x19c000 0 1
#define __SCR_SEC__usb_ss_i_usb2_xm_csysreq R16W16 0x19d000 0 1
#define __SCR_SEC__vdsp_statvectorsel R16W16 0x19e000 0 1
#define __SCR_SEC__vdsp_runstall R16W16 0x19e000 1 1
#define __SCR_SEC__vdsp_debug_enable R16W16 0x19e000 2 1
#define __SCR_SEC__noc_sec_m_0_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 0 1
#define __SCR_SEC__noc_sec_m_1_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 1 1
#define __SCR_SEC__noc_sec_m_2_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 2 1
#define __SCR_SEC__noc_sec_m_3_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 3 1
#define __SCR_SEC__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr R16W16 0x19f000 4 1
#define __SCR_SEC__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr R16W16 0x19f000 5 1
#define __SCR_SEC__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 6 1
#define __SCR_SEC__noc_sec_s_0_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 7 1
#define __SCR_SEC__noc_sec_s_1_mainsgleccerr_siglat_scr_clr R16W16 0x19f000 8 1
#define __SCR_SEC__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 9 1
#define __SCR_SEC__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 10 1
#define __SCR_SEC__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 11 1
#define __SCR_SEC__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 12 1
#define __SCR_SEC__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr R16W16 0x19f000 13 1
#define __SCR_SEC__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a0000 0 1
#define __SCR_SEC__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a0000 1 1
#define __SCR_SEC__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 2 1
#define __SCR_SEC__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a0000 3 1
#define __SCR_SEC__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a0000 4 1
#define __SCR_SEC__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 5 1
#define __SCR_SEC__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a0000 6 1
#define __SCR_SEC__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a0000 7 1
#define __SCR_SEC__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 8 1
#define __SCR_SEC__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 9 1
#define __SCR_SEC__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 10 1
#define __SCR_SEC__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 11 1
#define __SCR_SEC__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a0000 12 1
#define __SCR_SEC__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a1000 0 1
#define __SCR_SEC__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a1000 1 1
#define __SCR_SEC__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a1000 2 1
#define __SCR_SEC__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a1000 3 1
#define __SCR_SEC__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a1000 4 1
#define __SCR_SEC__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a1000 5 1
#define __SCR_SEC__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr R16W16 0x1a1000 6 1
#define __SCR_SEC__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr R16W16 0x1a1000 7 1
#define __SCR_SEC__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a1000 8 1
#define __SCR_SEC__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a1000 9 1
#define __SCR_SEC__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr R16W16 0x1a1000 10 1
#define __SCR_SEC__vdsp_doubleexceptionerror_siglat_scr_clr R16W16 0x1a1000 11 1
#define __SCR_SEC__cr5_sec_aximcorr0_siglat_scr_clr R16W16 0x1a2000 0 1
#define __SCR_SEC__cr5_sec_axiscorr0_siglat_scr_clr R16W16 0x1a2000 1 1
#define __SCR_SEC__cr5_sec_ppxcorr0_siglat_scr_clr R16W16 0x1a2000 2 1
#define __SCR_SEC__cr5_sec_pphcorr0_siglat_scr_clr R16W16 0x1a2000 3 1
#define __SCR_SEC__cr5_sec_aximfatal0_0_siglat_scr_clr R16W16 0x1a2000 4 1
#define __SCR_SEC__cr5_sec_aximfatal0_1_siglat_scr_clr R16W16 0x1a2000 5 1
#define __SCR_SEC__cr5_sec_aximfatal0_2_siglat_scr_clr R16W16 0x1a2000 6 1
#define __SCR_SEC__cr5_sec_aximfatal0_3_siglat_scr_clr R16W16 0x1a2000 7 1
#define __SCR_SEC__cr5_sec_aximfatal0_4_siglat_scr_clr R16W16 0x1a2000 8 1
#define __SCR_SEC__cr5_sec_axisfatal0_0_siglat_scr_clr R16W16 0x1a2000 9 1
#define __SCR_SEC__cr5_sec_axisfatal0_1_siglat_scr_clr R16W16 0x1a2000 10 1
#define __SCR_SEC__cr5_sec_axisfatal0_2_siglat_scr_clr R16W16 0x1a2000 11 1
#define __SCR_SEC__cr5_sec_axisfatal0_3_siglat_scr_clr R16W16 0x1a2000 12 1
#define __SCR_SEC__cr5_sec_axisfatal0_4_siglat_scr_clr R16W16 0x1a2000 13 1
#define __SCR_SEC__cr5_sec_ppxfatal0_0_siglat_scr_clr R16W16 0x1a2000 14 1
#define __SCR_SEC__cr5_sec_ppxfatal0_1_siglat_scr_clr R16W16 0x1a2000 15 1
#define __SCR_SEC__cr5_sec_ppxfatal0_2_siglat_scr_clr R16W16 0x1a3000 0 1
#define __SCR_SEC__cr5_sec_ppxfatal0_3_siglat_scr_clr R16W16 0x1a3000 1 1
#define __SCR_SEC__cr5_sec_ppxfatal0_4_siglat_scr_clr R16W16 0x1a3000 2 1
#define __SCR_SEC__cr5_sec_dccmout_0_siglat_scr_clr R16W16 0x1a3000 3 1
#define __SCR_SEC__cr5_sec_dccmout2_0_siglat_scr_clr R16W16 0x1a3000 4 1
#define __SCR_SEC__cr5_mp_aximcorr0_siglat_scr_clr R16W16 0x1a3000 5 1
#define __SCR_SEC__cr5_mp_axiscorr0_siglat_scr_clr R16W16 0x1a3000 6 1
#define __SCR_SEC__cr5_mp_ppxcorr0_siglat_scr_clr R16W16 0x1a3000 7 1
#define __SCR_SEC__cr5_mp_pphcorr0_siglat_scr_clr R16W16 0x1a3000 8 1
#define __SCR_SEC__cr5_mp_aximfatal0_0_siglat_scr_clr R16W16 0x1a3000 9 1
#define __SCR_SEC__cr5_mp_aximfatal0_1_siglat_scr_clr R16W16 0x1a3000 10 1
#define __SCR_SEC__cr5_mp_aximfatal0_2_siglat_scr_clr R16W16 0x1a3000 11 1
#define __SCR_SEC__cr5_mp_aximfatal0_3_siglat_scr_clr R16W16 0x1a3000 12 1
#define __SCR_SEC__cr5_mp_aximfatal0_4_siglat_scr_clr R16W16 0x1a3000 13 1
#define __SCR_SEC__cr5_mp_axisfatal0_0_siglat_scr_clr R16W16 0x1a3000 14 1
#define __SCR_SEC__cr5_mp_axisfatal0_1_siglat_scr_clr R16W16 0x1a3000 15 1
#define __SCR_SEC__cr5_mp_axisfatal0_2_siglat_scr_clr R16W16 0x1a4000 0 1
#define __SCR_SEC__cr5_mp_axisfatal0_3_siglat_scr_clr R16W16 0x1a4000 1 1
#define __SCR_SEC__cr5_mp_axisfatal0_4_siglat_scr_clr R16W16 0x1a4000 2 1
#define __SCR_SEC__cr5_mp_ppxfatal0_0_siglat_scr_clr R16W16 0x1a4000 3 1
#define __SCR_SEC__cr5_mp_ppxfatal0_1_siglat_scr_clr R16W16 0x1a4000 4 1
#define __SCR_SEC__cr5_mp_ppxfatal0_2_siglat_scr_clr R16W16 0x1a4000 5 1
#define __SCR_SEC__cr5_mp_ppxfatal0_3_siglat_scr_clr R16W16 0x1a4000 6 1
#define __SCR_SEC__cr5_mp_ppxfatal0_4_siglat_scr_clr R16W16 0x1a4000 7 1
#define __SCR_SEC__cr5_mp_dccmout_0_siglat_scr_clr R16W16 0x1a4000 8 1
#define __SCR_SEC__cr5_mp_dccmout2_0_siglat_scr_clr R16W16 0x1a4000 9 1
#define __SCR_SEC__can9_canfd_debounce_time_3_0 R16W16 0x1a5000 0 4
#define __SCR_SEC__can9_ipg_stop R16W16 0x1a5000 4 1
#define __SCR_SEC__can9_ipg_doze R16W16 0x1a5000 5 1
#define __SCR_SEC__can10_canfd_debounce_time_3_0 R16W16 0x1a6000 0 4
#define __SCR_SEC__can10_ipg_stop R16W16 0x1a6000 4 1
#define __SCR_SEC__can10_ipg_doze R16W16 0x1a6000 5 1
#define __SCR_SEC__can11_canfd_debounce_time_3_0 R16W16 0x1a7000 0 4
#define __SCR_SEC__can11_ipg_stop R16W16 0x1a7000 4 1
#define __SCR_SEC__can11_ipg_doze R16W16 0x1a7000 5 1
#define __SCR_SEC__can12_canfd_debounce_time_3_0 R16W16 0x1a8000 0 4
#define __SCR_SEC__can12_ipg_stop R16W16 0x1a8000 4 1
#define __SCR_SEC__can12_ipg_doze R16W16 0x1a8000 5 1
#define __SCR_SEC__can13_canfd_debounce_time_3_0 R16W16 0x1a9000 0 4
#define __SCR_SEC__can13_ipg_stop R16W16 0x1a9000 4 1
#define __SCR_SEC__can13_ipg_doze R16W16 0x1a9000 5 1
#define __SCR_SEC__can14_canfd_debounce_time_3_0 R16W16 0x1aa000 0 4
#define __SCR_SEC__can14_ipg_stop R16W16 0x1aa000 4 1
#define __SCR_SEC__can14_ipg_doze R16W16 0x1aa000 5 1
#define __SCR_SEC__can15_canfd_debounce_time_3_0 R16W16 0x1ab000 0 4
#define __SCR_SEC__can15_ipg_stop R16W16 0x1ab000 4 1
#define __SCR_SEC__can15_ipg_doze R16W16 0x1ab000 5 1
#define __SCR_SEC__can16_canfd_debounce_time_3_0 R16W16 0x1ac000 0 4
#define __SCR_SEC__can16_ipg_stop R16W16 0x1ac000 4 1
#define __SCR_SEC__can16_ipg_doze R16W16 0x1ac000 5 1
#define __SCR_SEC__can17_canfd_debounce_time_3_0 R16W16 0x1ad000 0 4
#define __SCR_SEC__can17_ipg_stop R16W16 0x1ad000 4 1
#define __SCR_SEC__can17_ipg_doze R16W16 0x1ad000 5 1
#define __SCR_SEC__can18_canfd_debounce_time_3_0 R16W16 0x1ae000 0 4
#define __SCR_SEC__can18_ipg_stop R16W16 0x1ae000 4 1
#define __SCR_SEC__can18_ipg_doze R16W16 0x1ae000 5 1
#define __SCR_SEC__can19_canfd_debounce_time_3_0 R16W16 0x1af000 0 4
#define __SCR_SEC__can19_ipg_stop R16W16 0x1af000 4 1
#define __SCR_SEC__can19_ipg_doze R16W16 0x1af000 5 1
#define __SCR_SEC__can20_canfd_debounce_time_3_0 R16W16 0x1b0000 0 4
#define __SCR_SEC__can20_ipg_stop R16W16 0x1b0000 4 1
#define __SCR_SEC__can20_ipg_doze R16W16 0x1b0000 5 1
#define __SCR_SEC__canfd5_ipg_stop_ack R16W16 0x180000 16 1
#define __SCR_SEC__canfd5_can_lpm_ack R16W16 0x180000 17 1
#define __SCR_SEC__canfd6_ipg_stop_ack R16W16 0x181000 16 1
#define __SCR_SEC__canfd6_can_lpm_ack R16W16 0x181000 17 1
#define __SCR_SEC__canfd7_ipg_stop_ack R16W16 0x182000 16 1
#define __SCR_SEC__canfd7_can_lpm_ack R16W16 0x182000 17 1
#define __SCR_SEC__canfd8_ipg_stop_ack R16W16 0x183000 16 1
#define __SCR_SEC__canfd8_can_lpm_ack R16W16 0x183000 17 1
#define __SCR_SEC__ddr_ss_csysack_ddrc R16W16 0x184000 16 1
#define __SCR_SEC__ddr_ss_cactive_ddrc R16W16 0x184000 17 1
#define __SCR_SEC__cmdtag_o_cmdtag_fifo_ovf R16W16 0x184000 18 1
#define __SCR_SEC__eth2_csysack_o R16W16 0x185000 16 1
#define __SCR_SEC__eth2_cactive_o R16W16 0x185000 17 1
#define __SCR_SEC__gpu1_idle R16W16 0x186000 16 1
#define __SCR_SEC__gpu2_idle R16W16 0x187000 16 1
#define __SCR_SEC__pcie_ss_o_pciex1_mstr_csysack R16W16 0x189000 16 1
#define __SCR_SEC__pcie_ss_o_pciex1_mstr_cactive R16W16 0x189000 17 1
#define __SCR_SEC__pcie_ss_o_pciex1_slv_csysack R16W16 0x189000 18 1
#define __SCR_SEC__pcie_ss_o_pciex1_slv_cactive R16W16 0x189000 19 1
#define __SCR_SEC__pcie_ss_o_pciex2_mstr_csysack R16W16 0x18a000 16 1
#define __SCR_SEC__pcie_ss_o_pciex2_mstr_cactive R16W16 0x18a000 17 1
#define __SCR_SEC__pcie_ss_o_pciex2_slv_csysack R16W16 0x18a000 18 1
#define __SCR_SEC__pcie_ss_o_pciex2_slv_cactive R16W16 0x18a000 19 1
#define __SCR_SEC__tbu0_pmusnapshot_ack R16W16 0x18b000 16 1
#define __SCR_SEC__tbu0_qacceptn_cg R16W16 0x18b000 17 1
#define __SCR_SEC__tbu0_qactive_cg R16W16 0x18b000 18 1
#define __SCR_SEC__tbu0_qdeny_cg R16W16 0x18b000 19 1
#define __SCR_SEC__tbu1_pmusnapshot_ack R16W16 0x18c000 16 1
#define __SCR_SEC__tbu1_qacceptn_cg R16W16 0x18c000 17 1
#define __SCR_SEC__tbu1_qactive_cg R16W16 0x18c000 18 1
#define __SCR_SEC__tbu1_qdeny_cg R16W16 0x18c000 19 1
#define __SCR_SEC__tbu2_pmusnapshot_ack R16W16 0x18d000 16 1
#define __SCR_SEC__tbu2_qacceptn_cg R16W16 0x18d000 17 1
#define __SCR_SEC__tbu2_qactive_cg R16W16 0x18d000 18 1
#define __SCR_SEC__tbu2_qdeny_cg R16W16 0x18d000 19 1
#define __SCR_SEC__tbu3_pmusnapshot_ack R16W16 0x18e000 16 1
#define __SCR_SEC__tbu3_qacceptn_cg R16W16 0x18e000 17 1
#define __SCR_SEC__tbu3_qactive_cg R16W16 0x18e000 18 1
#define __SCR_SEC__tbu3_qdeny_cg R16W16 0x18e000 19 1
#define __SCR_SEC__tbu4_pmusnapshot_ack R16W16 0x18f000 16 1
#define __SCR_SEC__tbu4_qacceptn_cg R16W16 0x18f000 17 1
#define __SCR_SEC__tbu4_qactive_cg R16W16 0x18f000 18 1
#define __SCR_SEC__tbu4_qdeny_cg R16W16 0x18f000 19 1
#define __SCR_SEC__tbu5_pmusnapshot_ack R16W16 0x190000 16 1
#define __SCR_SEC__tbu5_qacceptn_cg R16W16 0x190000 17 1
#define __SCR_SEC__tbu5_qactive_cg R16W16 0x190000 18 1
#define __SCR_SEC__tbu5_qdeny_cg R16W16 0x190000 19 1
#define __SCR_SEC__tbu6_pmusnapshot_ack R16W16 0x191000 16 1
#define __SCR_SEC__tbu6_qacceptn_cg R16W16 0x191000 17 1
#define __SCR_SEC__tbu6_qactive_cg R16W16 0x191000 18 1
#define __SCR_SEC__tbu6_qdeny_cg R16W16 0x191000 19 1
#define __SCR_SEC__tbu8_pmusnapshot_ack R16W16 0x193000 16 1
#define __SCR_SEC__tbu8_qacceptn_cg R16W16 0x193000 17 1
#define __SCR_SEC__tbu8_qactive_cg R16W16 0x193000 18 1
#define __SCR_SEC__tbu8_qdeny_cg R16W16 0x193000 19 1
#define __SCR_SEC__tbu9_pmusnapshot_ack R16W16 0x194000 16 1
#define __SCR_SEC__tbu9_qacceptn_cg R16W16 0x194000 17 1
#define __SCR_SEC__tbu9_qactive_cg R16W16 0x194000 18 1
#define __SCR_SEC__tbu9_qdeny_cg R16W16 0x194000 19 1
#define __SCR_SEC__tbu10_pmusnapshot_ack R16W16 0x195000 16 1
#define __SCR_SEC__tbu10_qacceptn_cg R16W16 0x195000 17 1
#define __SCR_SEC__tbu10_qactive_cg R16W16 0x195000 18 1
#define __SCR_SEC__tbu10_qdeny_cg R16W16 0x195000 19 1
#define __SCR_SEC__tbu14_pmusnapshot_ack R16W16 0x199000 16 1
#define __SCR_SEC__tbu14_qacceptn_cg R16W16 0x199000 17 1
#define __SCR_SEC__tbu14_qactive_cg R16W16 0x199000 18 1
#define __SCR_SEC__tbu14_qdeny_cg R16W16 0x199000 19 1
#define __SCR_SEC__tbu15_pmusnapshot_ack R16W16 0x19a000 16 1
#define __SCR_SEC__tbu15_qacceptn_cg R16W16 0x19a000 17 1
#define __SCR_SEC__tbu15_qactive_cg R16W16 0x19a000 18 1
#define __SCR_SEC__tbu15_qdeny_cg R16W16 0x19a000 19 1
#define __SCR_SEC__tcu_pmusnapshot_ack R16W16 0x19b000 16 1
#define __SCR_SEC__tcu_qacceptn_cg R16W16 0x19b000 17 1
#define __SCR_SEC__tcu_qactive_cg R16W16 0x19b000 18 1
#define __SCR_SEC__tcu_qdeny_cg R16W16 0x19b000 19 1
#define __SCR_SEC__usb_ss_o_usb1_xm_csysack R16W16 0x19c000 16 1
#define __SCR_SEC__usb_ss_o_usb1_xm_cactive R16W16 0x19c000 17 1
#define __SCR_SEC__usb_ss_o_usb2_xm_csysack R16W16 0x19d000 16 1
#define __SCR_SEC__usb_ss_o_usb2_xm_cactive R16W16 0x19d000 17 1
#define __SCR_SEC__vdsp_parithmeticexception R16W16 0x19e000 16 1
#define __SCR_SEC__noc_sec_m_0_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 16 1
#define __SCR_SEC__noc_sec_m_1_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 17 1
#define __SCR_SEC__noc_sec_m_2_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 18 1
#define __SCR_SEC__noc_sec_m_3_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 19 1
#define __SCR_SEC__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x19f000 20 1
#define __SCR_SEC__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x19f000 21 1
#define __SCR_SEC__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 22 1
#define __SCR_SEC__noc_sec_s_0_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 23 1
#define __SCR_SEC__noc_sec_s_1_mainsgleccerr_siglat_scr_clr_ack R16W16 0x19f000 24 1
#define __SCR_SEC__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 25 1
#define __SCR_SEC__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 26 1
#define __SCR_SEC__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 27 1
#define __SCR_SEC__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 28 1
#define __SCR_SEC__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x19f000 29 1
#define __SCR_SEC__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 16 1
#define __SCR_SEC__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 17 1
#define __SCR_SEC__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 18 1
#define __SCR_SEC__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 19 1
#define __SCR_SEC__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 20 1
#define __SCR_SEC__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 21 1
#define __SCR_SEC__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 22 1
#define __SCR_SEC__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a0000 23 1
#define __SCR_SEC__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 24 1
#define __SCR_SEC__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 25 1
#define __SCR_SEC__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 26 1
#define __SCR_SEC__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 27 1
#define __SCR_SEC__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a0000 28 1
#define __SCR_SEC__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 16 1
#define __SCR_SEC__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 17 1
#define __SCR_SEC__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a1000 18 1
#define __SCR_SEC__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 19 1
#define __SCR_SEC__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 20 1
#define __SCR_SEC__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a1000 21 1
#define __SCR_SEC__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 22 1
#define __SCR_SEC__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr_ack R16W16 0x1a1000 23 1
#define __SCR_SEC__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a1000 24 1
#define __SCR_SEC__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a1000 25 1
#define __SCR_SEC__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr_ack R16W16 0x1a1000 26 1
#define __SCR_SEC__vdsp_doubleexceptionerror_siglat_scr_clr_ack R16W16 0x1a1000 27 1
#define __SCR_SEC__cr5_sec_aximcorr0_siglat_scr_clr_ack R16W16 0x1a2000 16 1
#define __SCR_SEC__cr5_sec_axiscorr0_siglat_scr_clr_ack R16W16 0x1a2000 17 1
#define __SCR_SEC__cr5_sec_ppxcorr0_siglat_scr_clr_ack R16W16 0x1a2000 18 1
#define __SCR_SEC__cr5_sec_pphcorr0_siglat_scr_clr_ack R16W16 0x1a2000 19 1
#define __SCR_SEC__cr5_sec_aximfatal0_0_siglat_scr_clr_ack R16W16 0x1a2000 20 1
#define __SCR_SEC__cr5_sec_aximfatal0_1_siglat_scr_clr_ack R16W16 0x1a2000 21 1
#define __SCR_SEC__cr5_sec_aximfatal0_2_siglat_scr_clr_ack R16W16 0x1a2000 22 1
#define __SCR_SEC__cr5_sec_aximfatal0_3_siglat_scr_clr_ack R16W16 0x1a2000 23 1
#define __SCR_SEC__cr5_sec_aximfatal0_4_siglat_scr_clr_ack R16W16 0x1a2000 24 1
#define __SCR_SEC__cr5_sec_axisfatal0_0_siglat_scr_clr_ack R16W16 0x1a2000 25 1
#define __SCR_SEC__cr5_sec_axisfatal0_1_siglat_scr_clr_ack R16W16 0x1a2000 26 1
#define __SCR_SEC__cr5_sec_axisfatal0_2_siglat_scr_clr_ack R16W16 0x1a2000 27 1
#define __SCR_SEC__cr5_sec_axisfatal0_3_siglat_scr_clr_ack R16W16 0x1a2000 28 1
#define __SCR_SEC__cr5_sec_axisfatal0_4_siglat_scr_clr_ack R16W16 0x1a2000 29 1
#define __SCR_SEC__cr5_sec_ppxfatal0_0_siglat_scr_clr_ack R16W16 0x1a2000 30 1
#define __SCR_SEC__cr5_sec_ppxfatal0_1_siglat_scr_clr_ack R16W16 0x1a2000 31 1
#define __SCR_SEC__cr5_sec_ppxfatal0_2_siglat_scr_clr_ack R16W16 0x1a3000 16 1
#define __SCR_SEC__cr5_sec_ppxfatal0_3_siglat_scr_clr_ack R16W16 0x1a3000 17 1
#define __SCR_SEC__cr5_sec_ppxfatal0_4_siglat_scr_clr_ack R16W16 0x1a3000 18 1
#define __SCR_SEC__cr5_sec_dccmout_0_siglat_scr_clr_ack R16W16 0x1a3000 19 1
#define __SCR_SEC__cr5_sec_dccmout2_0_siglat_scr_clr_ack R16W16 0x1a3000 20 1
#define __SCR_SEC__cr5_mp_aximcorr0_siglat_scr_clr_ack R16W16 0x1a3000 21 1
#define __SCR_SEC__cr5_mp_axiscorr0_siglat_scr_clr_ack R16W16 0x1a3000 22 1
#define __SCR_SEC__cr5_mp_ppxcorr0_siglat_scr_clr_ack R16W16 0x1a3000 23 1
#define __SCR_SEC__cr5_mp_pphcorr0_siglat_scr_clr_ack R16W16 0x1a3000 24 1
#define __SCR_SEC__cr5_mp_aximfatal0_0_siglat_scr_clr_ack R16W16 0x1a3000 25 1
#define __SCR_SEC__cr5_mp_aximfatal0_1_siglat_scr_clr_ack R16W16 0x1a3000 26 1
#define __SCR_SEC__cr5_mp_aximfatal0_2_siglat_scr_clr_ack R16W16 0x1a3000 27 1
#define __SCR_SEC__cr5_mp_aximfatal0_3_siglat_scr_clr_ack R16W16 0x1a3000 28 1
#define __SCR_SEC__cr5_mp_aximfatal0_4_siglat_scr_clr_ack R16W16 0x1a3000 29 1
#define __SCR_SEC__cr5_mp_axisfatal0_0_siglat_scr_clr_ack R16W16 0x1a3000 30 1
#define __SCR_SEC__cr5_mp_axisfatal0_1_siglat_scr_clr_ack R16W16 0x1a3000 31 1
#define __SCR_SEC__cr5_mp_axisfatal0_2_siglat_scr_clr_ack R16W16 0x1a4000 16 1
#define __SCR_SEC__cr5_mp_axisfatal0_3_siglat_scr_clr_ack R16W16 0x1a4000 17 1
#define __SCR_SEC__cr5_mp_axisfatal0_4_siglat_scr_clr_ack R16W16 0x1a4000 18 1
#define __SCR_SEC__cr5_mp_ppxfatal0_0_siglat_scr_clr_ack R16W16 0x1a4000 19 1
#define __SCR_SEC__cr5_mp_ppxfatal0_1_siglat_scr_clr_ack R16W16 0x1a4000 20 1
#define __SCR_SEC__cr5_mp_ppxfatal0_2_siglat_scr_clr_ack R16W16 0x1a4000 21 1
#define __SCR_SEC__cr5_mp_ppxfatal0_3_siglat_scr_clr_ack R16W16 0x1a4000 22 1
#define __SCR_SEC__cr5_mp_ppxfatal0_4_siglat_scr_clr_ack R16W16 0x1a4000 23 1
#define __SCR_SEC__cr5_mp_dccmout_0_siglat_scr_clr_ack R16W16 0x1a4000 24 1
#define __SCR_SEC__cr5_mp_dccmout2_0_siglat_scr_clr_ack R16W16 0x1a4000 25 1
#define __SCR_SEC__can9_ipg_stop_ack R16W16 0x1a5000 16 1
#define __SCR_SEC__can9_can_lpm_ack R16W16 0x1a5000 17 1
#define __SCR_SEC__can10_ipg_stop_ack R16W16 0x1a6000 16 1
#define __SCR_SEC__can10_can_lpm_ack R16W16 0x1a6000 17 1
#define __SCR_SEC__can11_ipg_stop_ack R16W16 0x1a7000 16 1
#define __SCR_SEC__can11_can_lpm_ack R16W16 0x1a7000 17 1
#define __SCR_SEC__can12_ipg_stop_ack R16W16 0x1a8000 16 1
#define __SCR_SEC__can12_can_lpm_ack R16W16 0x1a8000 17 1
#define __SCR_SEC__can13_ipg_stop_ack R16W16 0x1a9000 16 1
#define __SCR_SEC__can13_can_lpm_ack R16W16 0x1a9000 17 1
#define __SCR_SEC__can14_ipg_stop_ack R16W16 0x1aa000 16 1
#define __SCR_SEC__can14_can_lpm_ack R16W16 0x1aa000 17 1
#define __SCR_SEC__can15_ipg_stop_ack R16W16 0x1ab000 16 1
#define __SCR_SEC__can15_can_lpm_ack R16W16 0x1ab000 17 1
#define __SCR_SEC__can16_ipg_stop_ack R16W16 0x1ac000 16 1
#define __SCR_SEC__can16_can_lpm_ack R16W16 0x1ac000 17 1
#define __SCR_SEC__can17_ipg_stop_ack R16W16 0x1ad000 16 1
#define __SCR_SEC__can17_can_lpm_ack R16W16 0x1ad000 17 1
#define __SCR_SEC__can18_ipg_stop_ack R16W16 0x1ae000 16 1
#define __SCR_SEC__can18_can_lpm_ack R16W16 0x1ae000 17 1
#define __SCR_SEC__can19_ipg_stop_ack R16W16 0x1af000 16 1
#define __SCR_SEC__can19_can_lpm_ack R16W16 0x1af000 17 1
#define __SCR_SEC__can20_ipg_stop_ack R16W16 0x1b0000 16 1
#define __SCR_SEC__can20_can_lpm_ack R16W16 0x1b0000 17 1
#define __SCR_SEC__rstgen_saf_boot_mode_scr_3_0 RO 0x40000 0 4
#define __SCR_SEC__efusec_manu_cfg_87_64 RO 0x41000 0 24
#define __SCR_SEC__efusec_misc_cfg_7 RO 0x41000 24 1
#define __SCR_SEC__efusec_manu_cfg_88 RO 0x41000 25 1
#define __SCR_SEC__efusec_fa_cfg_0 RO 0x41000 26 1
#define __SCR_SEC__rstgen_sec_main_rst_b_and_main_gating_en RO 0x42000 0 1
#define __SCR_SEC__noc_sec_m_0_i_mainnopendingtrans RO 0x43000 0 1
#define __SCR_SEC__noc_sec_m_1_i_mainnopendingtrans RO 0x43000 1 1
#define __SCR_SEC__noc_sec_m_2_i_mainnopendingtrans RO 0x43000 2 1
#define __SCR_SEC__noc_sec_m_3_i_mainnopendingtrans RO 0x43000 3 1
#define __SCR_SEC__noc_sec_m_5_i_mainnopendingtrans RO 0x43000 4 1
#define __SCR_SEC__noc_sec_m_6_i_mainnopendingtrans RO 0x43000 5 1
#define __SCR_SEC__noc_sec_m_7_i_mainnopendingtrans RO 0x43000 6 1
#define __SCR_SEC__noc_sec_m_8_i_mainnopendingtrans RO 0x43000 7 1
#define __SCR_SEC__noc_sec_m_9_i_mainnopendingtrans RO 0x43000 8 1
#define __SCR_SEC__noc_sec_s_0_t_mainnopendingtrans RO 0x44000 0 1
#define __SCR_SEC__noc_sec_s_1_t_mainnopendingtrans RO 0x44000 1 1
#define __SCR_SEC__noc_sec_s_2_t_mainnopendingtrans RO 0x44000 2 1
#define __SCR_SEC__noc_sec_s_3_t_mainnopendingtrans RO 0x44000 3 1
#define __SCR_SEC__noc_sec_s_4_t_mainnopendingtrans RO 0x44000 4 1
#define __SCR_SEC__noc_sec_s_5_t_mainnopendingtrans RO 0x44000 5 1
#define __SCR_SEC__noc_sec_s_6_t_mainnopendingtrans RO 0x44000 6 1
#define __SCR_SEC__noc_sec_s_9_t_mainnopendingtrans RO 0x44000 8 1
#define __SCR_SEC__noc_sec_s_10_t_mainnopendingtrans RO 0x44000 9 1
#define __SCR_SEC__noc_sec_s_11_t_mainnopendingtrans RO 0x44000 10 1
#define __SCR_SEC__noc_sec_s_12_t_mainnopendingtrans RO 0x44000 11 1
#define __SCR_SEC__noc_sec_s_13_t_mainnopendingtrans RO 0x44000 12 1
#define __SCR_SEC__noc_sec_s_14_t_mainnopendingtrans RO 0x44000 13 1
#define __SCR_SEC__noc_sec_s_15_t_mainnopendingtrans RO 0x44000 14 1
#define __SCR_SEC__noc_sec_s_16_t_mainnopendingtrans RO 0x44000 15 1
#define __SCR_SEC__noc_sec_s_17_t_mainnopendingtrans RO 0x44000 16 1
#define __SCR_SEC__noc_sec_s_18_t_mainnopendingtrans RO 0x44000 17 1
#define __SCR_SEC__noc_sec_s_19_t_mainnopendingtrans RO 0x44000 18 1
#define __SCR_SEC__noc_sec_s_20_t_mainnopendingtrans RO 0x44000 19 1
#define __SCR_SEC__noc_sec_s_21_t_mainnopendingtrans RO 0x44000 20 1
#define __SCR_SEC__noc_sec_s_22_t_mainnopendingtrans RO 0x44000 21 1
#define __SCR_SEC__noc_sec_s_23_t_mainnopendingtrans RO 0x44000 22 1
#define __SCR_SEC__noc_sec_s_24_t_mainnopendingtrans RO 0x44000 23 1
#define __SCR_SEC__noc_sec_s_25_t_mainnopendingtrans RO 0x44000 24 1
#define __SCR_SEC__noc_sec_s_26_t_mainnopendingtrans RO 0x44000 25 1
#define __SCR_SEC__noc_sec_s_27_t_mainnopendingtrans RO 0x44000 26 1
#define __SCR_SEC__noc_sec_s_28_t_mainnopendingtrans RO 0x44000 27 1
#define __SCR_SEC__noc_sec_s_29_t_mainnopendingtrans RO 0x44000 28 1
#define __SCR_SEC__noc_sec_s_30_t_mainnopendingtrans RO 0x44000 29 1
#define __SCR_SEC__noc_sec_svreg_mainnopendingtrans RO 0x44000 30 1
#define __SCR_SEC__noc_sec_svreg_t_mainnopendingtrans RO 0x44000 31 1
#define __SCR_SEC__noc_sec_m_m_0_i_mainnopendingtrans RO 0x45000 0 1
#define __SCR_SEC__noc_sec_m_m_8_i_mainnopendingtrans RO 0x45000 2 1
#define __SCR_SEC__noc_sec_m_m_9_i_mainnopendingtrans RO 0x45000 3 1
#define __SCR_SEC__noc_sec_m_m_10_i_mainnopendingtrans RO 0x45000 4 1
#define __SCR_SEC__noc_sec_m_m_11_i_mainnopendingtrans RO 0x45000 5 1
#define __SCR_SEC__noc_sec_m_m_12_i_mainnopendingtrans RO 0x45000 6 1
#define __SCR_SEC__noc_sec_m_m_13_i_mainnopendingtrans RO 0x45000 7 1
#define __SCR_SEC__noc_sec_m_m_14_i_mainnopendingtrans RO 0x45000 8 1
#define __SCR_SEC__noc_sec_m_m_15_i_mainnopendingtrans RO 0x45000 9 1
#define __SCR_SEC__noc_sec_m_m_16_i_mainnopendingtrans RO 0x45000 10 1
#define __SCR_SEC__noc_sec_m_m_17_i_mainnopendingtrans RO 0x45000 11 1
#define __SCR_SEC__noc_sec_m_m_18_i_mainnopendingtrans RO 0x45000 12 1
#define __SCR_SEC__noc_sec_m_m_19_i_mainnopendingtrans RO 0x45000 13 1
#define __SCR_SEC__noc_sec_m_m_20_i_mainnopendingtrans RO 0x45000 14 1
#define __SCR_SEC__noc_sec_m_s_0_t_mainnopendingtrans RO 0x45000 15 1
#define __SCR_SEC__noc_sec_m_s_1_t_mainnopendingtrans RO 0x45000 16 1
#define __SCR_SEC__noc_sec_m_s_2_t_mainnopendingtrans RO 0x45000 17 1
#define __SCR_SEC__noc_sec_m_s_3_t_mainnopendingtrans RO 0x45000 18 1
#define __SCR_SEC__noc_sec_m_svreg_t_mainnopendingtrans RO 0x45000 19 1
#define __SCR_SEC__noc_sec_m_svreg_mainnopendingtrans RO 0x45000 20 1
#define __SCR_SEC__noc_main_m_0_i_mainnopendingtrans RO 0x46000 0 1
#define __SCR_SEC__noc_main_m_1_i_mainnopendingtrans RO 0x46000 1 1
#define __SCR_SEC__noc_main_m_2_i_mainnopendingtrans RO 0x46000 2 1
#define __SCR_SEC__noc_main_m_3_i_mainnopendingtrans RO 0x46000 3 1
#define __SCR_SEC__noc_main_m_4_i_mainnopendingtrans RO 0x46000 4 1
#define __SCR_SEC__noc_main_m_5_i_mainnopendingtrans RO 0x46000 5 1
#define __SCR_SEC__noc_main_m_6_i_mainnopendingtrans RO 0x46000 6 1
#define __SCR_SEC__noc_main_m_7_i_mainnopendingtrans RO 0x46000 7 1
#define __SCR_SEC__noc_main_m_8_i_mainnopendingtrans RO 0x46000 8 1
#define __SCR_SEC__noc_main_m_9_i_mainnopendingtrans RO 0x46000 9 1
#define __SCR_SEC__noc_main_m_10_i_mainnopendingtrans RO 0x46000 10 1
#define __SCR_SEC__noc_main_m_11_i_mainnopendingtrans RO 0x46000 11 1
#define __SCR_SEC__noc_main_m_12_i_mainnopendingtrans RO 0x46000 12 1
#define __SCR_SEC__noc_main_m_13_i_mainnopendingtrans RO 0x46000 13 1
#define __SCR_SEC__noc_main_m_14_i_mainnopendingtrans RO 0x46000 14 1
#define __SCR_SEC__noc_main_m_16_i_mainnopendingtrans RO 0x46000 15 1
#define __SCR_SEC__noc_main_m_17_i_mainnopendingtrans RO 0x46000 16 1
#define __SCR_SEC__noc_main_m_18_i_mainnopendingtrans RO 0x46000 17 1
#define __SCR_SEC__noc_main_m_19_i_mainnopendingtrans RO 0x46000 18 1
#define __SCR_SEC__noc_main_m_20_i_mainnopendingtrans RO 0x46000 19 1
#define __SCR_SEC__noc_main_m_21_i_mainnopendingtrans RO 0x46000 20 1
#define __SCR_SEC__noc_main_m_22_i_mainnopendingtrans RO 0x46000 21 1
#define __SCR_SEC__noc_main_m_23_i_mainnopendingtrans RO 0x46000 22 1
#define __SCR_SEC__noc_main_m_24_i_mainnopendingtrans RO 0x46000 23 1
#define __SCR_SEC__noc_main_s_0_sbp_t_mainnopendingtrans RO 0x47000 0 1
#define __SCR_SEC__noc_main_s_1_t_mainnopendingtrans RO 0x47000 1 1
#define __SCR_SEC__noc_main_s_2_t_mainnopendingtrans RO 0x47000 2 1
#define __SCR_SEC__noc_main_s_3_t_mainnopendingtrans RO 0x47000 3 1
#define __SCR_SEC__noc_main_s_4_t_mainnopendingtrans RO 0x47000 4 1
#define __SCR_SEC__noc_main_s_5_t_mainnopendingtrans RO 0x47000 5 1
#define __SCR_SEC__noc_main_s_6_t_mainnopendingtrans RO 0x47000 6 1
#define __SCR_SEC__noc_main_s_7_t_mainnopendingtrans RO 0x47000 7 1
#define __SCR_SEC__noc_main_s_8_t_mainnopendingtrans RO 0x47000 8 1
#define __SCR_SEC__noc_main_s_9_t_mainnopendingtrans RO 0x47000 9 1
#define __SCR_SEC__noc_main_s_10_t_mainnopendingtrans RO 0x47000 10 1
#define __SCR_SEC__noc_main_s_11_t_mainnopendingtrans RO 0x47000 11 1
#define __SCR_SEC__noc_main_s_15_t_mainnopendingtrans RO 0x47000 12 1
#define __SCR_SEC__noc_main_s_16_t_mainnopendingtrans RO 0x47000 13 1
#define __SCR_SEC__noc_main_s_17_t_mainnopendingtrans RO 0x47000 14 1
#define __SCR_SEC__noc_main_s_18_t_mainnopendingtrans RO 0x47000 15 1
#define __SCR_SEC__noc_main_s_19_t_mainnopendingtrans RO 0x47000 16 1
#define __SCR_SEC__noc_main_s_20_t_mainnopendingtrans RO 0x47000 17 1
#define __SCR_SEC__noc_main_s_21_t_mainnopendingtrans RO 0x47000 18 1
#define __SCR_SEC__noc_main_noc_reg_mainnopendingtrans RO 0x47000 19 1
#define __SCR_SEC__noc_main_noc_reg_t_mainnopendingtrans RO 0x47000 20 1
#define __SCR_SEC__u_info_cmp_o_faultinfo_13_0 RO 0x48000 0 14
#define __SCR_SEC__xtal_saf_xtal_rdy RO 0x49000 0 1

/*---------------------------------------------------
 * SCR_HPI
 *---------------------------------------------------*/
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data1__oe L31 0x400 0 1
#define __SCR_HPI__canfd9_canfd_debounce_time_3_0 L31 0x400 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data3__oe L31 0x404 0 1
#define __SCR_HPI__canfd10_canfd_debounce_time_3_0 L31 0x404 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data5__oe L31 0x408 0 1
#define __SCR_HPI__canfd11_canfd_debounce_time_3_0 L31 0x408 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data7__oe L31 0x40c 0 1
#define __SCR_HPI__canfd12_canfd_debounce_time_3_0 L31 0x40c 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data9__oe L31 0x410 0 1
#define __SCR_HPI__canfd13_canfd_debounce_time_3_0 L31 0x410 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data11__oe L31 0x414 0 1
#define __SCR_HPI__canfd14_canfd_debounce_time_3_0 L31 0x414 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data13__oe L31 0x418 0 1
#define __SCR_HPI__canfd15_canfd_debounce_time_3_0 L31 0x418 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data15__oe L31 0x41c 0 1
#define __SCR_HPI__canfd16_canfd_debounce_time_3_0 L31 0x41c 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data17__oe L31 0x420 0 1
#define __SCR_HPI__canfd17_canfd_debounce_time_3_0 L31 0x420 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data19__oe L31 0x424 0 1
#define __SCR_HPI__canfd18_canfd_debounce_time_3_0 L31 0x424 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data21__oe L31 0x428 0 1
#define __SCR_HPI__canfd19_canfd_debounce_time_3_0 L31 0x428 1 4
#define __SCR_HPI__iomux_wrap_ap_pio_disp_mux__data23__oe L31 0x42c 0 1
#define __SCR_HPI__canfd20_canfd_debounce_time_3_0 L31 0x42c 1 4
#define __SCR_HPI__canfd9_ipg_stop R16W16 0x600 0 1
#define __SCR_HPI__canfd9_ipg_doze R16W16 0x600 1 1
#define __SCR_HPI__canfd9_sw_gating_en R16W16 0x600 2 1
#define __SCR_HPI__canfd9_sw_gating_dis R16W16 0x600 3 1
#define __SCR_HPI__canfd9_ipg_soft_reset_b R16W16 0x600 4 1
#define __SCR_HPI__canfd10_ipg_stop R16W16 0x604 0 1
#define __SCR_HPI__canfd10_ipg_doze R16W16 0x604 1 1
#define __SCR_HPI__canfd10_sw_gating_en R16W16 0x604 2 1
#define __SCR_HPI__canfd10_sw_gating_dis R16W16 0x604 3 1
#define __SCR_HPI__canfd10_ipg_soft_reset_b R16W16 0x604 4 1
#define __SCR_HPI__canfd11_ipg_stop R16W16 0x608 0 1
#define __SCR_HPI__canfd11_ipg_doze R16W16 0x608 1 1
#define __SCR_HPI__canfd11_sw_gating_en R16W16 0x608 2 1
#define __SCR_HPI__canfd11_sw_gating_dis R16W16 0x608 3 1
#define __SCR_HPI__canfd11_ipg_soft_reset_b R16W16 0x608 4 1
#define __SCR_HPI__canfd12_ipg_stop R16W16 0x60c 0 1
#define __SCR_HPI__canfd12_ipg_doze R16W16 0x60c 1 1
#define __SCR_HPI__canfd12_sw_gating_en R16W16 0x60c 2 1
#define __SCR_HPI__canfd12_sw_gating_dis R16W16 0x60c 3 1
#define __SCR_HPI__canfd12_ipg_soft_reset_b R16W16 0x60c 4 1
#define __SCR_HPI__canfd13_ipg_stop R16W16 0x610 0 1
#define __SCR_HPI__canfd13_ipg_doze R16W16 0x610 1 1
#define __SCR_HPI__canfd13_sw_gating_en R16W16 0x610 2 1
#define __SCR_HPI__canfd13_sw_gating_dis R16W16 0x610 3 1
#define __SCR_HPI__canfd13_ipg_soft_reset_b R16W16 0x610 4 1
#define __SCR_HPI__canfd14_ipg_stop R16W16 0x614 0 1
#define __SCR_HPI__canfd14_ipg_doze R16W16 0x614 1 1
#define __SCR_HPI__canfd14_sw_gating_en R16W16 0x614 2 1
#define __SCR_HPI__canfd14_sw_gating_dis R16W16 0x614 3 1
#define __SCR_HPI__canfd14_ipg_soft_reset_b R16W16 0x614 4 1
#define __SCR_HPI__canfd15_ipg_stop R16W16 0x618 0 1
#define __SCR_HPI__canfd15_ipg_doze R16W16 0x618 1 1
#define __SCR_HPI__canfd15_sw_gating_en R16W16 0x618 2 1
#define __SCR_HPI__canfd15_sw_gating_dis R16W16 0x618 3 1
#define __SCR_HPI__canfd15_ipg_soft_reset_b R16W16 0x618 4 1
#define __SCR_HPI__canfd16_ipg_stop R16W16 0x61c 0 1
#define __SCR_HPI__canfd16_ipg_doze R16W16 0x61c 1 1
#define __SCR_HPI__canfd16_sw_gating_en R16W16 0x61c 2 1
#define __SCR_HPI__canfd16_sw_gating_dis R16W16 0x61c 3 1
#define __SCR_HPI__canfd16_ipg_soft_reset_b R16W16 0x61c 4 1
#define __SCR_HPI__canfd17_ipg_stop R16W16 0x620 0 1
#define __SCR_HPI__canfd17_ipg_doze R16W16 0x620 1 1
#define __SCR_HPI__canfd17_sw_gating_en R16W16 0x620 2 1
#define __SCR_HPI__canfd17_sw_gating_dis R16W16 0x620 3 1
#define __SCR_HPI__canfd17_ipg_soft_reset_b R16W16 0x620 4 1
#define __SCR_HPI__canfd18_ipg_stop R16W16 0x624 0 1
#define __SCR_HPI__canfd18_ipg_doze R16W16 0x624 1 1
#define __SCR_HPI__canfd18_sw_gating_en R16W16 0x624 2 1
#define __SCR_HPI__canfd18_sw_gating_dis R16W16 0x624 3 1
#define __SCR_HPI__canfd18_ipg_soft_reset_b R16W16 0x624 4 1
#define __SCR_HPI__canfd19_ipg_stop R16W16 0x628 0 1
#define __SCR_HPI__canfd19_ipg_doze R16W16 0x628 1 1
#define __SCR_HPI__canfd19_sw_gating_en R16W16 0x628 2 1
#define __SCR_HPI__canfd19_sw_gating_dis R16W16 0x628 3 1
#define __SCR_HPI__canfd19_ipg_soft_reset_b R16W16 0x628 4 1
#define __SCR_HPI__canfd20_ipg_stop R16W16 0x62c 0 1
#define __SCR_HPI__canfd20_ipg_doze R16W16 0x62c 1 1
#define __SCR_HPI__canfd20_sw_gating_en R16W16 0x62c 2 1
#define __SCR_HPI__canfd20_sw_gating_dis R16W16 0x62c 3 1
#define __SCR_HPI__canfd20_ipg_soft_reset_b R16W16 0x62c 4 1
#define __SCR_HPI__canfd9_ipg_stop_ack R16W16 0x600 16 1
#define __SCR_HPI__canfd9_can_lpm_ack R16W16 0x600 17 1
#define __SCR_HPI__canfd10_ipg_stop_ack R16W16 0x604 16 1
#define __SCR_HPI__canfd10_can_lpm_ack R16W16 0x604 17 1
#define __SCR_HPI__canfd11_ipg_stop_ack R16W16 0x608 16 1
#define __SCR_HPI__canfd11_can_lpm_ack R16W16 0x608 17 1
#define __SCR_HPI__canfd12_ipg_stop_ack R16W16 0x60c 16 1
#define __SCR_HPI__canfd12_can_lpm_ack R16W16 0x60c 17 1
#define __SCR_HPI__canfd13_ipg_stop_ack R16W16 0x610 16 1
#define __SCR_HPI__canfd13_can_lpm_ack R16W16 0x610 17 1
#define __SCR_HPI__canfd14_ipg_stop_ack R16W16 0x614 16 1
#define __SCR_HPI__canfd14_can_lpm_ack R16W16 0x614 17 1
#define __SCR_HPI__canfd15_ipg_stop_ack R16W16 0x618 16 1
#define __SCR_HPI__canfd15_can_lpm_ack R16W16 0x618 17 1
#define __SCR_HPI__canfd16_ipg_stop_ack R16W16 0x61c 16 1
#define __SCR_HPI__canfd16_can_lpm_ack R16W16 0x61c 17 1
#define __SCR_HPI__canfd17_ipg_stop_ack R16W16 0x620 16 1
#define __SCR_HPI__canfd17_can_lpm_ack R16W16 0x620 17 1
#define __SCR_HPI__canfd18_ipg_stop_ack R16W16 0x624 16 1
#define __SCR_HPI__canfd18_can_lpm_ack R16W16 0x624 17 1
#define __SCR_HPI__canfd19_ipg_stop_ack R16W16 0x628 16 1
#define __SCR_HPI__canfd19_can_lpm_ack R16W16 0x628 17 1
#define __SCR_HPI__canfd20_ipg_stop_ack R16W16 0x62c 16 1
#define __SCR_HPI__canfd20_can_lpm_ack R16W16 0x62c 17 1

#endif /* __DT_BINDINGS_SDRV_SCR_SIG_H */
