---
layout: post
title: "Always if vs. Continuous assignment"
categories: [Verilog]
date: 2025-09-09
---

## ğŸ“Œ Introduction

<!-- ![alt text](../assets/day10/2-to-1_multiplexer.png) -->
<img src="{{ '/assets/day10/2-to-1_multiplexer.png' | relative_url }}" width="350">

### Always if
```verilog
always @(*) begin
    if (condition) begin
        out = x;
    end
    else begin
        out = y;
    end
end
```

### Continuous assignment
```verilog
assign out = (condition) ? x : y;
```
## ğŸ§‘â€ğŸ’» Code Example
Problem: Choose b if both sel_b1 and sel_b2 are true. Otherwise, choose a.
```verilog
module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always   ); 
    
    assign out_assign = (sel_b1 & sel_b2) ? b : a;
    
    always @ (*) begin
        if (sel_b1 & sel_b2)
            out_always = b;
        else
            out_always = a;
    end
        
endmodule
```

## ğŸ“š Reference
* [HDLBits Problem - Always if](https://hdlbits.01xz.net/wiki/Always_if)
