{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636994305193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994305193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:38:25 2021 " "Processing started: Mon Nov 15 11:38:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994305193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636994305193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636994305194 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636994305355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_testbench " "Found entity 1: PC_testbench" {  } { { "PC_testbench.sv" "" { Text "/home/user/dsd-lab-7/PC_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "/home/user/dsd-lab-7/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_RegDst.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_RegDst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_RegDst " "Found entity 1: MUX_RegDst" {  } { { "MUX_RegDst.sv" "" { Text "/home/user/dsd-lab-7/MUX_RegDst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_MemtoReg.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_MemtoReg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MemtoReg " "Found entity 1: MUX_MemtoReg" {  } { { "MUX_MemtoReg.sv" "" { Text "/home/user/dsd-lab-7/MUX_MemtoReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_ALUSrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_ALUSrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALUSrc " "Found entity 1: MUX_ALUSrc" {  } { { "MUX_ALUSrc.sv" "" { Text "/home/user/dsd-lab-7/MUX_ALUSrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "/home/user/dsd-lab-7/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/user/dsd-lab-7/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/user/dsd-lab-7/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "/home/user/dsd-lab-7/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.sv" "" { Text "/home/user/dsd-lab-7/SevenSegmentDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994313312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994313312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636994313357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PC.sv(48) " "Verilog HDL assignment warning at PC.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "PC.sv" "" { Text "/home/user/dsd-lab-7/PC.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636994313359 "|PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_inst\"" {  } { { "PC.sv" "instruction_memory_inst" { Text "/home/user/dsd-lab-7/PC.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 instruction_memory.sv(13) " "Verilog HDL assignment warning at instruction_memory.sv(13): truncated value with size 32 to match size of target (3)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636994313370 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313371 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313372 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313373 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313374 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994313375 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_RegDst MUX_RegDst:MUX_RegDst_inst " "Elaborating entity \"MUX_RegDst\" for hierarchy \"MUX_RegDst:MUX_RegDst_inst\"" {  } { { "PC.sv" "MUX_RegDst_inst" { Text "/home/user/dsd-lab-7/PC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "PC.sv" "register_file_inst" { Text "/home/user/dsd-lab-7/PC.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend_inst " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend_inst\"" {  } { { "PC.sv" "sign_extend_inst" { Text "/home/user/dsd-lab-7/PC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALUSrc MUX_ALUSrc:MUX_ALUSrc_inst " "Elaborating entity \"MUX_ALUSrc\" for hierarchy \"MUX_ALUSrc:MUX_ALUSrc_inst\"" {  } { { "PC.sv" "MUX_ALUSrc_inst" { Text "/home/user/dsd-lab-7/PC.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "PC.sv" "ALU_inst" { Text "/home/user/dsd-lab-7/PC.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_inst\"" {  } { { "PC.sv" "data_memory_inst" { Text "/home/user/dsd-lab-7/PC.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MemtoReg MUX_MemtoReg:MUX_MemtoReg_inst " "Elaborating entity \"MUX_MemtoReg\" for hierarchy \"MUX_MemtoReg:MUX_MemtoReg_inst\"" {  } { { "PC.sv" "MUX_MemtoReg_inst" { Text "/home/user/dsd-lab-7/PC.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:SevenSeg0 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:SevenSeg0\"" {  } { { "PC.sv" "SevenSeg0" { Text "/home/user/dsd-lab-7/PC.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994313393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1636994314625 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file.sv" "" { Text "/home/user/dsd-lab-7/register_file.sv" 26 -1 0 } } { "data_memory.sv" "" { Text "/home/user/dsd-lab-7/data_memory.sv" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1636994314644 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1636994314644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1636994315005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636994317094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636994317094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2648 " "Implemented 2648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636994317245 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636994317245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2556 " "Implemented 2556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1636994317245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636994317245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994317254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:38:37 2021 " "Processing ended: Mon Nov 15 11:38:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994317254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994317254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994317254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636994317254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636994319008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994319008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:38:38 2021 " "Processing started: Mon Nov 15 11:38:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994319008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636994319008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636994319008 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636994319067 ""}
{ "Info" "0" "" "Project  = Lab7" {  } {  } 0 0 "Project  = Lab7" 0 0 "Fitter" 0 0 1636994319068 ""}
{ "Info" "0" "" "Revision = Lab7" {  } {  } 0 0 "Revision = Lab7" 0 0 "Fitter" 0 0 1636994319068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1636994319149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab7 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636994319166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636994319232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636994319233 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636994319552 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636994319556 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636994319609 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636994319609 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3138 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636994319619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3140 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636994319619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3142 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636994319619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3144 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636994319619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/software/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3146 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636994319619 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636994319619 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636994319621 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 92 " "No exact pin location assignment(s) for 80 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1636994320588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636994321005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636994321005 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636994321030 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1636994321030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636994321031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636994321303 ""}  } { { "PC.sv" "" { Text "/home/user/dsd-lab-7/PC.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/dsd-lab-7/" { { 0 { 0 ""} 0 3130 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636994321303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636994321765 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636994321769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636994321769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636994321774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636994321781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636994321789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636994321789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636994321792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636994321877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636994321881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636994321881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 2.5V 2 78 0 " "Number of I/O pins in group: 80 (unused VREF, 2.5V VCCIO, 2 input, 78 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1636994321889 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1636994321889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1636994321889 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 4 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 53 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1636994321890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1636994321890 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1636994321890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636994322252 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636994322256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636994326242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636994326832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636994326873 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636994334441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636994334441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636994334935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/user/dsd-lab-7/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636994339435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636994339435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636994345962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636994345963 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636994345963 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636994346037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636994346100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636994346695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636994346737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636994347305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636994348008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/dsd-lab-7/output_files/Lab7.fit.smsg " "Generated suppressed messages file /home/user/dsd-lab-7/output_files/Lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636994348887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994349285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:09 2021 " "Processing ended: Mon Nov 15 11:39:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994349285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994349285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994349285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636994349285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636994351038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994351038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:10 2021 " "Processing started: Mon Nov 15 11:39:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994351038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636994351038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636994351038 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636994353454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636994353551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994354398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:14 2021 " "Processing ended: Mon Nov 15 11:39:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994354398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994354398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994354398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636994354398 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636994354504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636994356213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994356214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:16 2021 " "Processing started: Mon Nov 15 11:39:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994356214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636994356214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab7 -c Lab7 " "Command: quartus_sta Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636994356214 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1636994356283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636994356404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1636994356476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1636994356477 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab7.sdc " "Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1636994356859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1636994356859 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1636994356871 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1636994356871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1636994356885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1636994356885 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1636994356886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1636994356892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636994357352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636994357352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.830 " "Worst-case setup slack is -10.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.830          -10837.356 clk  " "  -10.830          -10837.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994357353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.739 " "Worst-case hold slack is 0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 clk  " "    0.739               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994357362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994357363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994357363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1658.080 clk  " "   -3.000           -1658.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994357364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994357364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1636994357547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1636994357573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1636994358371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636994358497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636994358497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.836 " "Worst-case setup slack is -9.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.836           -9848.259 clk  " "   -9.836           -9848.259 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.657 " "Worst-case hold slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 clk  " "    0.657               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994358507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994358509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1658.080 clk  " "   -3.000           -1658.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1636994358669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636994358846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636994358846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.912 " "Worst-case setup slack is -4.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912           -4765.228 clk  " "   -4.912           -4765.228 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk  " "    0.333               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994358862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1636994358864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1371.009 clk  " "   -3.000           -1371.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636994358868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636994358868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1636994359337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1636994359341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994359413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:19 2021 " "Processing ended: Mon Nov 15 11:39:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994359413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994359413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994359413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636994359413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636994361158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994361159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:39:21 2021 " "Processing started: Mon Nov 15 11:39:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994361159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636994361159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636994361159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_7_1200mv_85c_slow.vho /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_7_1200mv_85c_slow.vho in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994361782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_7_1200mv_0c_slow.vho /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_7_1200mv_0c_slow.vho in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994362001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_min_1200mv_0c_fast.vho /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_min_1200mv_0c_fast.vho in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994362220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7.vho /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7.vho in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994362440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_7_1200mv_85c_vhd_slow.sdo /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_7_1200mv_85c_vhd_slow.sdo in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994362634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_7_1200mv_0c_vhd_slow.sdo /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_7_1200mv_0c_vhd_slow.sdo in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994362839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_min_1200mv_0c_vhd_fast.sdo /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_min_1200mv_0c_vhd_fast.sdo in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994363005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab7_vhd.sdo /home/user/dsd-lab-7/simulation/modelsim/ simulation " "Generated file Lab7_vhd.sdo in folder \"/home/user/dsd-lab-7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636994363174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994363216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:39:23 2021 " "Processing ended: Mon Nov 15 11:39:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994363216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994363216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994363216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636994363216 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636994363342 ""}
