Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct  6 21:30:30 2020
| Host         : PF1K6K4W running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -72.794    -2303.769                     32                 1394        0.043        0.000                      0                 1394        9.020        0.000                       0                   642  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -72.794    -2303.769                     32                 1394        0.043        0.000                      0                 1394        9.020        0.000                       0                   642  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack      -72.794ns,  Total Violation    -2303.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -72.794ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.467ns  (logic 58.614ns (63.389%)  route 33.853ns (36.611%))
  Logic Levels:           313  (CARRY4=280 LUT2=1 LUT3=25 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.448 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/O[2]
                         net (fo=4, routed)           0.838    91.285    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_5
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.301    91.586 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21/O
                         net (fo=5, routed)           0.461    92.047    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21_n_0
    SLICE_X22Y94         LUT3 (Prop_lut3_I2_O)        0.124    92.171 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18/O
                         net (fo=1, routed)           0.989    93.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18_n_0
    SLICE_X23Y96         LUT6 (Prop_lut6_I2_O)        0.124    93.284 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8/O
                         net (fo=8, routed)           0.351    93.635    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8_n_0
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124    93.759 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9/O
                         net (fo=4, routed)           1.205    94.963    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I2_O)        0.124    95.087 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_4/O
                         net (fo=1, routed)           0.263    95.350    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[24]
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.124    95.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.151    95.626    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_3_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.124    95.750 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.296    96.045    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/resultaat[24]
    SLICE_X11Y99         LUT6 (Prop_lut6_I2_O)        0.124    96.169 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    96.169    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X11Y99         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.495    23.252    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y99         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.396    23.648    
                         clock uncertainty           -0.302    23.346    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.029    23.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         23.375    
                         arrival time                         -96.170    
  -------------------------------------------------------------------
                         slack                                -72.794    

Slack (VIOLATED) :        -72.672ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.341ns  (logic 58.882ns (63.766%)  route 33.459ns (36.234%))
  Logic Levels:           313  (CARRY4=280 LUT2=1 LUT3=25 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 23.246 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.448 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/O[2]
                         net (fo=4, routed)           0.838    91.285    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_5
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.301    91.586 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21/O
                         net (fo=5, routed)           0.461    92.047    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21_n_0
    SLICE_X22Y94         LUT3 (Prop_lut3_I2_O)        0.124    92.171 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18/O
                         net (fo=1, routed)           0.989    93.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18_n_0
    SLICE_X23Y96         LUT6 (Prop_lut6_I2_O)        0.124    93.284 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8/O
                         net (fo=8, routed)           0.351    93.635    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8_n_0
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124    93.759 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9/O
                         net (fo=4, routed)           0.427    94.186    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9_n_0
    SLICE_X21Y95         LUT6 (Prop_lut6_I1_O)        0.124    94.310 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_13/O
                         net (fo=2, routed)           0.499    94.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_13_n_0
    SLICE_X17Y99         LUT6 (Prop_lut6_I1_O)        0.124    94.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_9/O
                         net (fo=1, routed)           0.000    94.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[26]
    SLICE_X17Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    95.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[26]_i_6/O
                         net (fo=1, routed)           0.595    95.744    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_6_n_0_alias
    SLICE_X14Y99         LUT5 (Prop_lut5_I3_O)        0.299    96.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1_comp/O
                         net (fo=1, routed)           0.000    96.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X14Y99         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.489    23.246    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y99         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.396    23.642    
                         clock uncertainty           -0.302    23.340    
    SLICE_X14Y99         FDRE (Setup_fdre_C_D)        0.031    23.371    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         23.371    
                         arrival time                         -96.043    
  -------------------------------------------------------------------
                         slack                                -72.672    

Slack (VIOLATED) :        -72.550ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.218ns  (logic 58.882ns (63.851%)  route 33.336ns (36.149%))
  Logic Levels:           313  (CARRY4=280 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.448 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/O[2]
                         net (fo=4, routed)           0.838    91.285    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_5
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.301    91.586 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21/O
                         net (fo=5, routed)           0.461    92.047    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21_n_0
    SLICE_X22Y94         LUT3 (Prop_lut3_I2_O)        0.124    92.171 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18/O
                         net (fo=1, routed)           0.989    93.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18_n_0
    SLICE_X23Y96         LUT6 (Prop_lut6_I2_O)        0.124    93.284 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8/O
                         net (fo=8, routed)           0.351    93.635    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8_n_0
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124    93.759 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9/O
                         net (fo=4, routed)           0.427    94.186    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9_n_0
    SLICE_X21Y95         LUT6 (Prop_lut6_I1_O)        0.124    94.310 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_13/O
                         net (fo=2, routed)           0.478    94.787    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_13_n_0
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.124    94.911 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[25]_i_9/O
                         net (fo=1, routed)           0.000    94.911    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[25]
    SLICE_X14Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    95.128 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[25]_i_6/O
                         net (fo=1, routed)           0.493    95.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_6_n_0_alias
    SLICE_X14Y93         LUT5 (Prop_lut5_I3_O)        0.299    95.920 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[25]_i_1_comp/O
                         net (fo=1, routed)           0.000    95.920    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X14Y93         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.488    23.245    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y93         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.396    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)        0.031    23.370    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         23.370    
                         arrival time                         -95.920    
  -------------------------------------------------------------------
                         slack                                -72.550    

Slack (VIOLATED) :        -72.545ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.108ns  (logic 59.136ns (64.203%)  route 32.972ns (35.797%))
  Logic Levels:           315  (CARRY4=283 LUT2=1 LUT3=25 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 23.240 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.326 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.326    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_0
    SLICE_X20Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.443 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.443    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_23_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.560 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.560    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_13_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.799 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_23/O[2]
                         net (fo=5, routed)           0.786    91.585    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_23_n_5
    SLICE_X21Y96         LUT6 (Prop_lut6_I0_O)        0.301    91.886 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_23/O
                         net (fo=4, routed)           0.489    92.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_23_n_0
    SLICE_X22Y95         LUT3 (Prop_lut3_I2_O)        0.124    92.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_8/O
                         net (fo=3, routed)           0.851    93.350    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_8_n_0
    SLICE_X23Y98         LUT4 (Prop_lut4_I2_O)        0.124    93.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8_comp_2/O
                         net (fo=1, routed)           0.565    94.039    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8_n_0_repN
    SLICE_X25Y97         LUT6 (Prop_lut6_I4_O)        0.124    94.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_28_comp_1/O
                         net (fo=3, routed)           0.676    94.839    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_28_n_0
    SLICE_X22Y98         LUT6 (Prop_lut6_I2_O)        0.124    94.963 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_20/O
                         net (fo=1, routed)           0.000    94.963    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[31]
    SLICE_X22Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    95.208 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_10/O
                         net (fo=1, routed)           0.304    95.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_10_n_0_alias
    SLICE_X22Y97         LUT5 (Prop_lut5_I3_O)        0.298    95.810 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[31]_i_2_comp/O
                         net (fo=1, routed)           0.000    95.810    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X22Y97         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.483    23.240    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y97         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.296    23.536    
                         clock uncertainty           -0.302    23.234    
    SLICE_X22Y97         FDRE (Setup_fdre_C_D)        0.031    23.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         23.265    
                         arrival time                         -95.810    
  -------------------------------------------------------------------
                         slack                                -72.545    

Slack (VIOLATED) :        -72.474ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.141ns  (logic 58.490ns (63.479%)  route 33.651ns (36.521%))
  Logic Levels:           312  (CARRY4=280 LUT2=1 LUT3=25 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.448 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/O[2]
                         net (fo=4, routed)           0.838    91.285    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_5
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.301    91.586 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21/O
                         net (fo=5, routed)           0.461    92.047    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21_n_0
    SLICE_X22Y94         LUT3 (Prop_lut3_I2_O)        0.124    92.171 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18/O
                         net (fo=1, routed)           0.989    93.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18_n_0
    SLICE_X23Y96         LUT6 (Prop_lut6_I2_O)        0.124    93.284 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8/O
                         net (fo=8, routed)           0.821    94.105    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8_n_0
    SLICE_X25Y97         LUT6 (Prop_lut6_I2_O)        0.124    94.229 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8/O
                         net (fo=1, routed)           0.805    95.034    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8_n_0
    SLICE_X14Y92         LUT4 (Prop_lut4_I1_O)        0.124    95.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.279    95.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[28]
    SLICE_X14Y92         LUT6 (Prop_lut6_I5_O)        0.124    95.561 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_2_comp/O
                         net (fo=1, routed)           0.158    95.719    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/resultaat[28]
    SLICE_X14Y92         LUT6 (Prop_lut6_I2_O)        0.124    95.843 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    95.843    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X14Y92         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.487    23.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y92         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.031    23.369    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         23.369    
                         arrival time                         -95.843    
  -------------------------------------------------------------------
                         slack                                -72.474    

Slack (VIOLATED) :        -72.437ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.028ns  (logic 58.640ns (63.720%)  route 33.388ns (36.280%))
  Logic Levels:           313  (CARRY4=276 LUT2=1 LUT3=29 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 23.252 - 20.000 ) 
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.678     3.717    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     4.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/Q
                         net (fo=2, routed)           0.430     4.603    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/slv_reg0[0]_repN_1_alias
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.727 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511/O
                         net (fo=1, routed)           0.000     4.727    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384/CO[3]
                         net (fo=1, routed)           0.000     5.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.715 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379/CO[3]
                         net (fo=1, routed)           0.000     5.715    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.943 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369/CO[3]
                         net (fo=1, routed)           0.001     5.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366/CO[3]
                         net (fo=1, routed)           0.000     6.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.329 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365/CO[0]
                         net (fo=35, routed)          0.973     7.302    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365_n_3
    SLICE_X15Y45         LUT3 (Prop_lut3_I0_O)        0.373     7.675 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403/O
                         net (fo=1, routed)           0.000     7.675    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305/CO[3]
                         net (fo=1, routed)           0.000     8.321    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300/CO[3]
                         net (fo=1, routed)           0.000     8.435    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295/CO[3]
                         net (fo=1, routed)           0.000     8.549    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290/CO[3]
                         net (fo=1, routed)           0.001     8.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285/CO[3]
                         net (fo=1, routed)           0.000     8.777    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282/CO[3]
                         net (fo=1, routed)           0.000     8.891    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.048 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281/CO[1]
                         net (fo=35, routed)          0.953    10.001    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281_n_2
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.329    10.330 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322/O
                         net (fo=1, routed)           0.000    10.330    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231/CO[3]
                         net (fo=1, routed)           0.000    10.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221/CO[3]
                         net (fo=1, routed)           0.000    11.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216/CO[3]
                         net (fo=1, routed)           0.000    11.222    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211/CO[3]
                         net (fo=1, routed)           0.001    11.337    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.451 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206/CO[3]
                         net (fo=1, routed)           0.000    11.451    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.565 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201/CO[3]
                         net (fo=1, routed)           0.000    11.565    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198/CO[3]
                         net (fo=1, routed)           0.000    11.679    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.836 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197/CO[1]
                         net (fo=35, routed)          0.905    12.740    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197_n_2
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.329    13.069 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234/O
                         net (fo=1, routed)           0.000    13.069    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.619 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142/CO[3]
                         net (fo=1, routed)           0.001    13.620    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.734 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.848 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132/CO[3]
                         net (fo=1, routed)           0.000    13.848    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127/CO[3]
                         net (fo=1, routed)           0.000    13.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.076 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.190 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117/CO[3]
                         net (fo=1, routed)           0.000    14.190    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.304 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114/CO[3]
                         net (fo=1, routed)           0.000    14.304    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114_n_0
    SLICE_X18Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.461 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113/CO[1]
                         net (fo=35, routed)          0.790    15.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113_n_2
    SLICE_X19Y49         LUT3 (Prop_lut3_I0_O)        0.329    15.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154/O
                         net (fo=1, routed)           0.000    15.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063/CO[3]
                         net (fo=1, routed)           0.001    16.130    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058/CO[3]
                         net (fo=1, routed)           0.000    16.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053/CO[3]
                         net (fo=1, routed)           0.000    16.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048/CO[3]
                         net (fo=1, routed)           0.000    16.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043/CO[3]
                         net (fo=1, routed)           0.000    16.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033/CO[3]
                         net (fo=1, routed)           0.000    16.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030/CO[3]
                         net (fo=1, routed)           0.000    16.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029/CO[1]
                         net (fo=35, routed)          0.942    18.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029_n_2
    SLICE_X16Y50         LUT3 (Prop_lut3_I0_O)        0.329    18.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070/O
                         net (fo=1, routed)           0.000    18.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979/CO[3]
                         net (fo=1, routed)           0.000    18.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.006 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969/CO[3]
                         net (fo=1, routed)           0.000    19.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.240 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    19.240    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959/CO[3]
                         net (fo=1, routed)           0.000    19.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954/CO[3]
                         net (fo=1, routed)           0.000    19.474    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.591 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.708 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.865 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945/CO[1]
                         net (fo=35, routed)          0.843    20.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945_n_2
    SLICE_X17Y54         LUT3 (Prop_lut3_I0_O)        0.332    21.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986/O
                         net (fo=1, routed)           0.000    21.040    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986_n_0
    SLICE_X17Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895/CO[3]
                         net (fo=1, routed)           0.000    21.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890/CO[3]
                         net (fo=1, routed)           0.000    21.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885/CO[3]
                         net (fo=1, routed)           0.000    21.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880/CO[3]
                         net (fo=1, routed)           0.000    21.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875/CO[3]
                         net (fo=1, routed)           0.000    22.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870/CO[3]
                         net (fo=1, routed)           0.000    22.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865/CO[3]
                         net (fo=1, routed)           0.000    22.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861/CO[1]
                         net (fo=35, routed)          1.097    23.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861_n_2
    SLICE_X20Y52         LUT3 (Prop_lut3_I0_O)        0.329    23.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.505 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811/CO[3]
                         net (fo=1, routed)           0.000    24.505    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806/CO[3]
                         net (fo=1, routed)           0.000    24.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801/CO[3]
                         net (fo=1, routed)           0.000    24.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796/CO[3]
                         net (fo=1, routed)           0.000    24.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791/CO[3]
                         net (fo=1, routed)           0.000    24.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786/CO[3]
                         net (fo=1, routed)           0.000    25.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781/CO[3]
                         net (fo=1, routed)           0.000    25.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778/CO[3]
                         net (fo=1, routed)           0.000    25.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.481 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777/CO[1]
                         net (fo=35, routed)          0.781    26.262    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777_n_2
    SLICE_X21Y53         LUT3 (Prop_lut3_I0_O)        0.332    26.594 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818/O
                         net (fo=1, routed)           0.000    26.594    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.144 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727/CO[3]
                         net (fo=1, routed)           0.000    27.144    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722/CO[3]
                         net (fo=1, routed)           0.000    27.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.372 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717/CO[3]
                         net (fo=1, routed)           0.000    27.372    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.486 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    27.486    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.600 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    27.600    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702/CO[3]
                         net (fo=1, routed)           0.000    27.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.828 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697/CO[3]
                         net (fo=1, routed)           0.000    27.828    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.942 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694/CO[3]
                         net (fo=1, routed)           0.000    27.942    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693/CO[1]
                         net (fo=35, routed)          0.923    29.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693_n_2
    SLICE_X22Y52         LUT3 (Prop_lut3_I0_O)        0.329    29.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734/O
                         net (fo=1, routed)           0.000    29.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    29.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638/CO[3]
                         net (fo=1, routed)           0.000    30.015    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633/CO[3]
                         net (fo=1, routed)           0.000    30.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628/CO[3]
                         net (fo=1, routed)           0.000    30.243    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623/CO[3]
                         net (fo=1, routed)           0.000    30.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.471 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618/CO[3]
                         net (fo=1, routed)           0.000    30.471    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.585 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    30.585    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.699 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610/CO[3]
                         net (fo=1, routed)           0.000    30.699    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609/CO[1]
                         net (fo=35, routed)          0.958    31.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609_n_2
    SLICE_X23Y55         LUT3 (Prop_lut3_I0_O)        0.329    32.143 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646/O
                         net (fo=1, routed)           0.000    32.143    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554/CO[3]
                         net (fo=1, routed)           0.000    32.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    32.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539/CO[3]
                         net (fo=1, routed)           0.000    33.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534/CO[3]
                         net (fo=1, routed)           0.000    33.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529/CO[3]
                         net (fo=1, routed)           0.000    33.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.377 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526/CO[3]
                         net (fo=1, routed)           0.000    33.377    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.534 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525/CO[1]
                         net (fo=35, routed)          0.909    34.443    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525_n_2
    SLICE_X24Y58         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562/O
                         net (fo=1, routed)           0.000    34.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.305 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470/CO[3]
                         net (fo=1, routed)           0.000    35.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.422 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    35.422    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.539 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460/CO[3]
                         net (fo=1, routed)           0.000    35.539    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.656 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455/CO[3]
                         net (fo=1, routed)           0.000    35.656    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450/CO[3]
                         net (fo=1, routed)           0.000    35.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.890 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445/CO[3]
                         net (fo=1, routed)           0.000    35.890    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442/CO[3]
                         net (fo=1, routed)           0.000    36.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.164 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441/CO[1]
                         net (fo=35, routed)          0.821    36.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441_n_2
    SLICE_X25Y58         LUT3 (Prop_lut3_I0_O)        0.332    37.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482/O
                         net (fo=1, routed)           0.000    37.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.867 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391/CO[3]
                         net (fo=1, routed)           0.000    37.867    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.981 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386/CO[3]
                         net (fo=1, routed)           0.000    37.981    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.095 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381/CO[3]
                         net (fo=1, routed)           0.000    38.095    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    38.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    38.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.665 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358/CO[3]
                         net (fo=1, routed)           0.000    38.665    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.822 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357/CO[1]
                         net (fo=35, routed)          0.984    39.806    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357_n_2
    SLICE_X27Y58         LUT3 (Prop_lut3_I0_O)        0.329    40.135 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398/O
                         net (fo=1, routed)           0.000    40.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.685 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307/CO[3]
                         net (fo=1, routed)           0.000    40.685    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.799 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    40.799    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.913 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    40.913    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.027 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    41.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    41.141    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.255 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    41.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.369 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    41.369    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.483 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    41.483    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.640 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273/CO[1]
                         net (fo=35, routed)          0.832    42.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273_n_2
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.801 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314/O
                         net (fo=1, routed)           0.000    42.801    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    43.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.465 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    43.465    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.579 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    43.579    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    43.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    43.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    43.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    44.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    44.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.306 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189/CO[1]
                         net (fo=35, routed)          0.949    45.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189_n_2
    SLICE_X22Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230/O
                         net (fo=1, routed)           0.000    45.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.134 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    46.134    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.248 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    46.248    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.362 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    46.362    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.476 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    46.476    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    46.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    46.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    46.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105/CO[1]
                         net (fo=35, routed)          1.015    48.104    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105_n_2
    SLICE_X21Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    48.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.003 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    49.003    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.117 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.231 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    49.231    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040_n_0
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.345 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    49.345    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.459 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    49.459    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.573 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    49.573    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025_n_0
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    49.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022_n_0
    SLICE_X21Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021/CO[1]
                         net (fo=35, routed)          0.920    50.764    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021_n_2
    SLICE_X19Y64         LUT3 (Prop_lut3_I0_O)        0.329    51.093 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062/O
                         net (fo=1, routed)           0.000    51.093    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966/CO[3]
                         net (fo=1, routed)           0.000    51.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961/CO[3]
                         net (fo=1, routed)           0.000    51.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951/CO[3]
                         net (fo=1, routed)           0.000    52.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946/CO[3]
                         net (fo=1, routed)           0.000    52.213    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941/CO[3]
                         net (fo=1, routed)           0.000    52.327    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938/CO[3]
                         net (fo=1, routed)           0.000    52.441    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.598 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937/CO[1]
                         net (fo=35, routed)          0.769    53.367    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937_n_2
    SLICE_X20Y69         LUT3 (Prop_lut3_I0_O)        0.329    53.696 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978/O
                         net (fo=1, routed)           0.000    53.696    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.229 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887/CO[3]
                         net (fo=1, routed)           0.000    54.229    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882/CO[3]
                         net (fo=1, routed)           0.000    54.346    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877/CO[3]
                         net (fo=1, routed)           0.000    54.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872/CO[3]
                         net (fo=1, routed)           0.000    54.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.697 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867/CO[3]
                         net (fo=1, routed)           0.000    54.697    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862/CO[3]
                         net (fo=1, routed)           0.009    54.823    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.940 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857/CO[3]
                         net (fo=1, routed)           0.000    54.940    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.057 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854/CO[3]
                         net (fo=1, routed)           0.000    55.057    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853/CO[1]
                         net (fo=35, routed)          0.977    56.191    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853_n_2
    SLICE_X18Y71         LUT3 (Prop_lut3_I0_O)        0.332    56.523 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894/O
                         net (fo=1, routed)           0.000    56.523    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803/CO[3]
                         net (fo=1, routed)           0.000    57.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798/CO[3]
                         net (fo=1, routed)           0.000    57.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793/CO[3]
                         net (fo=1, routed)           0.000    57.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788/CO[3]
                         net (fo=1, routed)           0.009    57.424    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.538 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783/CO[3]
                         net (fo=1, routed)           0.000    57.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.652 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773/CO[3]
                         net (fo=1, routed)           0.000    57.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770/CO[3]
                         net (fo=1, routed)           0.000    57.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.037 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769/CO[1]
                         net (fo=35, routed)          0.878    58.915    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769_n_2
    SLICE_X21Y72         LUT3 (Prop_lut3_I0_O)        0.329    59.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810/O
                         net (fo=1, routed)           0.000    59.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810_n_0
    SLICE_X21Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719/CO[3]
                         net (fo=1, routed)           0.000    59.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714/CO[3]
                         net (fo=1, routed)           0.000    59.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714_n_0
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709/CO[3]
                         net (fo=1, routed)           0.009    60.031    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.145 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.145    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699/CO[3]
                         net (fo=1, routed)           0.000    60.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689/CO[3]
                         net (fo=1, routed)           0.000    60.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686/CO[3]
                         net (fo=1, routed)           0.000    60.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.758 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685/CO[1]
                         net (fo=35, routed)          0.942    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685_n_2
    SLICE_X24Y77         LUT3 (Prop_lut3_I0_O)        0.329    62.029 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723/O
                         net (fo=1, routed)           0.000    62.029    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723_n_0
    SLICE_X24Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.542 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630/CO[3]
                         net (fo=1, routed)           0.000    62.542    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630_n_0
    SLICE_X24Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625/CO[3]
                         net (fo=1, routed)           0.000    62.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.776 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620/CO[3]
                         net (fo=1, routed)           0.000    62.776    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615/CO[3]
                         net (fo=1, routed)           0.000    62.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.010 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610/CO[3]
                         net (fo=1, routed)           0.000    63.010    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.127 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602/CO[3]
                         net (fo=1, routed)           0.000    63.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601/CO[1]
                         net (fo=35, routed)          0.904    64.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601_n_2
    SLICE_X25Y76         LUT3 (Prop_lut3_I0_O)        0.332    64.637 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642/O
                         net (fo=1, routed)           0.000    64.637    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551/CO[3]
                         net (fo=1, routed)           0.000    65.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546/CO[3]
                         net (fo=1, routed)           0.000    65.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541/CO[3]
                         net (fo=1, routed)           0.000    65.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536/CO[3]
                         net (fo=1, routed)           0.000    65.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531/CO[3]
                         net (fo=1, routed)           0.000    65.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    65.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    65.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518/CO[3]
                         net (fo=1, routed)           0.000    65.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517/CO[1]
                         net (fo=35, routed)          0.993    67.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517_n_2
    SLICE_X26Y76         LUT3 (Prop_lut3_I0_O)        0.329    67.464 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558/O
                         net (fo=1, routed)           0.000    67.464    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.014 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459/CO[3]
                         net (fo=1, routed)           0.000    68.014    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.128 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    68.128    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454_n_0
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.242 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    68.242    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    68.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.470 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    68.470    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    68.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.698 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429/CO[3]
                         net (fo=1, routed)           0.000    68.698    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426/CO[3]
                         net (fo=1, routed)           0.000    68.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.969 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425/CO[1]
                         net (fo=35, routed)          0.637    69.606    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425_n_2
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.329    69.935 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162/O
                         net (fo=1, routed)           0.000    69.935    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.485 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    70.485    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.599 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368/CO[3]
                         net (fo=1, routed)           0.000    70.599    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.713 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.713    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.827 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358/CO[3]
                         net (fo=1, routed)           0.000    70.827    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353/CO[3]
                         net (fo=1, routed)           0.000    70.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348/CO[3]
                         net (fo=1, routed)           0.000    71.055    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.169 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    71.169    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.283 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    71.283    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.440 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339/CO[1]
                         net (fo=35, routed)          0.888    72.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.113 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    73.113    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.227 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    73.227    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.341 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287/CO[3]
                         net (fo=1, routed)           0.000    73.341    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282/CO[3]
                         net (fo=1, routed)           0.000    73.455    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.569 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    73.569    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    73.683    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.797    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    73.911    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.068 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263/CO[1]
                         net (fo=35, routed)          0.883    74.952    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263_n_2
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.329    75.281 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133/O
                         net (fo=1, routed)           0.000    75.281    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    75.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.945 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    75.945    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.059 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    76.059    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.287 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    76.287    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    76.401    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.515 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    76.515    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.786 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197/CO[1]
                         net (fo=35, routed)          0.963    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197_n_2
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.329    78.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115/O
                         net (fo=1, routed)           0.000    78.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.707 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.824 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.824    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    78.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    79.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.175 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    79.175    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.292 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    79.292    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.449 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141/CO[1]
                         net (fo=35, routed)          0.944    80.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141_n_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    80.725 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93/O
                         net (fo=1, routed)           0.000    80.725    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.375 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.492 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.609 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.609    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.726 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.726    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.843 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.960 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    81.960    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.234 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95/CO[1]
                         net (fo=35, routed)          1.029    83.264    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95_n_2
    SLICE_X24Y91         LUT3 (Prop_lut3_I0_O)        0.332    83.596 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72/O
                         net (fo=1, routed)           0.000    83.596    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    84.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.246 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.246    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.363 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.363    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.480 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.480    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.597 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    84.597    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53_n_0
    SLICE_X24Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40_n_0
    SLICE_X24Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    84.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63_n_0
    SLICE_X24Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.948 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.948    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60_n_0
    SLICE_X24Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.105 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59/CO[1]
                         net (fo=35, routed)          1.059    86.164    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59_n_2
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.332    86.496 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52/O
                         net (fo=1, routed)           0.000    86.496    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.502 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.502    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.730 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.730    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.001 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33/CO[1]
                         net (fo=35, routed)          0.908    88.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33_n_2
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.329    89.238 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31/O
                         net (fo=1, routed)           0.000    89.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.788 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.788    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19/O[2]
                         net (fo=6, routed)           0.935    91.076    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19_n_5
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.302    91.378 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_20/O
                         net (fo=5, routed)           0.613    91.991    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_20_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I4_O)        0.124    92.115 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_27/O
                         net (fo=7, routed)           0.902    93.017    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_27_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124    93.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9/O
                         net (fo=8, routed)           1.200    94.341    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9_n_0
    SLICE_X13Y98         LUT4 (Prop_lut4_I1_O)        0.124    94.465 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[16]_i_5/O
                         net (fo=1, routed)           0.294    94.760    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data4[16]
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.124    94.884 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.162    95.045    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[16]_i_3_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124    95.169 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.452    95.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/resultaat[16]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    95.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    95.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X10Y98         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.495    23.252    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y98         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.282    23.534    
                         clock uncertainty           -0.302    23.232    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.077    23.309    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         23.309    
                         arrival time                         -95.745    
  -------------------------------------------------------------------
                         slack                                -72.437    

Slack (VIOLATED) :        -72.436ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        92.102ns  (logic 58.614ns (63.641%)  route 33.488ns (36.359%))
  Logic Levels:           313  (CARRY4=280 LUT2=1 LUT3=25 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.448 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/O[2]
                         net (fo=4, routed)           0.838    91.285    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_5
    SLICE_X22Y93         LUT6 (Prop_lut6_I0_O)        0.301    91.586 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21/O
                         net (fo=5, routed)           0.461    92.047    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_21_n_0
    SLICE_X22Y94         LUT3 (Prop_lut3_I2_O)        0.124    92.171 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18/O
                         net (fo=1, routed)           0.989    93.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_18_n_0
    SLICE_X23Y96         LUT6 (Prop_lut6_I2_O)        0.124    93.284 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8/O
                         net (fo=8, routed)           0.351    93.635    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_8_n_0
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124    93.759 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9/O
                         net (fo=4, routed)           0.664    94.423    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_9_n_0
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.124    94.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.421    94.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[20]
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124    95.091 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.162    95.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[20]_i_3_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I0_O)        0.124    95.377 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.303    95.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/resultaat[20]
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124    95.804 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    95.804    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X14Y93         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.488    23.245    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y93         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.396    23.641    
                         clock uncertainty           -0.302    23.339    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)        0.029    23.368    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         23.368    
                         arrival time                         -95.804    
  -------------------------------------------------------------------
                         slack                                -72.436    

Slack (VIOLATED) :        -72.337ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.881ns  (logic 59.085ns (64.306%)  route 32.797ns (35.694%))
  Logic Levels:           314  (CARRY4=278 LUT2=1 LUT3=29 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 23.251 - 20.000 ) 
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.678     3.717    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     4.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/Q
                         net (fo=2, routed)           0.430     4.603    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/slv_reg0[0]_repN_1_alias
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.727 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511/O
                         net (fo=1, routed)           0.000     4.727    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384/CO[3]
                         net (fo=1, routed)           0.000     5.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.715 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379/CO[3]
                         net (fo=1, routed)           0.000     5.715    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.943 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369/CO[3]
                         net (fo=1, routed)           0.001     5.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366/CO[3]
                         net (fo=1, routed)           0.000     6.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.329 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365/CO[0]
                         net (fo=35, routed)          0.973     7.302    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365_n_3
    SLICE_X15Y45         LUT3 (Prop_lut3_I0_O)        0.373     7.675 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403/O
                         net (fo=1, routed)           0.000     7.675    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305/CO[3]
                         net (fo=1, routed)           0.000     8.321    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300/CO[3]
                         net (fo=1, routed)           0.000     8.435    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295/CO[3]
                         net (fo=1, routed)           0.000     8.549    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290/CO[3]
                         net (fo=1, routed)           0.001     8.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285/CO[3]
                         net (fo=1, routed)           0.000     8.777    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282/CO[3]
                         net (fo=1, routed)           0.000     8.891    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.048 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281/CO[1]
                         net (fo=35, routed)          0.953    10.001    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281_n_2
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.329    10.330 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322/O
                         net (fo=1, routed)           0.000    10.330    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231/CO[3]
                         net (fo=1, routed)           0.000    10.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221/CO[3]
                         net (fo=1, routed)           0.000    11.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216/CO[3]
                         net (fo=1, routed)           0.000    11.222    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211/CO[3]
                         net (fo=1, routed)           0.001    11.337    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.451 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206/CO[3]
                         net (fo=1, routed)           0.000    11.451    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.565 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201/CO[3]
                         net (fo=1, routed)           0.000    11.565    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198/CO[3]
                         net (fo=1, routed)           0.000    11.679    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.836 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197/CO[1]
                         net (fo=35, routed)          0.905    12.740    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197_n_2
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.329    13.069 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234/O
                         net (fo=1, routed)           0.000    13.069    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.619 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142/CO[3]
                         net (fo=1, routed)           0.001    13.620    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.734 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.848 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132/CO[3]
                         net (fo=1, routed)           0.000    13.848    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127/CO[3]
                         net (fo=1, routed)           0.000    13.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.076 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.190 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117/CO[3]
                         net (fo=1, routed)           0.000    14.190    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.304 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114/CO[3]
                         net (fo=1, routed)           0.000    14.304    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114_n_0
    SLICE_X18Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.461 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113/CO[1]
                         net (fo=35, routed)          0.790    15.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113_n_2
    SLICE_X19Y49         LUT3 (Prop_lut3_I0_O)        0.329    15.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154/O
                         net (fo=1, routed)           0.000    15.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063/CO[3]
                         net (fo=1, routed)           0.001    16.130    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058/CO[3]
                         net (fo=1, routed)           0.000    16.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053/CO[3]
                         net (fo=1, routed)           0.000    16.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048/CO[3]
                         net (fo=1, routed)           0.000    16.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043/CO[3]
                         net (fo=1, routed)           0.000    16.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033/CO[3]
                         net (fo=1, routed)           0.000    16.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030/CO[3]
                         net (fo=1, routed)           0.000    16.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029/CO[1]
                         net (fo=35, routed)          0.942    18.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029_n_2
    SLICE_X16Y50         LUT3 (Prop_lut3_I0_O)        0.329    18.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070/O
                         net (fo=1, routed)           0.000    18.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979/CO[3]
                         net (fo=1, routed)           0.000    18.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.006 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969/CO[3]
                         net (fo=1, routed)           0.000    19.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.240 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    19.240    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959/CO[3]
                         net (fo=1, routed)           0.000    19.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954/CO[3]
                         net (fo=1, routed)           0.000    19.474    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.591 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.708 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.865 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945/CO[1]
                         net (fo=35, routed)          0.843    20.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945_n_2
    SLICE_X17Y54         LUT3 (Prop_lut3_I0_O)        0.332    21.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986/O
                         net (fo=1, routed)           0.000    21.040    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986_n_0
    SLICE_X17Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895/CO[3]
                         net (fo=1, routed)           0.000    21.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890/CO[3]
                         net (fo=1, routed)           0.000    21.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885/CO[3]
                         net (fo=1, routed)           0.000    21.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880/CO[3]
                         net (fo=1, routed)           0.000    21.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875/CO[3]
                         net (fo=1, routed)           0.000    22.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870/CO[3]
                         net (fo=1, routed)           0.000    22.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865/CO[3]
                         net (fo=1, routed)           0.000    22.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861/CO[1]
                         net (fo=35, routed)          1.097    23.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861_n_2
    SLICE_X20Y52         LUT3 (Prop_lut3_I0_O)        0.329    23.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.505 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811/CO[3]
                         net (fo=1, routed)           0.000    24.505    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806/CO[3]
                         net (fo=1, routed)           0.000    24.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801/CO[3]
                         net (fo=1, routed)           0.000    24.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796/CO[3]
                         net (fo=1, routed)           0.000    24.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791/CO[3]
                         net (fo=1, routed)           0.000    24.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786/CO[3]
                         net (fo=1, routed)           0.000    25.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781/CO[3]
                         net (fo=1, routed)           0.000    25.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778/CO[3]
                         net (fo=1, routed)           0.000    25.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.481 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777/CO[1]
                         net (fo=35, routed)          0.781    26.262    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777_n_2
    SLICE_X21Y53         LUT3 (Prop_lut3_I0_O)        0.332    26.594 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818/O
                         net (fo=1, routed)           0.000    26.594    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.144 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727/CO[3]
                         net (fo=1, routed)           0.000    27.144    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722/CO[3]
                         net (fo=1, routed)           0.000    27.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.372 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717/CO[3]
                         net (fo=1, routed)           0.000    27.372    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.486 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    27.486    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.600 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    27.600    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702/CO[3]
                         net (fo=1, routed)           0.000    27.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.828 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697/CO[3]
                         net (fo=1, routed)           0.000    27.828    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.942 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694/CO[3]
                         net (fo=1, routed)           0.000    27.942    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693/CO[1]
                         net (fo=35, routed)          0.923    29.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693_n_2
    SLICE_X22Y52         LUT3 (Prop_lut3_I0_O)        0.329    29.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734/O
                         net (fo=1, routed)           0.000    29.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    29.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638/CO[3]
                         net (fo=1, routed)           0.000    30.015    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633/CO[3]
                         net (fo=1, routed)           0.000    30.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628/CO[3]
                         net (fo=1, routed)           0.000    30.243    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623/CO[3]
                         net (fo=1, routed)           0.000    30.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.471 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618/CO[3]
                         net (fo=1, routed)           0.000    30.471    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.585 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    30.585    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.699 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610/CO[3]
                         net (fo=1, routed)           0.000    30.699    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609/CO[1]
                         net (fo=35, routed)          0.958    31.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609_n_2
    SLICE_X23Y55         LUT3 (Prop_lut3_I0_O)        0.329    32.143 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646/O
                         net (fo=1, routed)           0.000    32.143    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554/CO[3]
                         net (fo=1, routed)           0.000    32.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    32.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539/CO[3]
                         net (fo=1, routed)           0.000    33.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534/CO[3]
                         net (fo=1, routed)           0.000    33.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529/CO[3]
                         net (fo=1, routed)           0.000    33.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.377 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526/CO[3]
                         net (fo=1, routed)           0.000    33.377    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.534 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525/CO[1]
                         net (fo=35, routed)          0.909    34.443    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525_n_2
    SLICE_X24Y58         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562/O
                         net (fo=1, routed)           0.000    34.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.305 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470/CO[3]
                         net (fo=1, routed)           0.000    35.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.422 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    35.422    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.539 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460/CO[3]
                         net (fo=1, routed)           0.000    35.539    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.656 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455/CO[3]
                         net (fo=1, routed)           0.000    35.656    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450/CO[3]
                         net (fo=1, routed)           0.000    35.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.890 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445/CO[3]
                         net (fo=1, routed)           0.000    35.890    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442/CO[3]
                         net (fo=1, routed)           0.000    36.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.164 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441/CO[1]
                         net (fo=35, routed)          0.821    36.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441_n_2
    SLICE_X25Y58         LUT3 (Prop_lut3_I0_O)        0.332    37.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482/O
                         net (fo=1, routed)           0.000    37.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.867 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391/CO[3]
                         net (fo=1, routed)           0.000    37.867    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.981 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386/CO[3]
                         net (fo=1, routed)           0.000    37.981    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.095 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381/CO[3]
                         net (fo=1, routed)           0.000    38.095    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    38.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    38.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.665 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358/CO[3]
                         net (fo=1, routed)           0.000    38.665    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.822 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357/CO[1]
                         net (fo=35, routed)          0.984    39.806    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357_n_2
    SLICE_X27Y58         LUT3 (Prop_lut3_I0_O)        0.329    40.135 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398/O
                         net (fo=1, routed)           0.000    40.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.685 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307/CO[3]
                         net (fo=1, routed)           0.000    40.685    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.799 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    40.799    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.913 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    40.913    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.027 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    41.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    41.141    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.255 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    41.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.369 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    41.369    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.483 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    41.483    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.640 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273/CO[1]
                         net (fo=35, routed)          0.832    42.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273_n_2
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.801 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314/O
                         net (fo=1, routed)           0.000    42.801    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    43.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.465 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    43.465    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.579 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    43.579    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    43.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    43.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    43.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    44.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    44.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.306 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189/CO[1]
                         net (fo=35, routed)          0.949    45.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189_n_2
    SLICE_X22Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230/O
                         net (fo=1, routed)           0.000    45.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.134 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    46.134    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.248 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    46.248    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.362 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    46.362    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.476 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    46.476    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    46.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    46.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    46.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105/CO[1]
                         net (fo=35, routed)          1.015    48.104    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105_n_2
    SLICE_X21Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    48.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.003 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    49.003    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.117 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.231 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    49.231    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040_n_0
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.345 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    49.345    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.459 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    49.459    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.573 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    49.573    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025_n_0
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    49.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022_n_0
    SLICE_X21Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021/CO[1]
                         net (fo=35, routed)          0.920    50.764    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021_n_2
    SLICE_X19Y64         LUT3 (Prop_lut3_I0_O)        0.329    51.093 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062/O
                         net (fo=1, routed)           0.000    51.093    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966/CO[3]
                         net (fo=1, routed)           0.000    51.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961/CO[3]
                         net (fo=1, routed)           0.000    51.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951/CO[3]
                         net (fo=1, routed)           0.000    52.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946/CO[3]
                         net (fo=1, routed)           0.000    52.213    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941/CO[3]
                         net (fo=1, routed)           0.000    52.327    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938/CO[3]
                         net (fo=1, routed)           0.000    52.441    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.598 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937/CO[1]
                         net (fo=35, routed)          0.769    53.367    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937_n_2
    SLICE_X20Y69         LUT3 (Prop_lut3_I0_O)        0.329    53.696 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978/O
                         net (fo=1, routed)           0.000    53.696    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.229 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887/CO[3]
                         net (fo=1, routed)           0.000    54.229    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882/CO[3]
                         net (fo=1, routed)           0.000    54.346    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877/CO[3]
                         net (fo=1, routed)           0.000    54.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872/CO[3]
                         net (fo=1, routed)           0.000    54.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.697 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867/CO[3]
                         net (fo=1, routed)           0.000    54.697    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862/CO[3]
                         net (fo=1, routed)           0.009    54.823    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.940 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857/CO[3]
                         net (fo=1, routed)           0.000    54.940    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.057 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854/CO[3]
                         net (fo=1, routed)           0.000    55.057    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853/CO[1]
                         net (fo=35, routed)          0.977    56.191    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853_n_2
    SLICE_X18Y71         LUT3 (Prop_lut3_I0_O)        0.332    56.523 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894/O
                         net (fo=1, routed)           0.000    56.523    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803/CO[3]
                         net (fo=1, routed)           0.000    57.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798/CO[3]
                         net (fo=1, routed)           0.000    57.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793/CO[3]
                         net (fo=1, routed)           0.000    57.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788/CO[3]
                         net (fo=1, routed)           0.009    57.424    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.538 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783/CO[3]
                         net (fo=1, routed)           0.000    57.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.652 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773/CO[3]
                         net (fo=1, routed)           0.000    57.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770/CO[3]
                         net (fo=1, routed)           0.000    57.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.037 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769/CO[1]
                         net (fo=35, routed)          0.878    58.915    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769_n_2
    SLICE_X21Y72         LUT3 (Prop_lut3_I0_O)        0.329    59.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810/O
                         net (fo=1, routed)           0.000    59.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810_n_0
    SLICE_X21Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719/CO[3]
                         net (fo=1, routed)           0.000    59.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714/CO[3]
                         net (fo=1, routed)           0.000    59.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714_n_0
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709/CO[3]
                         net (fo=1, routed)           0.009    60.031    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.145 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.145    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699/CO[3]
                         net (fo=1, routed)           0.000    60.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689/CO[3]
                         net (fo=1, routed)           0.000    60.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686/CO[3]
                         net (fo=1, routed)           0.000    60.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.758 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685/CO[1]
                         net (fo=35, routed)          0.942    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685_n_2
    SLICE_X24Y77         LUT3 (Prop_lut3_I0_O)        0.329    62.029 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723/O
                         net (fo=1, routed)           0.000    62.029    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723_n_0
    SLICE_X24Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.542 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630/CO[3]
                         net (fo=1, routed)           0.000    62.542    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630_n_0
    SLICE_X24Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625/CO[3]
                         net (fo=1, routed)           0.000    62.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.776 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620/CO[3]
                         net (fo=1, routed)           0.000    62.776    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615/CO[3]
                         net (fo=1, routed)           0.000    62.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.010 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610/CO[3]
                         net (fo=1, routed)           0.000    63.010    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.127 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602/CO[3]
                         net (fo=1, routed)           0.000    63.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601/CO[1]
                         net (fo=35, routed)          0.904    64.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601_n_2
    SLICE_X25Y76         LUT3 (Prop_lut3_I0_O)        0.332    64.637 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642/O
                         net (fo=1, routed)           0.000    64.637    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551/CO[3]
                         net (fo=1, routed)           0.000    65.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546/CO[3]
                         net (fo=1, routed)           0.000    65.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541/CO[3]
                         net (fo=1, routed)           0.000    65.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536/CO[3]
                         net (fo=1, routed)           0.000    65.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531/CO[3]
                         net (fo=1, routed)           0.000    65.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    65.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    65.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518/CO[3]
                         net (fo=1, routed)           0.000    65.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517/CO[1]
                         net (fo=35, routed)          0.993    67.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517_n_2
    SLICE_X26Y76         LUT3 (Prop_lut3_I0_O)        0.329    67.464 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558/O
                         net (fo=1, routed)           0.000    67.464    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.014 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459/CO[3]
                         net (fo=1, routed)           0.000    68.014    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.128 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    68.128    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454_n_0
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.242 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    68.242    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    68.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.470 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    68.470    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    68.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.698 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429/CO[3]
                         net (fo=1, routed)           0.000    68.698    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426/CO[3]
                         net (fo=1, routed)           0.000    68.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.969 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425/CO[1]
                         net (fo=35, routed)          0.637    69.606    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425_n_2
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.329    69.935 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162/O
                         net (fo=1, routed)           0.000    69.935    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.485 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    70.485    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.599 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368/CO[3]
                         net (fo=1, routed)           0.000    70.599    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.713 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.713    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.827 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358/CO[3]
                         net (fo=1, routed)           0.000    70.827    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353/CO[3]
                         net (fo=1, routed)           0.000    70.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348/CO[3]
                         net (fo=1, routed)           0.000    71.055    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.169 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    71.169    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.283 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    71.283    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.440 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339/CO[1]
                         net (fo=35, routed)          0.888    72.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.113 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    73.113    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.227 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    73.227    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.341 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287/CO[3]
                         net (fo=1, routed)           0.000    73.341    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282/CO[3]
                         net (fo=1, routed)           0.000    73.455    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.569 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    73.569    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    73.683    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.797    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    73.911    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.068 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263/CO[1]
                         net (fo=35, routed)          0.883    74.952    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263_n_2
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.329    75.281 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133/O
                         net (fo=1, routed)           0.000    75.281    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    75.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.945 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    75.945    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.059 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    76.059    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.287 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    76.287    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    76.401    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.515 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    76.515    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.786 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197/CO[1]
                         net (fo=35, routed)          0.963    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197_n_2
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.329    78.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115/O
                         net (fo=1, routed)           0.000    78.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.707 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.824 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.824    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    78.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    79.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.175 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    79.175    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.292 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    79.292    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.449 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141/CO[1]
                         net (fo=35, routed)          0.944    80.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141_n_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    80.725 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93/O
                         net (fo=1, routed)           0.000    80.725    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.375 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.492 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.609 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.609    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.726 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.726    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.843 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.960 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    81.960    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.234 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95/CO[1]
                         net (fo=35, routed)          1.029    83.264    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95_n_2
    SLICE_X24Y91         LUT3 (Prop_lut3_I0_O)        0.332    83.596 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72/O
                         net (fo=1, routed)           0.000    83.596    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    84.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.246 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.246    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.363 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.363    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.480 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.480    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.597 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    84.597    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53_n_0
    SLICE_X24Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40_n_0
    SLICE_X24Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    84.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63_n_0
    SLICE_X24Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.948 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.948    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60_n_0
    SLICE_X24Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.105 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59/CO[1]
                         net (fo=35, routed)          1.059    86.164    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59_n_2
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.332    86.496 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52/O
                         net (fo=1, routed)           0.000    86.496    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.502 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.502    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.730 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.730    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.001 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33/CO[1]
                         net (fo=35, routed)          0.908    88.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33_n_2
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.329    89.238 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31/O
                         net (fo=1, routed)           0.000    89.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.788 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.788    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    90.130    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_21_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    90.443 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_12/O[3]
                         net (fo=7, routed)           0.833    91.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_12_n_4
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.306    91.582 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_25/O
                         net (fo=10, routed)          1.027    92.610    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_25_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I2_O)        0.124    92.734 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9_replica_comp/O
                         net (fo=1, routed)           0.741    93.475    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9_n_0_repN_1
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124    93.599 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_12_comp_8/O
                         net (fo=1, routed)           0.931    94.530    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_12_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    94.654 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[21]_i_8/O
                         net (fo=1, routed)           0.000    94.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data4[21]
    SLICE_X13Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    94.866 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[21]_i_6/O
                         net (fo=1, routed)           0.433    95.300    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_6_n_0_alias
    SLICE_X13Y96         LUT5 (Prop_lut5_I3_O)        0.299    95.599 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    95.599    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X13Y96         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.494    23.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y96         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.282    23.533    
                         clock uncertainty           -0.302    23.231    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.031    23.262    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         23.262    
                         arrival time                         -95.599    
  -------------------------------------------------------------------
                         slack                                -72.337    

Slack (VIOLATED) :        -72.331ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.998ns  (logic 59.136ns (64.280%)  route 32.862ns (35.720%))
  Logic Levels:           315  (CARRY4=283 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.663     3.702    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y51         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     4.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=75, routed)          0.530     4.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/Q[0]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2574_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.344 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441/CO[3]
                         net (fo=1, routed)           0.000     5.344    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2441_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436/CO[3]
                         net (fo=1, routed)           0.000     5.458    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2436_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431/CO[3]
                         net (fo=1, routed)           0.000     5.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2431_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426/CO[3]
                         net (fo=1, routed)           0.000     5.686    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2426_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421/CO[3]
                         net (fo=1, routed)           0.000     5.800    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2421_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416/CO[3]
                         net (fo=1, routed)           0.000     5.914    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2416_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2411_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408/CO[3]
                         net (fo=1, routed)           0.000     6.142    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2408_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.413 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407/CO[0]
                         net (fo=35, routed)          1.125     7.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2407_n_3
    SLICE_X12Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     8.382 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357/CO[3]
                         net (fo=1, routed)           0.000     8.382    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2357_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352/CO[3]
                         net (fo=1, routed)           0.000     8.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2352_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347/CO[3]
                         net (fo=1, routed)           0.000     8.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2347_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342/CO[3]
                         net (fo=1, routed)           0.000     8.733    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2342_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.850 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337/CO[3]
                         net (fo=1, routed)           0.000     8.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2337_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.967 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     8.967    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2332_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.084 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327/CO[3]
                         net (fo=1, routed)           0.000     9.084    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2327_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.201 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324/CO[3]
                         net (fo=1, routed)           0.000     9.201    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2324_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323/CO[1]
                         net (fo=35, routed)          1.084    10.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2323_n_2
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.332    10.774 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364/O
                         net (fo=1, routed)           0.000    10.774    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2364_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273/CO[3]
                         net (fo=1, routed)           0.000    11.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2273_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268/CO[3]
                         net (fo=1, routed)           0.001    11.439    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2268_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2263_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2258_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2253_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2248_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243/CO[3]
                         net (fo=1, routed)           0.000    12.009    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2243_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240/CO[3]
                         net (fo=1, routed)           0.000    12.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2240_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239/CO[1]
                         net (fo=35, routed)          0.894    13.174    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2239_n_2
    SLICE_X11Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.503 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280/O
                         net (fo=1, routed)           0.000    13.503    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2280_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.053 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189/CO[3]
                         net (fo=1, routed)           0.000    14.053    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2189_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184/CO[3]
                         net (fo=1, routed)           0.001    14.168    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2184_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179/CO[3]
                         net (fo=1, routed)           0.000    14.282    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2179_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174/CO[3]
                         net (fo=1, routed)           0.000    14.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2174_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169/CO[3]
                         net (fo=1, routed)           0.000    14.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2169_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164/CO[3]
                         net (fo=1, routed)           0.000    14.624    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2164_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159/CO[3]
                         net (fo=1, routed)           0.000    14.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2159_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156/CO[3]
                         net (fo=1, routed)           0.000    14.852    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2156_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.009 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155/CO[1]
                         net (fo=35, routed)          0.842    15.850    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2155_n_2
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.329    16.179 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196/O
                         net (fo=1, routed)           0.000    16.179    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2196_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.712 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105/CO[3]
                         net (fo=1, routed)           0.000    16.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2105_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100/CO[3]
                         net (fo=1, routed)           0.000    16.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2100_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.946 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095/CO[3]
                         net (fo=1, routed)           0.000    16.946    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2095_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.063 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090/CO[3]
                         net (fo=1, routed)           0.000    17.063    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2090_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.180 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2085_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.297 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080/CO[3]
                         net (fo=1, routed)           0.000    17.297    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2080_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075/CO[3]
                         net (fo=1, routed)           0.000    17.414    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2075_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072/CO[3]
                         net (fo=1, routed)           0.000    17.531    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2072_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071/CO[1]
                         net (fo=35, routed)          0.995    18.684    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2071_n_2
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.332    19.016 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112/O
                         net (fo=1, routed)           0.000    19.016    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2112_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021/CO[3]
                         net (fo=1, routed)           0.000    19.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2021_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.680 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016/CO[3]
                         net (fo=1, routed)           0.000    19.680    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2016_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2011_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2006_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001/CO[3]
                         net (fo=1, routed)           0.000    20.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2001_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996/CO[3]
                         net (fo=1, routed)           0.000    20.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1996_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.250 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991/CO[3]
                         net (fo=1, routed)           0.000    20.250    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1991_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.364 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988/CO[3]
                         net (fo=1, routed)           0.000    20.364    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1988_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.521 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987/CO[1]
                         net (fo=35, routed)          0.995    21.516    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1987_n_2
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937/CO[3]
                         net (fo=1, routed)           0.000    22.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1937_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932/CO[3]
                         net (fo=1, routed)           0.000    22.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1932_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927/CO[3]
                         net (fo=1, routed)           0.000    22.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1927_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922/CO[3]
                         net (fo=1, routed)           0.000    22.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1922_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917/CO[3]
                         net (fo=1, routed)           0.000    22.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1917_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912/CO[3]
                         net (fo=1, routed)           0.000    22.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1912_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907/CO[3]
                         net (fo=1, routed)           0.000    22.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1907_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904/CO[3]
                         net (fo=1, routed)           0.000    23.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1904_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.256 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903/CO[1]
                         net (fo=35, routed)          1.043    24.299    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1903_n_2
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.329    24.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944/O
                         net (fo=1, routed)           0.000    24.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1944_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.161 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853/CO[3]
                         net (fo=1, routed)           0.000    25.161    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1853_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.278 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1848_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.395 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843/CO[3]
                         net (fo=1, routed)           0.000    25.395    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1843_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.512 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838/CO[3]
                         net (fo=1, routed)           0.000    25.512    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1838_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    25.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1833_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.746 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828/CO[3]
                         net (fo=1, routed)           0.000    25.746    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1828_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.863 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823/CO[3]
                         net (fo=1, routed)           0.000    25.863    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1823_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.980 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820/CO[3]
                         net (fo=1, routed)           0.000    25.980    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1820_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819/CO[1]
                         net (fo=35, routed)          1.218    27.355    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1819_n_2
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.332    27.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860/O
                         net (fo=1, routed)           0.000    27.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1860_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.237 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769/CO[3]
                         net (fo=1, routed)           0.001    28.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1769_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.352 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764/CO[3]
                         net (fo=1, routed)           0.000    28.352    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1764_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.466 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759/CO[3]
                         net (fo=1, routed)           0.000    28.466    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1759_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754/CO[3]
                         net (fo=1, routed)           0.000    28.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1754_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.694 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749/CO[3]
                         net (fo=1, routed)           0.000    28.694    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1749_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744/CO[3]
                         net (fo=1, routed)           0.000    28.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1744_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.922 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739/CO[3]
                         net (fo=1, routed)           0.000    28.922    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1739_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.036 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736/CO[3]
                         net (fo=1, routed)           0.000    29.036    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1736_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.193 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735/CO[1]
                         net (fo=35, routed)          0.741    29.934    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1735_n_2
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.329    30.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776/O
                         net (fo=1, routed)           0.000    30.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1776_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.813 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685/CO[3]
                         net (fo=1, routed)           0.000    30.813    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1685_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.927 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680/CO[3]
                         net (fo=1, routed)           0.000    30.927    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1680_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.041 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675/CO[3]
                         net (fo=1, routed)           0.000    31.041    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1675_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.155 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670/CO[3]
                         net (fo=1, routed)           0.000    31.155    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1670_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.269 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665/CO[3]
                         net (fo=1, routed)           0.000    31.269    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1665_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.383 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660/CO[3]
                         net (fo=1, routed)           0.000    31.383    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1660_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.497 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655/CO[3]
                         net (fo=1, routed)           0.000    31.497    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1655_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.611 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652/CO[3]
                         net (fo=1, routed)           0.000    31.611    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1652_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.768 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651/CO[1]
                         net (fo=35, routed)          0.804    32.572    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1651_n_2
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.329    32.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692/O
                         net (fo=1, routed)           0.000    32.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1692_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.434 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601/CO[3]
                         net (fo=1, routed)           0.000    33.434    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1601_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596/CO[3]
                         net (fo=1, routed)           0.000    33.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1596_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.668 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591/CO[3]
                         net (fo=1, routed)           0.000    33.668    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1591_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.785 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586/CO[3]
                         net (fo=1, routed)           0.000    33.785    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1586_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581/CO[3]
                         net (fo=1, routed)           0.000    33.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1581_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576/CO[3]
                         net (fo=1, routed)           0.000    34.019    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1576_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571/CO[3]
                         net (fo=1, routed)           0.000    34.136    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1571_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.253 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568/CO[3]
                         net (fo=1, routed)           0.000    34.253    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1568_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.410 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567/CO[1]
                         net (fo=35, routed)          0.997    35.407    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1567_n_2
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.332    35.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604/O
                         net (fo=1, routed)           0.000    35.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1604_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.289 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    36.289    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1512_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.403 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507/CO[3]
                         net (fo=1, routed)           0.000    36.403    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1507_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.517 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502/CO[3]
                         net (fo=1, routed)           0.000    36.517    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1502_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497/CO[3]
                         net (fo=1, routed)           0.000    36.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1497_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.745 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1492_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.859 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487/CO[3]
                         net (fo=1, routed)           0.000    36.859    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1487_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1484_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483/CO[1]
                         net (fo=35, routed)          1.205    38.335    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1483_n_2
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.329    38.664 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520/O
                         net (fo=1, routed)           0.000    38.664    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1520_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    39.214    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1428_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.328 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423/CO[3]
                         net (fo=1, routed)           0.000    39.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1423_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.442 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418/CO[3]
                         net (fo=1, routed)           0.000    39.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1418_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.556 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413/CO[3]
                         net (fo=1, routed)           0.000    39.556    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1413_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.670 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408/CO[3]
                         net (fo=1, routed)           0.000    39.670    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1408_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.784 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403/CO[3]
                         net (fo=1, routed)           0.000    39.784    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1403_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.898 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400/CO[3]
                         net (fo=1, routed)           0.000    39.898    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1400_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399/CO[1]
                         net (fo=35, routed)          0.911    40.966    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1399_n_2
    SLICE_X13Y57         LUT3 (Prop_lut3_I0_O)        0.329    41.295 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440/O
                         net (fo=1, routed)           0.000    41.295    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1440_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349/CO[3]
                         net (fo=1, routed)           0.000    41.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1349_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.959 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344/CO[3]
                         net (fo=1, routed)           0.000    41.959    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1344_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    42.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1339_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    42.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1334_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    42.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1329_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    42.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1324_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    42.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1319_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316/CO[3]
                         net (fo=1, routed)           0.000    42.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1316_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.800 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315/CO[1]
                         net (fo=35, routed)          0.942    43.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1315_n_2
    SLICE_X18Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.527 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    44.527    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1265_n_0
    SLICE_X18Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.641 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    44.641    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1260_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.755 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    44.755    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1255_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.869 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    44.869    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1250_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.983 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    44.983    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1245_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.097 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    45.097    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1240_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.211 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    45.211    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1235_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.325 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232/CO[3]
                         net (fo=1, routed)           0.000    45.325    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1232_n_0
    SLICE_X18Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.482 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231/CO[1]
                         net (fo=35, routed)          0.956    46.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1231_n_2
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272/O
                         net (fo=1, routed)           0.000    46.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1272_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.316 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1181_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1176_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.544 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    47.544    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1171_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.658 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    47.658    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1166_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    47.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1161_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.886 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    47.886    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1156_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.000 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    48.000    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1151_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.114 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    48.114    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1148_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147/CO[1]
                         net (fo=35, routed)          0.935    49.206    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1147_n_2
    SLICE_X14Y62         LUT3 (Prop_lut3_I0_O)        0.329    49.535 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188/O
                         net (fo=1, routed)           0.000    49.535    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1188_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    50.085    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1097_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.199 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    50.199    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1092_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    50.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1087_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.427 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    50.427    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1082_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.541 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    50.541    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1077_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.655 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    50.655    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1072_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.769 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    50.769    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1067_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.883 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    50.883    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1064_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063/CO[1]
                         net (fo=35, routed)          1.004    52.044    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1063_n_2
    SLICE_X16Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    52.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1013_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.961 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    52.961    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1008_n_0
    SLICE_X16Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.078 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    53.078    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1003_n_0
    SLICE_X16Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.195 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    53.195    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_998_n_0
    SLICE_X16Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.312 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    53.312    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_993_n_0
    SLICE_X16Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.429 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988/CO[3]
                         net (fo=1, routed)           0.000    53.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_988_n_0
    SLICE_X16Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.546 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983/CO[3]
                         net (fo=1, routed)           0.000    53.546    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_983_n_0
    SLICE_X16Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_980_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.820 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979/CO[1]
                         net (fo=35, routed)          1.006    54.826    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_979_n_2
    SLICE_X12Y61         LUT3 (Prop_lut3_I0_O)        0.332    55.158 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020/O
                         net (fo=1, routed)           0.000    55.158    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1020_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    55.691    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_929_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.808 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    55.808    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_924_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.925 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    55.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_919_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    56.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_914_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.159 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    56.159    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_909_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.276 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904/CO[3]
                         net (fo=1, routed)           0.000    56.276    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_904_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.393 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899/CO[3]
                         net (fo=1, routed)           0.000    56.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_899_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.510 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    56.510    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_896_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.667 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895/CO[1]
                         net (fo=35, routed)          0.622    57.290    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_895_n_2
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    57.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936/O
                         net (fo=1, routed)           0.000    57.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_936_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.172 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    58.172    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_845_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    58.286    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_840_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    58.400    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_835_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    58.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_830_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    58.628    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_825_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820/CO[3]
                         net (fo=1, routed)           0.000    58.742    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_820_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_815_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.009    58.979    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_812_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.136 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811/CO[1]
                         net (fo=35, routed)          0.973    60.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_811_n_2
    SLICE_X11Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    60.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    60.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_761_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    61.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_756_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.121 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    61.121    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_751_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.235 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    61.235    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_746_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.349 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_741_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736/CO[3]
                         net (fo=1, routed)           0.000    61.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_736_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.577 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731/CO[3]
                         net (fo=1, routed)           0.000    61.577    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_731_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.691 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.009    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_728_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.857 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727/CO[1]
                         net (fo=35, routed)          0.902    62.759    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_727_n_2
    SLICE_X10Y69         LUT3 (Prop_lut3_I0_O)        0.329    63.088 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768/O
                         net (fo=1, routed)           0.000    63.088    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_768_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.621 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.000    63.621    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_677_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.738 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    63.738    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_672_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.855 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    63.855    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_667_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    63.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_662_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    64.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_657_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.206 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652/CO[3]
                         net (fo=1, routed)           0.009    64.216    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_652_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.333 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647/CO[3]
                         net (fo=1, routed)           0.000    64.333    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_647_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.450 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    64.450    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_644_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.606 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643/CO[1]
                         net (fo=35, routed)          0.823    65.429    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_643_n_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.332    65.761 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684/O
                         net (fo=1, routed)           0.000    65.761    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_684_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.294 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    66.294    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_593_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.411 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    66.411    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_588_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.528 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    66.528    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_583_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.645 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.009    66.654    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_578_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.771 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.000    66.771    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_573_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.888 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568/CO[3]
                         net (fo=1, routed)           0.000    66.888    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_568_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.005 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563/CO[3]
                         net (fo=1, routed)           0.000    67.005    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_563_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.122 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    67.122    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_560_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.279 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559/CO[1]
                         net (fo=35, routed)          0.646    67.925    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_559_n_2
    SLICE_X12Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    68.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498/CO[3]
                         net (fo=1, routed)           0.000    68.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_498_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.845 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493/CO[3]
                         net (fo=1, routed)           0.000    68.845    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_493_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_488_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.079 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483/CO[3]
                         net (fo=1, routed)           0.000    69.079    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_483_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.196 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_478_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    69.313    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_473_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.430 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468/CO[3]
                         net (fo=1, routed)           0.000    69.430    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_468_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.547 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.547    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_465_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464/CO[1]
                         net (fo=35, routed)          1.008    70.712    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_464_n_2
    SLICE_X14Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    71.500 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145/CO[3]
                         net (fo=1, routed)           0.000    71.500    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_145_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.614 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    71.614    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_402_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.728 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    71.728    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_397_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.842 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    71.842    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_392_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.956 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_387_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.070 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    72.070    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_382_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.184 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    72.184    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_377_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.298 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374/CO[3]
                         net (fo=1, routed)           0.000    72.298    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_374_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373/CO[1]
                         net (fo=35, routed)          0.926    73.381    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_373_n_2
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.329    73.710 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158/O
                         net (fo=1, routed)           0.000    73.710    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[27]_i_158_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.260 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    74.260    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_138_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.374 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.374    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_125_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.488 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316/CO[3]
                         net (fo=1, routed)           0.000    74.488    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_316_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.602 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311/CO[3]
                         net (fo=1, routed)           0.000    74.602    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_311_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.716 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306/CO[3]
                         net (fo=1, routed)           0.000    74.716    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_306_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.830 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301/CO[3]
                         net (fo=1, routed)           0.000    74.830    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_301_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.944 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    74.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_296_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293/CO[3]
                         net (fo=1, routed)           0.000    75.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_293_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.215 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292/CO[1]
                         net (fo=35, routed)          0.852    76.067    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_292_n_2
    SLICE_X16Y82         LUT3 (Prop_lut3_I0_O)        0.329    76.396 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136/O
                         net (fo=1, routed)           0.000    76.396    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_136_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116/CO[3]
                         net (fo=1, routed)           0.000    76.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_116_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    77.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_118_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.163    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_105_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    77.280    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_240_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.397 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    77.397    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_235_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.514 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230/CO[3]
                         net (fo=1, routed)           0.000    77.514    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_230_n_0
    SLICE_X16Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.631 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225/CO[3]
                         net (fo=1, routed)           0.000    77.631    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_225_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.748 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_222_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.905 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221/CO[1]
                         net (fo=35, routed)          0.720    78.625    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_221_n_2
    SLICE_X15Y90         LUT3 (Prop_lut3_I0_O)        0.332    78.957 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103/O
                         net (fo=1, routed)           0.000    78.957    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[18]_i_103_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_85_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    79.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_96_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    79.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_98_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    79.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_85_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    79.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_174_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    79.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_169_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.042 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    80.042    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_164_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.156 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    80.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_161_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.313 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160/CO[1]
                         net (fo=35, routed)          1.046    81.359    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_160_n_2
    SLICE_X17Y88         LUT3 (Prop_lut3_I0_O)        0.329    81.688 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94/O
                         net (fo=1, routed)           0.000    81.688    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_94_n_0
    SLICE_X17Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.089    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_76_n_0
    SLICE_X17Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.203 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.203    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_65_n_0
    SLICE_X17Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76/CO[3]
                         net (fo=1, routed)           0.000    82.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_76_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.431 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.431    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_78_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    82.545    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_65_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_118_n_0
    SLICE_X17Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113/CO[3]
                         net (fo=1, routed)           0.000    82.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_113_n_0
    SLICE_X17Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.887 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.887    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_110_n_0
    SLICE_X17Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.044 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109/CO[1]
                         net (fo=35, routed)          0.892    83.936    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_109_n_2
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.329    84.265 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69/O
                         net (fo=1, routed)           0.000    84.265    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_69_n_0
    SLICE_X18Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.815 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.815    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_47_n_0
    SLICE_X18Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.929 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.929    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_56_n_0
    SLICE_X18Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.043 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.043    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_45_n_0
    SLICE_X18Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.157 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56/CO[3]
                         net (fo=1, routed)           0.000    85.157    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_56_n_0
    SLICE_X18Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.271 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.271    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_58_n_0
    SLICE_X18Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.385 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    85.385    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_45_n_0
    SLICE_X18Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    85.499    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_72_n_0
    SLICE_X18Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.613 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    85.613    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_69_n_0
    SLICE_X18Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.770 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68/CO[1]
                         net (fo=35, routed)          0.805    86.574    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_68_n_2
    SLICE_X19Y89         LUT3 (Prop_lut3_I0_O)        0.329    86.903 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49/O
                         net (fo=1, routed)           0.000    86.903    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_49_n_0
    SLICE_X19Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.453 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.453    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_27_n_0
    SLICE_X19Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.567 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.567    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_27_n_0
    SLICE_X19Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.681 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.681    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_36_n_0
    SLICE_X19Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.795 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.795    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_25_n_0
    SLICE_X19Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.909 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_36_n_0
    SLICE_X19Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.023 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    88.023    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_37_n_0
    SLICE_X19Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.137 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.137    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_25_n_0
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.251 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_38_n_0
    SLICE_X19Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.408 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37/CO[1]
                         net (fo=35, routed)          0.822    89.230    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_37_n_2
    SLICE_X20Y90         LUT3 (Prop_lut3_I0_O)        0.329    89.559 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28/O
                         net (fo=1, routed)           0.000    89.559    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_28_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.092 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    90.092    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_16_n_0
    SLICE_X20Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_17_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.326 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    90.326    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_17_n_0
    SLICE_X20Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.443 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.443    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_23_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.560 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    90.560    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_13_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.799 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_23/O[2]
                         net (fo=5, routed)           0.786    91.585    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_23_n_5
    SLICE_X21Y96         LUT6 (Prop_lut6_I0_O)        0.301    91.886 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_23/O
                         net (fo=4, routed)           0.489    92.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[26]_i_23_n_0
    SLICE_X22Y95         LUT3 (Prop_lut3_I2_O)        0.124    92.499 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_8/O
                         net (fo=3, routed)           0.851    93.350    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[24]_i_8_n_0
    SLICE_X23Y98         LUT4 (Prop_lut4_I2_O)        0.124    93.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8_comp_2/O
                         net (fo=1, routed)           0.565    94.039    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[28]_i_8_n_0_repN
    SLICE_X25Y97         LUT6 (Prop_lut6_I4_O)        0.124    94.163 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_28_comp_1/O
                         net (fo=3, routed)           0.428    94.591    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_28_n_0
    SLICE_X25Y98         LUT4 (Prop_lut4_I2_O)        0.124    94.715 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[29]_i_9/O
                         net (fo=1, routed)           0.000    94.715    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data5[29]
    SLICE_X25Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    94.960 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[29]_i_6/O
                         net (fo=1, routed)           0.442    95.402    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_6_n_0_alias
    SLICE_X21Y98         LUT5 (Prop_lut5_I3_O)        0.298    95.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1_comp/O
                         net (fo=1, routed)           0.000    95.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X21Y98         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.487    23.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y98         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.396    23.640    
                         clock uncertainty           -0.302    23.338    
    SLICE_X21Y98         FDRE (Setup_fdre_C_D)        0.031    23.369    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         23.369    
                         arrival time                         -95.700    
  -------------------------------------------------------------------
                         slack                                -72.331    

Slack (VIOLATED) :        -72.312ns  (required time - arrival time)
  Source:                 design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.848ns  (logic 58.640ns (63.844%)  route 33.208ns (36.156%))
  Logic Levels:           313  (CARRY4=276 LUT2=1 LUT3=29 LUT6=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 23.245 - 20.000 ) 
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.678     3.717    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.456     4.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]_replica_1/Q
                         net (fo=2, routed)           0.430     4.603    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/slv_reg0[0]_repN_1_alias
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.727 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511/O
                         net (fo=1, routed)           0.000     4.727    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2511_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399/CO[3]
                         net (fo=1, routed)           0.000     5.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2399_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2394_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389/CO[3]
                         net (fo=1, routed)           0.000     5.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2389_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384/CO[3]
                         net (fo=1, routed)           0.000     5.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2384_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.715 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379/CO[3]
                         net (fo=1, routed)           0.000     5.715    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2379_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.829 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374/CO[3]
                         net (fo=1, routed)           0.000     5.829    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2374_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.943 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369/CO[3]
                         net (fo=1, routed)           0.001     5.944    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2369_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366/CO[3]
                         net (fo=1, routed)           0.000     6.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2366_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.329 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365/CO[0]
                         net (fo=35, routed)          0.973     7.302    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2365_n_3
    SLICE_X15Y45         LUT3 (Prop_lut3_I0_O)        0.373     7.675 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403/O
                         net (fo=1, routed)           0.000     7.675    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2403_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2310_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305/CO[3]
                         net (fo=1, routed)           0.000     8.321    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2305_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300/CO[3]
                         net (fo=1, routed)           0.000     8.435    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2300_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295/CO[3]
                         net (fo=1, routed)           0.000     8.549    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2295_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290/CO[3]
                         net (fo=1, routed)           0.001     8.663    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2290_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285/CO[3]
                         net (fo=1, routed)           0.000     8.777    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2285_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282/CO[3]
                         net (fo=1, routed)           0.000     8.891    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2282_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.048 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281/CO[1]
                         net (fo=35, routed)          0.953    10.001    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2281_n_2
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.329    10.330 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322/O
                         net (fo=1, routed)           0.000    10.330    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2322_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231/CO[3]
                         net (fo=1, routed)           0.000    10.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2231_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2226_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221/CO[3]
                         net (fo=1, routed)           0.000    11.108    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2221_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216/CO[3]
                         net (fo=1, routed)           0.000    11.222    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2216_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.336 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211/CO[3]
                         net (fo=1, routed)           0.001    11.337    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2211_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.451 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206/CO[3]
                         net (fo=1, routed)           0.000    11.451    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2206_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.565 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201/CO[3]
                         net (fo=1, routed)           0.000    11.565    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2201_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.679 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198/CO[3]
                         net (fo=1, routed)           0.000    11.679    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2198_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.836 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197/CO[1]
                         net (fo=35, routed)          0.905    12.740    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2197_n_2
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.329    13.069 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234/O
                         net (fo=1, routed)           0.000    13.069    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2234_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.619 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142/CO[3]
                         net (fo=1, routed)           0.001    13.620    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2142_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.734 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2137_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.848 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132/CO[3]
                         net (fo=1, routed)           0.000    13.848    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2132_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.962 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127/CO[3]
                         net (fo=1, routed)           0.000    13.962    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2127_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.076 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122/CO[3]
                         net (fo=1, routed)           0.000    14.076    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2122_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.190 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117/CO[3]
                         net (fo=1, routed)           0.000    14.190    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2117_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.304 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114/CO[3]
                         net (fo=1, routed)           0.000    14.304    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2114_n_0
    SLICE_X18Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.461 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113/CO[1]
                         net (fo=35, routed)          0.790    15.251    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2113_n_2
    SLICE_X19Y49         LUT3 (Prop_lut3_I0_O)        0.329    15.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154/O
                         net (fo=1, routed)           0.000    15.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2154_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.130 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063/CO[3]
                         net (fo=1, routed)           0.001    16.130    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2063_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058/CO[3]
                         net (fo=1, routed)           0.000    16.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2058_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053/CO[3]
                         net (fo=1, routed)           0.000    16.358    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2053_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048/CO[3]
                         net (fo=1, routed)           0.000    16.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2048_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043/CO[3]
                         net (fo=1, routed)           0.000    16.586    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2043_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.700 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2038_n_0
    SLICE_X19Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033/CO[3]
                         net (fo=1, routed)           0.000    16.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2033_n_0
    SLICE_X19Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.928 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030/CO[3]
                         net (fo=1, routed)           0.000    16.928    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2030_n_0
    SLICE_X19Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.085 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029/CO[1]
                         net (fo=35, routed)          0.942    18.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_2029_n_2
    SLICE_X16Y50         LUT3 (Prop_lut3_I0_O)        0.329    18.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070/O
                         net (fo=1, routed)           0.000    18.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_2070_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979/CO[3]
                         net (fo=1, routed)           0.000    18.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1979_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.006 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1974_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.123 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969/CO[3]
                         net (fo=1, routed)           0.000    19.123    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1969_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.240 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964/CO[3]
                         net (fo=1, routed)           0.000    19.240    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1964_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959/CO[3]
                         net (fo=1, routed)           0.000    19.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1959_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.474 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954/CO[3]
                         net (fo=1, routed)           0.000    19.474    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1954_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.591 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949/CO[3]
                         net (fo=1, routed)           0.000    19.591    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1949_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.708 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1946_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.865 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945/CO[1]
                         net (fo=35, routed)          0.843    20.708    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1945_n_2
    SLICE_X17Y54         LUT3 (Prop_lut3_I0_O)        0.332    21.040 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986/O
                         net (fo=1, routed)           0.000    21.040    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1986_n_0
    SLICE_X17Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895/CO[3]
                         net (fo=1, routed)           0.000    21.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1895_n_0
    SLICE_X17Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890/CO[3]
                         net (fo=1, routed)           0.000    21.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1890_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885/CO[3]
                         net (fo=1, routed)           0.000    21.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1885_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880/CO[3]
                         net (fo=1, routed)           0.000    21.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1880_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875/CO[3]
                         net (fo=1, routed)           0.000    22.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1875_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870/CO[3]
                         net (fo=1, routed)           0.000    22.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1870_n_0
    SLICE_X17Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865/CO[3]
                         net (fo=1, routed)           0.000    22.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1865_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862/CO[3]
                         net (fo=1, routed)           0.000    22.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1862_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.545 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861/CO[1]
                         net (fo=35, routed)          1.097    23.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1861_n_2
    SLICE_X20Y52         LUT3 (Prop_lut3_I0_O)        0.329    23.972 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902/O
                         net (fo=1, routed)           0.000    23.972    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1902_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.505 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811/CO[3]
                         net (fo=1, routed)           0.000    24.505    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1811_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.622 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806/CO[3]
                         net (fo=1, routed)           0.000    24.622    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1806_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.739 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801/CO[3]
                         net (fo=1, routed)           0.000    24.739    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1801_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796/CO[3]
                         net (fo=1, routed)           0.000    24.856    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1796_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.973 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791/CO[3]
                         net (fo=1, routed)           0.000    24.973    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1791_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.090 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786/CO[3]
                         net (fo=1, routed)           0.000    25.090    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1786_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.207 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781/CO[3]
                         net (fo=1, routed)           0.000    25.207    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1781_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.324 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778/CO[3]
                         net (fo=1, routed)           0.000    25.324    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1778_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.481 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777/CO[1]
                         net (fo=35, routed)          0.781    26.262    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1777_n_2
    SLICE_X21Y53         LUT3 (Prop_lut3_I0_O)        0.332    26.594 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818/O
                         net (fo=1, routed)           0.000    26.594    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1818_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.144 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727/CO[3]
                         net (fo=1, routed)           0.000    27.144    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1727_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722/CO[3]
                         net (fo=1, routed)           0.000    27.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1722_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.372 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717/CO[3]
                         net (fo=1, routed)           0.000    27.372    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1717_n_0
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.486 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    27.486    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1712_n_0
    SLICE_X21Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.600 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    27.600    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1707_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702/CO[3]
                         net (fo=1, routed)           0.000    27.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1702_n_0
    SLICE_X21Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.828 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697/CO[3]
                         net (fo=1, routed)           0.000    27.828    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1697_n_0
    SLICE_X21Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.942 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694/CO[3]
                         net (fo=1, routed)           0.000    27.942    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1694_n_0
    SLICE_X21Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693/CO[1]
                         net (fo=35, routed)          0.923    29.022    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1693_n_2
    SLICE_X22Y52         LUT3 (Prop_lut3_I0_O)        0.329    29.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734/O
                         net (fo=1, routed)           0.000    29.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1734_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.901 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    29.901    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1643_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638/CO[3]
                         net (fo=1, routed)           0.000    30.015    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1638_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633/CO[3]
                         net (fo=1, routed)           0.000    30.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1633_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628/CO[3]
                         net (fo=1, routed)           0.000    30.243    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1628_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.357 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623/CO[3]
                         net (fo=1, routed)           0.000    30.357    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1623_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.471 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618/CO[3]
                         net (fo=1, routed)           0.000    30.471    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1618_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.585 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613/CO[3]
                         net (fo=1, routed)           0.000    30.585    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1613_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.699 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610/CO[3]
                         net (fo=1, routed)           0.000    30.699    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1610_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.856 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609/CO[1]
                         net (fo=35, routed)          0.958    31.814    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1609_n_2
    SLICE_X23Y55         LUT3 (Prop_lut3_I0_O)        0.329    32.143 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646/O
                         net (fo=1, routed)           0.000    32.143    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1646_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554/CO[3]
                         net (fo=1, routed)           0.000    32.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1554_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549/CO[3]
                         net (fo=1, routed)           0.000    32.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1549_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    32.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1544_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539/CO[3]
                         net (fo=1, routed)           0.000    33.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1539_n_0
    SLICE_X23Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534/CO[3]
                         net (fo=1, routed)           0.000    33.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1534_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.263 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529/CO[3]
                         net (fo=1, routed)           0.000    33.263    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1529_n_0
    SLICE_X23Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.377 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526/CO[3]
                         net (fo=1, routed)           0.000    33.377    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1526_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.534 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525/CO[1]
                         net (fo=35, routed)          0.909    34.443    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1525_n_2
    SLICE_X24Y58         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562/O
                         net (fo=1, routed)           0.000    34.772    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1562_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.305 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470/CO[3]
                         net (fo=1, routed)           0.000    35.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1470_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.422 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    35.422    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1465_n_0
    SLICE_X24Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.539 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460/CO[3]
                         net (fo=1, routed)           0.000    35.539    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1460_n_0
    SLICE_X24Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.656 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455/CO[3]
                         net (fo=1, routed)           0.000    35.656    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1455_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.773 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450/CO[3]
                         net (fo=1, routed)           0.000    35.773    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1450_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.890 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445/CO[3]
                         net (fo=1, routed)           0.000    35.890    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1445_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.007 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442/CO[3]
                         net (fo=1, routed)           0.000    36.007    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1442_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.164 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441/CO[1]
                         net (fo=35, routed)          0.821    36.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1441_n_2
    SLICE_X25Y58         LUT3 (Prop_lut3_I0_O)        0.332    37.317 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482/O
                         net (fo=1, routed)           0.000    37.317    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1482_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.867 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391/CO[3]
                         net (fo=1, routed)           0.000    37.867    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1391_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.981 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386/CO[3]
                         net (fo=1, routed)           0.000    37.981    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1386_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.095 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381/CO[3]
                         net (fo=1, routed)           0.000    38.095    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1381_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.209 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376/CO[3]
                         net (fo=1, routed)           0.000    38.209    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1376_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.323 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371/CO[3]
                         net (fo=1, routed)           0.000    38.323    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1371_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.437 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366/CO[3]
                         net (fo=1, routed)           0.000    38.437    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1366_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.551 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361/CO[3]
                         net (fo=1, routed)           0.000    38.551    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1361_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.665 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358/CO[3]
                         net (fo=1, routed)           0.000    38.665    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1358_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.822 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357/CO[1]
                         net (fo=35, routed)          0.984    39.806    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1357_n_2
    SLICE_X27Y58         LUT3 (Prop_lut3_I0_O)        0.329    40.135 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398/O
                         net (fo=1, routed)           0.000    40.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1398_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.685 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307/CO[3]
                         net (fo=1, routed)           0.000    40.685    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1307_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.799 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    40.799    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1302_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.913 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    40.913    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1297_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.027 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    41.027    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1292_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    41.141    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1287_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.255 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    41.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1282_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.369 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    41.369    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.483 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    41.483    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1274_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.640 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273/CO[1]
                         net (fo=35, routed)          0.832    42.472    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1273_n_2
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.329    42.801 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314/O
                         net (fo=1, routed)           0.000    42.801    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1314_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.351 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    43.351    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1223_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.465 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    43.465    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1218_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.579 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    43.579    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1213_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.693 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    43.693    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1208_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.807 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    43.807    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1203_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.921 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    43.921    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1198_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.035 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    44.035    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1193_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.149 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    44.149    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1190_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.306 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189/CO[1]
                         net (fo=35, routed)          0.949    45.255    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1189_n_2
    SLICE_X22Y61         LUT3 (Prop_lut3_I0_O)        0.329    45.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230/O
                         net (fo=1, routed)           0.000    45.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1230_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.134 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    46.134    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1139_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.248 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    46.248    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1134_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.362 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    46.362    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1129_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.476 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    46.476    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1124_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    46.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1119_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.704 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    46.704    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1114_n_0
    SLICE_X22Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.818 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    46.818    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1109_n_0
    SLICE_X22Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.932 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106/CO[3]
                         net (fo=1, routed)           0.000    46.932    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1106_n_0
    SLICE_X22Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.089 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105/CO[1]
                         net (fo=35, routed)          1.015    48.104    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1105_n_2
    SLICE_X21Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.889 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    48.889    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1055_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.003 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    49.003    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1050_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.117 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    49.117    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1045_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.231 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    49.231    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1040_n_0
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.345 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    49.345    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1035_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.459 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    49.459    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1030_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.573 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    49.573    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1025_n_0
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.687 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    49.687    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1022_n_0
    SLICE_X21Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021/CO[1]
                         net (fo=35, routed)          0.920    50.764    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_1021_n_2
    SLICE_X19Y64         LUT3 (Prop_lut3_I0_O)        0.329    51.093 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062/O
                         net (fo=1, routed)           0.000    51.093    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_1062_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971/CO[3]
                         net (fo=1, routed)           0.000    51.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_971_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966/CO[3]
                         net (fo=1, routed)           0.000    51.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_966_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961/CO[3]
                         net (fo=1, routed)           0.000    51.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_961_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956/CO[3]
                         net (fo=1, routed)           0.000    51.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_956_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951/CO[3]
                         net (fo=1, routed)           0.000    52.099    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_951_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946/CO[3]
                         net (fo=1, routed)           0.000    52.213    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_946_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941/CO[3]
                         net (fo=1, routed)           0.000    52.327    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_941_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938/CO[3]
                         net (fo=1, routed)           0.000    52.441    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_938_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.598 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937/CO[1]
                         net (fo=35, routed)          0.769    53.367    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_937_n_2
    SLICE_X20Y69         LUT3 (Prop_lut3_I0_O)        0.329    53.696 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978/O
                         net (fo=1, routed)           0.000    53.696    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_978_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.229 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887/CO[3]
                         net (fo=1, routed)           0.000    54.229    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_887_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882/CO[3]
                         net (fo=1, routed)           0.000    54.346    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_882_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.463 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877/CO[3]
                         net (fo=1, routed)           0.000    54.463    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_877_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.580 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872/CO[3]
                         net (fo=1, routed)           0.000    54.580    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_872_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.697 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867/CO[3]
                         net (fo=1, routed)           0.000    54.697    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_867_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.814 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862/CO[3]
                         net (fo=1, routed)           0.009    54.823    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_862_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.940 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857/CO[3]
                         net (fo=1, routed)           0.000    54.940    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_857_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.057 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854/CO[3]
                         net (fo=1, routed)           0.000    55.057    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_854_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.214 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853/CO[1]
                         net (fo=35, routed)          0.977    56.191    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_853_n_2
    SLICE_X18Y71         LUT3 (Prop_lut3_I0_O)        0.332    56.523 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894/O
                         net (fo=1, routed)           0.000    56.523    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_894_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.073 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803/CO[3]
                         net (fo=1, routed)           0.000    57.073    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_803_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798/CO[3]
                         net (fo=1, routed)           0.000    57.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_798_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793/CO[3]
                         net (fo=1, routed)           0.000    57.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_793_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788/CO[3]
                         net (fo=1, routed)           0.009    57.424    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_788_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.538 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783/CO[3]
                         net (fo=1, routed)           0.000    57.538    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_783_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.652 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778/CO[3]
                         net (fo=1, routed)           0.000    57.652    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_778_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.766 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773/CO[3]
                         net (fo=1, routed)           0.000    57.766    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_773_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.880 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770/CO[3]
                         net (fo=1, routed)           0.000    57.880    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_770_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.037 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769/CO[1]
                         net (fo=35, routed)          0.878    58.915    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_769_n_2
    SLICE_X21Y72         LUT3 (Prop_lut3_I0_O)        0.329    59.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810/O
                         net (fo=1, routed)           0.000    59.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_810_n_0
    SLICE_X21Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.794 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719/CO[3]
                         net (fo=1, routed)           0.000    59.794    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_719_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.908 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714/CO[3]
                         net (fo=1, routed)           0.000    59.908    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_714_n_0
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.022 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709/CO[3]
                         net (fo=1, routed)           0.009    60.031    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_709_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.145 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704/CO[3]
                         net (fo=1, routed)           0.000    60.145    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_704_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.259 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699/CO[3]
                         net (fo=1, routed)           0.000    60.259    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_699_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.373 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694/CO[3]
                         net (fo=1, routed)           0.000    60.373    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_694_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.487 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689/CO[3]
                         net (fo=1, routed)           0.000    60.487    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_689_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.601 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686/CO[3]
                         net (fo=1, routed)           0.000    60.601    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_686_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.758 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685/CO[1]
                         net (fo=35, routed)          0.942    61.700    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_685_n_2
    SLICE_X24Y77         LUT3 (Prop_lut3_I0_O)        0.329    62.029 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723/O
                         net (fo=1, routed)           0.000    62.029    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_723_n_0
    SLICE_X24Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.542 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630/CO[3]
                         net (fo=1, routed)           0.000    62.542    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_630_n_0
    SLICE_X24Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.659 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625/CO[3]
                         net (fo=1, routed)           0.000    62.659    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_625_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.776 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620/CO[3]
                         net (fo=1, routed)           0.000    62.776    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_620_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.893 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615/CO[3]
                         net (fo=1, routed)           0.000    62.893    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_615_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.010 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610/CO[3]
                         net (fo=1, routed)           0.000    63.010    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_610_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.127 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605/CO[3]
                         net (fo=1, routed)           0.000    63.127    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_605_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.244 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602/CO[3]
                         net (fo=1, routed)           0.000    63.244    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_602_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601/CO[1]
                         net (fo=35, routed)          0.904    64.305    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_601_n_2
    SLICE_X25Y76         LUT3 (Prop_lut3_I0_O)        0.332    64.637 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642/O
                         net (fo=1, routed)           0.000    64.637    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_642_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.187 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551/CO[3]
                         net (fo=1, routed)           0.000    65.187    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_551_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.301 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546/CO[3]
                         net (fo=1, routed)           0.000    65.301    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_546_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.415 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541/CO[3]
                         net (fo=1, routed)           0.000    65.415    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_541_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.529 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536/CO[3]
                         net (fo=1, routed)           0.000    65.529    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_536_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.643 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531/CO[3]
                         net (fo=1, routed)           0.000    65.643    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_531_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.757 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526/CO[3]
                         net (fo=1, routed)           0.000    65.757    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_526_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.871 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    65.871    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_521_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.985 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518/CO[3]
                         net (fo=1, routed)           0.000    65.985    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_518_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.142 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517/CO[1]
                         net (fo=35, routed)          0.993    67.135    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_517_n_2
    SLICE_X26Y76         LUT3 (Prop_lut3_I0_O)        0.329    67.464 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558/O
                         net (fo=1, routed)           0.000    67.464    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[31]_i_558_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.014 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459/CO[3]
                         net (fo=1, routed)           0.000    68.014    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_459_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.128 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    68.128    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_454_n_0
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.242 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    68.242    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_449_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.356 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    68.356    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_444_n_0
    SLICE_X26Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.470 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    68.470    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_439_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.584 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    68.584    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_434_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.698 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429/CO[3]
                         net (fo=1, routed)           0.000    68.698    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_429_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.812 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426/CO[3]
                         net (fo=1, routed)           0.000    68.812    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_426_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.969 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425/CO[1]
                         net (fo=35, routed)          0.637    69.606    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_425_n_2
    SLICE_X27Y82         LUT3 (Prop_lut3_I0_O)        0.329    69.935 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162/O
                         net (fo=1, routed)           0.000    69.935    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[30]_i_162_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.485 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    70.485    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_140_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.599 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368/CO[3]
                         net (fo=1, routed)           0.000    70.599    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_368_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.713 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.713    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_363_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.827 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358/CO[3]
                         net (fo=1, routed)           0.000    70.827    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_358_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353/CO[3]
                         net (fo=1, routed)           0.000    70.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_353_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.055 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348/CO[3]
                         net (fo=1, routed)           0.000    71.055    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_348_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.169 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    71.169    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_343_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.283 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    71.283    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_340_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.440 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339/CO[1]
                         net (fo=35, routed)          0.888    72.328    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_339_n_2
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.113 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    73.113    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_133_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.227 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    73.227    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_120_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.341 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287/CO[3]
                         net (fo=1, routed)           0.000    73.341    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_287_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.455 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282/CO[3]
                         net (fo=1, routed)           0.000    73.455    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_282_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.569 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    73.569    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_277_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.683 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    73.683    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_272_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.797 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.797    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_267_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.911 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    73.911    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_264_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.068 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263/CO[1]
                         net (fo=35, routed)          0.883    74.952    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_263_n_2
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.329    75.281 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133/O
                         net (fo=1, routed)           0.000    75.281    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_133_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111/CO[3]
                         net (fo=1, routed)           0.000    75.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_111_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.945 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    75.945    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_113_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.059 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    76.059    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_100_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.173 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_216_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.287 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    76.287    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_211_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.401 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    76.401    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_206_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.515 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    76.515    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_201_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.629 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    76.629    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_198_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.786 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197/CO[1]
                         net (fo=35, routed)          0.963    77.748    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_197_n_2
    SLICE_X32Y92         LUT3 (Prop_lut3_I0_O)        0.329    78.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115/O
                         net (fo=1, routed)           0.000    78.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[23]_i_115_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    78.590 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.590    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_91_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.707 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    78.707    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_93_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.824 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.824    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_80_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.941 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    78.941    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_155_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.058 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150/CO[3]
                         net (fo=1, routed)           0.000    79.058    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_150_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.175 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    79.175    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_145_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.292 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    79.292    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_142_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.449 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141/CO[1]
                         net (fo=35, routed)          0.944    80.393    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_141_n_2
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    80.725 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93/O
                         net (fo=1, routed)           0.000    80.725    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[15]_i_93_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.258 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.258    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_71_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.375 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.375    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_60_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.492 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_71_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.609 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.609    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_73_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.726 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    81.726    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_60_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.843 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_104_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.960 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    81.960    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_99_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.077 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    82.077    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_96_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.234 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95/CO[1]
                         net (fo=35, routed)          1.029    83.264    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_95_n_2
    SLICE_X24Y91         LUT3 (Prop_lut3_I0_O)        0.332    83.596 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72/O
                         net (fo=1, routed)           0.000    83.596    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[11]_i_72_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.129 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    84.129    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_52_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.246 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.246    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_51_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.363 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.363    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_40_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.480 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51/CO[3]
                         net (fo=1, routed)           0.000    84.480    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_51_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.597 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    84.597    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_53_n_0
    SLICE_X24Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.714 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.714    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_40_n_0
    SLICE_X24Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.831 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    84.831    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_63_n_0
    SLICE_X24Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.948 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60/CO[3]
                         net (fo=1, routed)           0.000    84.948    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_60_n_0
    SLICE_X24Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.105 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59/CO[1]
                         net (fo=35, routed)          1.059    86.164    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_59_n_2
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.332    86.496 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52/O
                         net (fo=1, routed)           0.000    86.496    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[7]_i_52_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.046 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_32_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.160 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.160    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_32_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.274 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.274    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[15]_i_31_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.388 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.388    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[18]_i_20_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.502 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.502    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[23]_i_31_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.616 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    87.616    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[27]_i_31_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.730 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.730    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[30]_i_20_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.844 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.844    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_34_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.001 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33/CO[1]
                         net (fo=35, routed)          0.908    88.909    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[31]_i_33_n_2
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.329    89.238 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31/O
                         net (fo=1, routed)           0.000    89.238    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[3]_i_31_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.788 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.788    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[3]_i_18_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.902 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.902    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[7]_i_19_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.141 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19/O[2]
                         net (fo=6, routed)           0.935    91.076    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata_reg[11]_i_19_n_5
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.302    91.378 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_20/O
                         net (fo=5, routed)           0.613    91.991    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[13]_i_20_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I4_O)        0.124    92.115 f  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_27/O
                         net (fo=7, routed)           0.837    92.952    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_27_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124    93.076 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9_replica/O
                         net (fo=2, routed)           0.559    93.635    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_9_n_0_repN
    SLICE_X29Y97         LUT6 (Prop_lut6_I0_O)        0.124    93.759 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_5/O
                         net (fo=1, routed)           0.993    94.752    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/data4[17]
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.124    94.876 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_3/O
                         net (fo=1, routed)           0.280    95.156    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_3_n_0
    SLICE_X14Y96         LUT6 (Prop_lut6_I0_O)        0.124    95.280 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/math_ip/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.162    95.442    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/resultaat[17]
    SLICE_X14Y96         LUT6 (Prop_lut6_I2_O)        0.124    95.566 r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    95.566    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X14Y96         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         1.488    23.245    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y96         FDRE                                         r  design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.282    23.527    
                         clock uncertainty           -0.302    23.225    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)        0.029    23.254    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         23.254    
                         arrival time                         -95.566    
  -------------------------------------------------------------------
                         slack                                -72.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.587     1.417    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.853     1.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.633    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.583     1.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.670    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.852     1.800    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.370     1.430    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.586     1.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.716    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.854     1.802    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.370     1.432    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.615    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.587     1.417    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.677    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.853     1.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.586     1.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.101     1.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.854     1.802    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.370     1.432    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.541    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.588     1.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.105     1.664    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.856     1.804    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.370     1.434    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.542    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.588     1.418    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X43Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.615    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X43Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.858     1.806    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X43Y96         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.388     1.418    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.075     1.493    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.586     1.416    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.613    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.856     1.804    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y88         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.388     1.416    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.075     1.491    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.584     1.414    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.667    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.852     1.800    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.373     1.427    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.542    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.549     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y74          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.520 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.080     1.600    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X8Y74          LUT3 (Prop_lut3_I2_O)        0.049     1.649 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.649    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1_n_0
    SLICE_X8Y74          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=642, routed)         0.815     1.763    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X8Y74          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.371     1.392    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.131     1.523    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X12Y49    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y64     design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y64     design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y65     design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y49    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y49    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y49    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y49    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y44    design_1_i/Math_IP_0/U0/Math_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y69     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y69     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y69     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y69     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y53     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y76     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y53     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y60    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y61     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y61     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y68    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



