{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743293751822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743293751823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 30 05:15:51 2025 " "Processing started: Sun Mar 30 05:15:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743293751823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743293751823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fortuneWheel -c fortuneWheel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fortuneWheel -c fortuneWheel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743293751823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743293752482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_compo.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_compo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_compo " "Found design unit 1: my_compo" {  } { { "my_compo.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/my_compo.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743293753185 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_compo-body " "Found design unit 2: my_compo-body" {  } { { "my_compo.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/my_compo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743293753185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743293753185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fortunewheel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fortunewheel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fortuneWheel-bhv " "Found design unit 1: fortuneWheel-bhv" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743293753190 ""} { "Info" "ISGN_ENTITY_NAME" "1 fortuneWheel " "Found entity 1: fortuneWheel" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743293753190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743293753190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fortuneWheel " "Elaborating entity \"fortuneWheel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743293753234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclk fortuneWheel.vhd(19) " "Verilog HDL or VHDL warning at fortuneWheel.vhd(19): object \"sclk\" assigned a value but never read" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743293753238 "|fortuneWheel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fclk fortuneWheel.vhd(19) " "Verilog HDL or VHDL warning at fortuneWheel.vhd(19): object \"fclk\" assigned a value but never read" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743293753238 "|fortuneWheel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fortuneWheel.vhd(33) " "VHDL Process Statement warning at fortuneWheel.vhd(33): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743293753239 "|fortuneWheel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fortuneWheel.vhd(34) " "VHDL Process Statement warning at fortuneWheel.vhd(34): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743293753239 "|fortuneWheel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledout fortuneWheel.vhd(44) " "VHDL Process Statement warning at fortuneWheel.vhd(44): signal \"ledout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743293753239 "|fortuneWheel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input fortuneWheel.vhd(54) " "VHDL Process Statement warning at fortuneWheel.vhd(54): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1743293753239 "|fortuneWheel"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1743293753988 "|fortuneWheel|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1743293753988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743293754185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743293754615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743293754615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk " "No output dependent on input pin \"fpga_clk\"" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743293754682 "|fortuneWheel|fpga_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_sw " "No output dependent on input pin \"start_sw\"" {  } { { "fortuneWheel.vhd" "" { Text "D:/alterafiles/lab_06_coa/task2/fortuneWheel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743293754682 "|fortuneWheel|start_sw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1743293754682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743293754683 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743293754683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743293754683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743293754683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743293754750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 30 05:15:54 2025 " "Processing ended: Sun Mar 30 05:15:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743293754750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743293754750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743293754750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743293754750 ""}
