|SAR_test
CLOCK_50 => register_8bit:sar_to_dac_reg.clk
CLOCK_50 => GPIO_0[35].DATAIN
CLOCK_50 => SAR_ADC:ADC.clk
CLOCK_50 => VGA_CLK.DATAIN
HEX0_N[0] <= hexdisp7seg:h0.seg7[0]
HEX0_N[1] <= hexdisp7seg:h0.seg7[1]
HEX0_N[2] <= hexdisp7seg:h0.seg7[2]
HEX0_N[3] <= hexdisp7seg:h0.seg7[3]
HEX0_N[4] <= hexdisp7seg:h0.seg7[4]
HEX0_N[5] <= hexdisp7seg:h0.seg7[5]
HEX0_N[6] <= hexdisp7seg:h0.seg7[6]
HEX1_N[0] <= hexdisp7seg:h1.seg7[0]
HEX1_N[1] <= hexdisp7seg:h1.seg7[1]
HEX1_N[2] <= hexdisp7seg:h1.seg7[2]
HEX1_N[3] <= hexdisp7seg:h1.seg7[3]
HEX1_N[4] <= hexdisp7seg:h1.seg7[4]
HEX1_N[5] <= hexdisp7seg:h1.seg7[5]
HEX1_N[6] <= hexdisp7seg:h1.seg7[6]
KEY_N[0] => register_8bit:sar_to_dac_reg.rst
KEY_N[0] => SAR_ADC:ADC.start
KEY_N[0] => GPIO_0[29].DATAIN
KEY_N[1] => ~NO_FANOUT~
KEY_N[2] => ~NO_FANOUT~
KEY_N[3] => ~NO_FANOUT~
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]
VGA_BLANK_N <= <VCC>
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= register_8bit:sar_to_dac_reg.outp[0]
VGA_R[1] <= register_8bit:sar_to_dac_reg.outp[1]
VGA_R[2] <= register_8bit:sar_to_dac_reg.outp[2]
VGA_R[3] <= register_8bit:sar_to_dac_reg.outp[3]
VGA_R[4] <= register_8bit:sar_to_dac_reg.outp[4]
VGA_R[5] <= register_8bit:sar_to_dac_reg.outp[5]
VGA_R[6] <= register_8bit:sar_to_dac_reg.outp[6]
VGA_R[7] <= register_8bit:sar_to_dac_reg.outp[7]
VGA_SYNC_N <= <GND>


|SAR_test|register_8bit:sar_to_dac_reg
clk => outp[0]~reg0.CLK
clk => outp[1]~reg0.CLK
clk => outp[2]~reg0.CLK
clk => outp[3]~reg0.CLK
clk => outp[4]~reg0.CLK
clk => outp[5]~reg0.CLK
clk => outp[6]~reg0.CLK
clk => outp[7]~reg0.CLK
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
rst => outp.OUTPUTSELECT
inp[0] => outp.DATAA
inp[1] => outp.DATAA
inp[2] => outp.DATAA
inp[3] => outp.DATAA
inp[4] => outp.DATAA
inp[5] => outp.DATAA
inp[6] => outp.DATAA
inp[7] => outp.DATAA
outp[0] <= outp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SAR_test|SAR_ADC:ADC
clk => curr_state~1.DATAIN
start => Selector1.IN3
start => Selector3.IN3
start => Selector5.IN3
start => Selector14.IN3
start => Selector15.IN3
start => Selector16.IN3
start => Selector17.IN3
start => Selector18.IN3
start => Selector19.IN3
start => Selector20.IN3
start => Selector21.IN3
start => Selector0.IN2
comparator => Selector13.IN1
to_dac[0] <= to_dac[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[1] <= to_dac[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[2] <= to_dac[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[3] <= to_dac[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[4] <= to_dac[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[5] <= to_dac[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[6] <= to_dac[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
to_dac[7] <= to_dac[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[0] <= digital_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[1] <= digital_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[2] <= digital_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[3] <= digital_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[4] <= digital_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[5] <= digital_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[6] <= digital_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
digital_out[7] <= digital_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
done <= done$latch.DB_MAX_OUTPUT_PORT_TYPE


|SAR_test|hexdisp7seg:h0
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SAR_test|hexdisp7seg:h1
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


