
Blue Pill Midi Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090fc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08009208  08009208  0000a208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800928c  0800928c  0000b158  2**0
                  CONTENTS
  4 .ARM          00000000  0800928c  0800928c  0000b158  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800928c  0800928c  0000b158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800928c  0800928c  0000a28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009290  08009290  0000a290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  08009294  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a6c  20000158  080093ec  0000b158  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bc4  080093ec  0000bbc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b158  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128fa  00000000  00000000  0000b181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033e0  00000000  00000000  0001da7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  00020e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfb  00000000  00000000  00021f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af51  00000000  00000000  00022c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015594  00000000  00000000  0003dbcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009257b  00000000  00000000  00053160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e56db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000493c  00000000  00000000  000e5720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000ea05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000158 	.word	0x20000158
 8000128:	00000000 	.word	0x00000000
 800012c:	080091f0 	.word	0x080091f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000015c 	.word	0x2000015c
 8000148:	080091f0 	.word	0x080091f0

0800014c <ADC_Convert_Rank1>:
uint16_t ADC_Convert_Rank2 (void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t ADC_Convert_Rank1 (void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	463b      	mov	r3, r7
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_8;
 800015c:	2308      	movs	r3, #8
 800015e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000160:	2301      	movs	r3, #1
 8000162:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000164:	2300      	movs	r3, #0
 8000166:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000168:	463b      	mov	r3, r7
 800016a:	4619      	mov	r1, r3
 800016c:	480d      	ldr	r0, [pc, #52]	@ (80001a4 <ADC_Convert_Rank1+0x58>)
 800016e:	f001 faa9 	bl	80016c4 <HAL_ADC_ConfigChannel>
 8000172:	4603      	mov	r3, r0
 8000174:	2b00      	cmp	r3, #0
 8000176:	d001      	beq.n	800017c <ADC_Convert_Rank1+0x30>
	{
		Error_Handler();
 8000178:	f000 face 	bl	8000718 <Error_Handler>
	}

	HAL_ADC_Start (&hadc1);
 800017c:	4809      	ldr	r0, [pc, #36]	@ (80001a4 <ADC_Convert_Rank1+0x58>)
 800017e:	f001 f8b5 	bl	80012ec <HAL_ADC_Start>
	HAL_ADC_PollForConversion (&hadc1, 100);
 8000182:	2164      	movs	r1, #100	@ 0x64
 8000184:	4807      	ldr	r0, [pc, #28]	@ (80001a4 <ADC_Convert_Rank1+0x58>)
 8000186:	f001 f98b 	bl	80014a0 <HAL_ADC_PollForConversion>
	uint16_t val = HAL_ADC_GetValue (&hadc1);
 800018a:	4806      	ldr	r0, [pc, #24]	@ (80001a4 <ADC_Convert_Rank1+0x58>)
 800018c:	f001 fa8e 	bl	80016ac <HAL_ADC_GetValue>
 8000190:	4603      	mov	r3, r0
 8000192:	81fb      	strh	r3, [r7, #14]
	HAL_ADC_Stop (&hadc1);
 8000194:	4803      	ldr	r0, [pc, #12]	@ (80001a4 <ADC_Convert_Rank1+0x58>)
 8000196:	f001 f957 	bl	8001448 <HAL_ADC_Stop>

	return val;
 800019a:	89fb      	ldrh	r3, [r7, #14]
}
 800019c:	4618      	mov	r0, r3
 800019e:	3710      	adds	r7, #16
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bd80      	pop	{r7, pc}
 80001a4:	20000174 	.word	0x20000174

080001a8 <ADC_Convert_Rank2>:

uint16_t ADC_Convert_Rank2 (void) {
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80001ae:	463b      	mov	r3, r7
 80001b0:	2200      	movs	r2, #0
 80001b2:	601a      	str	r2, [r3, #0]
 80001b4:	605a      	str	r2, [r3, #4]
 80001b6:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_9; // ADC_CHANNEL_0
 80001b8:	2309      	movs	r3, #9
 80001ba:	603b      	str	r3, [r7, #0]
 	sConfig.Rank = ADC_REGULAR_RANK_1;
 80001bc:	2301      	movs	r3, #1
 80001be:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001c0:	2300      	movs	r3, #0
 80001c2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2 /*&hadc1*/, &sConfig) != HAL_OK)
 80001c4:	463b      	mov	r3, r7
 80001c6:	4619      	mov	r1, r3
 80001c8:	480d      	ldr	r0, [pc, #52]	@ (8000200 <ADC_Convert_Rank2+0x58>)
 80001ca:	f001 fa7b 	bl	80016c4 <HAL_ADC_ConfigChannel>
 80001ce:	4603      	mov	r3, r0
 80001d0:	2b00      	cmp	r3, #0
 80001d2:	d001      	beq.n	80001d8 <ADC_Convert_Rank2+0x30>
	{
		Error_Handler();
 80001d4:	f000 faa0 	bl	8000718 <Error_Handler>
	}

	HAL_ADC_Start (&hadc2 /*&hadc1*/);
 80001d8:	4809      	ldr	r0, [pc, #36]	@ (8000200 <ADC_Convert_Rank2+0x58>)
 80001da:	f001 f887 	bl	80012ec <HAL_ADC_Start>
	HAL_ADC_PollForConversion (&hadc2 /*&hadc1*/, 100);
 80001de:	2164      	movs	r1, #100	@ 0x64
 80001e0:	4807      	ldr	r0, [pc, #28]	@ (8000200 <ADC_Convert_Rank2+0x58>)
 80001e2:	f001 f95d 	bl	80014a0 <HAL_ADC_PollForConversion>
	uint16_t val = HAL_ADC_GetValue (&hadc2 /*&hadc1*/);
 80001e6:	4806      	ldr	r0, [pc, #24]	@ (8000200 <ADC_Convert_Rank2+0x58>)
 80001e8:	f001 fa60 	bl	80016ac <HAL_ADC_GetValue>
 80001ec:	4603      	mov	r3, r0
 80001ee:	81fb      	strh	r3, [r7, #14]
	HAL_ADC_Stop (&hadc2 /*&hadc1*/);
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <ADC_Convert_Rank2+0x58>)
 80001f2:	f001 f929 	bl	8001448 <HAL_ADC_Stop>

	return val;
 80001f6:	89fb      	ldrh	r3, [r7, #14]
}
 80001f8:	4618      	mov	r0, r3
 80001fa:	3710      	adds	r7, #16
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	200001a4 	.word	0x200001a4

08000204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800020a:	f000 ff35 	bl	8001078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800020e:	f000 f8ab 	bl	8000368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000212:	f000 fa2f 	bl	8000674 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000216:	f008 fae1 	bl	80087dc <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 800021a:	f000 f903 	bl	8000424 <MX_ADC1_Init>
  MX_TIM2_Init();
 800021e:	f000 f98d 	bl	800053c <MX_TIM2_Init>
  MX_ADC2_Init();
 8000222:	f000 f94d 	bl	80004c0 <MX_ADC2_Init>
  MX_TIM3_Init();
 8000226:	f000 f9d7 	bl	80005d8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  Queue_Init (DEFAULT_QUEUE_SIZE);
 800022a:	201e      	movs	r0, #30
 800022c:	f000 fa7a 	bl	8000724 <Queue_Init>

	for (uint8_t i = 0; i < 16; i++)	D_sum += ADC_Convert_Rank1 ();
 8000230:	2300      	movs	r3, #0
 8000232:	71fb      	strb	r3, [r7, #7]
 8000234:	e00c      	b.n	8000250 <main+0x4c>
 8000236:	f7ff ff89 	bl	800014c <ADC_Convert_Rank1>
 800023a:	4603      	mov	r3, r0
 800023c:	461a      	mov	r2, r3
 800023e:	4b3e      	ldr	r3, [pc, #248]	@ (8000338 <main+0x134>)
 8000240:	881b      	ldrh	r3, [r3, #0]
 8000242:	4413      	add	r3, r2
 8000244:	b29a      	uxth	r2, r3
 8000246:	4b3c      	ldr	r3, [pc, #240]	@ (8000338 <main+0x134>)
 8000248:	801a      	strh	r2, [r3, #0]
 800024a:	79fb      	ldrb	r3, [r7, #7]
 800024c:	3301      	adds	r3, #1
 800024e:	71fb      	strb	r3, [r7, #7]
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	2b0f      	cmp	r3, #15
 8000254:	d9ef      	bls.n	8000236 <main+0x32>

	D_current = ((D_sum >> 4) * 127) / 4095;
 8000256:	4b38      	ldr	r3, [pc, #224]	@ (8000338 <main+0x134>)
 8000258:	881b      	ldrh	r3, [r3, #0]
 800025a:	091b      	lsrs	r3, r3, #4
 800025c:	b29b      	uxth	r3, r3
 800025e:	461a      	mov	r2, r3
 8000260:	4613      	mov	r3, r2
 8000262:	01db      	lsls	r3, r3, #7
 8000264:	1a9b      	subs	r3, r3, r2
 8000266:	4a35      	ldr	r2, [pc, #212]	@ (800033c <main+0x138>)
 8000268:	fb82 1203 	smull	r1, r2, r2, r3
 800026c:	441a      	add	r2, r3
 800026e:	12d2      	asrs	r2, r2, #11
 8000270:	17db      	asrs	r3, r3, #31
 8000272:	1ad3      	subs	r3, r2, r3
 8000274:	b29a      	uxth	r2, r3
 8000276:	4b32      	ldr	r3, [pc, #200]	@ (8000340 <main+0x13c>)
 8000278:	801a      	strh	r2, [r3, #0]
	D_sum = 0;
 800027a:	4b2f      	ldr	r3, [pc, #188]	@ (8000338 <main+0x134>)
 800027c:	2200      	movs	r2, #0
 800027e:	801a      	strh	r2, [r3, #0]

	D_previous = D_current;
 8000280:	4b2f      	ldr	r3, [pc, #188]	@ (8000340 <main+0x13c>)
 8000282:	881a      	ldrh	r2, [r3, #0]
 8000284:	4b2f      	ldr	r3, [pc, #188]	@ (8000344 <main+0x140>)
 8000286:	801a      	strh	r2, [r3, #0]
		D_vol_message [3] = D_current;
 8000288:	4b2d      	ldr	r3, [pc, #180]	@ (8000340 <main+0x13c>)
 800028a:	881b      	ldrh	r3, [r3, #0]
 800028c:	b2da      	uxtb	r2, r3
 800028e:	4b2e      	ldr	r3, [pc, #184]	@ (8000348 <main+0x144>)
 8000290:	70da      	strb	r2, [r3, #3]

//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
	USBD_MIDI_SendPackets (&hUsbDeviceFS, D_vol_message, 4);
 8000292:	2204      	movs	r2, #4
 8000294:	492c      	ldr	r1, [pc, #176]	@ (8000348 <main+0x144>)
 8000296:	482d      	ldr	r0, [pc, #180]	@ (800034c <main+0x148>)
 8000298:	f007 f999 	bl	80075ce <USBD_MIDI_SendPackets>
//		Enqueue (D_vol_message);

	for (uint8_t i = 0; i < 16; i++)	P_sum += ADC_Convert_Rank2 ();
 800029c:	2300      	movs	r3, #0
 800029e:	71bb      	strb	r3, [r7, #6]
 80002a0:	e00c      	b.n	80002bc <main+0xb8>
 80002a2:	f7ff ff81 	bl	80001a8 <ADC_Convert_Rank2>
 80002a6:	4603      	mov	r3, r0
 80002a8:	461a      	mov	r2, r3
 80002aa:	4b29      	ldr	r3, [pc, #164]	@ (8000350 <main+0x14c>)
 80002ac:	881b      	ldrh	r3, [r3, #0]
 80002ae:	4413      	add	r3, r2
 80002b0:	b29a      	uxth	r2, r3
 80002b2:	4b27      	ldr	r3, [pc, #156]	@ (8000350 <main+0x14c>)
 80002b4:	801a      	strh	r2, [r3, #0]
 80002b6:	79bb      	ldrb	r3, [r7, #6]
 80002b8:	3301      	adds	r3, #1
 80002ba:	71bb      	strb	r3, [r7, #6]
 80002bc:	79bb      	ldrb	r3, [r7, #6]
 80002be:	2b0f      	cmp	r3, #15
 80002c0:	d9ef      	bls.n	80002a2 <main+0x9e>

	P_current = ((P_sum >> 4) * 127) / 4095;
 80002c2:	4b23      	ldr	r3, [pc, #140]	@ (8000350 <main+0x14c>)
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	091b      	lsrs	r3, r3, #4
 80002c8:	b29b      	uxth	r3, r3
 80002ca:	461a      	mov	r2, r3
 80002cc:	4613      	mov	r3, r2
 80002ce:	01db      	lsls	r3, r3, #7
 80002d0:	1a9b      	subs	r3, r3, r2
 80002d2:	4a1a      	ldr	r2, [pc, #104]	@ (800033c <main+0x138>)
 80002d4:	fb82 1203 	smull	r1, r2, r2, r3
 80002d8:	441a      	add	r2, r3
 80002da:	12d2      	asrs	r2, r2, #11
 80002dc:	17db      	asrs	r3, r3, #31
 80002de:	1ad3      	subs	r3, r2, r3
 80002e0:	b29a      	uxth	r2, r3
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <main+0x150>)
 80002e4:	801a      	strh	r2, [r3, #0]
	P_sum = 0;
 80002e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000350 <main+0x14c>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	801a      	strh	r2, [r3, #0]

	P_previous = P_current;
 80002ec:	4b19      	ldr	r3, [pc, #100]	@ (8000354 <main+0x150>)
 80002ee:	881a      	ldrh	r2, [r3, #0]
 80002f0:	4b19      	ldr	r3, [pc, #100]	@ (8000358 <main+0x154>)
 80002f2:	801a      	strh	r2, [r3, #0]
	P_vol_message [3] = P_current;
 80002f4:	4b17      	ldr	r3, [pc, #92]	@ (8000354 <main+0x150>)
 80002f6:	881b      	ldrh	r3, [r3, #0]
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4b18      	ldr	r3, [pc, #96]	@ (800035c <main+0x158>)
 80002fc:	70da      	strb	r2, [r3, #3]

//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
	USBD_MIDI_SendPackets (&hUsbDeviceFS, P_vol_message, 4);
 80002fe:	2204      	movs	r2, #4
 8000300:	4916      	ldr	r1, [pc, #88]	@ (800035c <main+0x158>)
 8000302:	4812      	ldr	r0, [pc, #72]	@ (800034c <main+0x148>)
 8000304:	f007 f963 	bl	80075ce <USBD_MIDI_SendPackets>
//		Enqueue (P_vol_message);

  HAL_NVIC_SetPriority (TIM2_IRQn, 0, 0);
 8000308:	2200      	movs	r2, #0
 800030a:	2100      	movs	r1, #0
 800030c:	201c      	movs	r0, #28
 800030e:	f001 fc44 	bl	8001b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ (TIM2_IRQn);
 8000312:	201c      	movs	r0, #28
 8000314:	f001 fc5d 	bl	8001bd2 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT (&htim2);
 8000318:	4811      	ldr	r0, [pc, #68]	@ (8000360 <main+0x15c>)
 800031a:	f004 f929 	bl	8004570 <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority (TIM3_IRQn , 0, 0);
 800031e:	2200      	movs	r2, #0
 8000320:	2100      	movs	r1, #0
 8000322:	201d      	movs	r0, #29
 8000324:	f001 fc39 	bl	8001b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ (TIM3_IRQn );
 8000328:	201d      	movs	r0, #29
 800032a:	f001 fc52 	bl	8001bd2 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT (&htim3);
 800032e:	480d      	ldr	r0, [pc, #52]	@ (8000364 <main+0x160>)
 8000330:	f004 f91e 	bl	8004570 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000334:	bf00      	nop
 8000336:	e7fd      	b.n	8000334 <main+0x130>
 8000338:	20000278 	.word	0x20000278
 800033c:	80080081 	.word	0x80080081
 8000340:	20000276 	.word	0x20000276
 8000344:	20000274 	.word	0x20000274
 8000348:	2000000c 	.word	0x2000000c
 800034c:	200002cc 	.word	0x200002cc
 8000350:	2000027e 	.word	0x2000027e
 8000354:	2000027c 	.word	0x2000027c
 8000358:	2000027a 	.word	0x2000027a
 800035c:	20000010 	.word	0x20000010
 8000360:	200001d4 	.word	0x200001d4
 8000364:	2000021c 	.word	0x2000021c

08000368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b094      	sub	sp, #80	@ 0x50
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000372:	2228      	movs	r2, #40	@ 0x28
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f008 feae 	bl	80090d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037c:	f107 0314 	add.w	r3, r7, #20
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	605a      	str	r2, [r3, #4]
 8000386:	609a      	str	r2, [r3, #8]
 8000388:	60da      	str	r2, [r3, #12]
 800038a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	605a      	str	r2, [r3, #4]
 8000394:	609a      	str	r2, [r3, #8]
 8000396:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000398:	2301      	movs	r3, #1
 800039a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800039c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003a2:	2300      	movs	r3, #0
 80003a4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003a6:	2301      	movs	r3, #1
 80003a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003aa:	2302      	movs	r3, #2
 80003ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80003b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003be:	4618      	mov	r0, r3
 80003c0:	f003 fb1e 	bl	8003a00 <HAL_RCC_OscConfig>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003ca:	f000 f9a5 	bl	8000718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ce:	230f      	movs	r3, #15
 80003d0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003d2:	2302      	movs	r3, #2
 80003d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003d6:	2300      	movs	r3, #0
 80003d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003e4:	f107 0314 	add.w	r3, r7, #20
 80003e8:	2101      	movs	r1, #1
 80003ea:	4618      	mov	r0, r3
 80003ec:	f003 fd8a 	bl	8003f04 <HAL_RCC_ClockConfig>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <SystemClock_Config+0x92>
  {
    Error_Handler();
 80003f6:	f000 f98f 	bl	8000718 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80003fa:	2312      	movs	r3, #18
 80003fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80003fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000402:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000404:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000408:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	4618      	mov	r0, r3
 800040e:	f003 fef3 	bl	80041f8 <HAL_RCCEx_PeriphCLKConfig>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000418:	f000 f97e 	bl	8000718 <Error_Handler>
  }
}
 800041c:	bf00      	nop
 800041e:	3750      	adds	r7, #80	@ 0x50
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}

08000424 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b084      	sub	sp, #16
 8000428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
 8000430:	605a      	str	r2, [r3, #4]
 8000432:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000434:	4b20      	ldr	r3, [pc, #128]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000436:	4a21      	ldr	r2, [pc, #132]	@ (80004bc <MX_ADC1_Init+0x98>)
 8000438:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800043a:	4b1f      	ldr	r3, [pc, #124]	@ (80004b8 <MX_ADC1_Init+0x94>)
 800043c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000440:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000442:	4b1d      	ldr	r3, [pc, #116]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000444:	2200      	movs	r2, #0
 8000446:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000448:	4b1b      	ldr	r3, [pc, #108]	@ (80004b8 <MX_ADC1_Init+0x94>)
 800044a:	2200      	movs	r2, #0
 800044c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800044e:	4b1a      	ldr	r3, [pc, #104]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000450:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000454:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000456:	4b18      	ldr	r3, [pc, #96]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000458:	2200      	movs	r2, #0
 800045a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800045c:	4b16      	ldr	r3, [pc, #88]	@ (80004b8 <MX_ADC1_Init+0x94>)
 800045e:	2202      	movs	r2, #2
 8000460:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000462:	4815      	ldr	r0, [pc, #84]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000464:	f000 fe6a 	bl	800113c <HAL_ADC_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800046e:	f000 f953 	bl	8000718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000472:	2308      	movs	r3, #8
 8000474:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000476:	2301      	movs	r3, #1
 8000478:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800047a:	2300      	movs	r3, #0
 800047c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800047e:	1d3b      	adds	r3, r7, #4
 8000480:	4619      	mov	r1, r3
 8000482:	480d      	ldr	r0, [pc, #52]	@ (80004b8 <MX_ADC1_Init+0x94>)
 8000484:	f001 f91e 	bl	80016c4 <HAL_ADC_ConfigChannel>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800048e:	f000 f943 	bl	8000718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000492:	2300      	movs	r3, #0
 8000494:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000496:	2302      	movs	r3, #2
 8000498:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	4619      	mov	r1, r3
 800049e:	4806      	ldr	r0, [pc, #24]	@ (80004b8 <MX_ADC1_Init+0x94>)
 80004a0:	f001 f910 	bl	80016c4 <HAL_ADC_ConfigChannel>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80004aa:	f000 f935 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	20000174 	.word	0x20000174
 80004bc:	40012400 	.word	0x40012400

080004c0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80004d0:	4b18      	ldr	r3, [pc, #96]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004d2:	4a19      	ldr	r2, [pc, #100]	@ (8000538 <MX_ADC2_Init+0x78>)
 80004d4:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004d6:	4b17      	ldr	r3, [pc, #92]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80004dc:	4b15      	ldr	r3, [pc, #84]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004de:	2200      	movs	r2, #0
 80004e0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80004e2:	4b14      	ldr	r3, [pc, #80]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004e8:	4b12      	ldr	r3, [pc, #72]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004ea:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80004ee:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004f0:	4b10      	ldr	r3, [pc, #64]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80004f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004f8:	2201      	movs	r2, #1
 80004fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80004fc:	480d      	ldr	r0, [pc, #52]	@ (8000534 <MX_ADC2_Init+0x74>)
 80004fe:	f000 fe1d 	bl	800113c <HAL_ADC_Init>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000508:	f000 f906 	bl	8000718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800050c:	2309      	movs	r3, #9
 800050e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000510:	2301      	movs	r3, #1
 8000512:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000514:	2300      	movs	r3, #0
 8000516:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4619      	mov	r1, r3
 800051c:	4805      	ldr	r0, [pc, #20]	@ (8000534 <MX_ADC2_Init+0x74>)
 800051e:	f001 f8d1 	bl	80016c4 <HAL_ADC_ConfigChannel>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000528:	f000 f8f6 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800052c:	bf00      	nop
 800052e:	3710      	adds	r7, #16
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	200001a4 	.word	0x200001a4
 8000538:	40012800 	.word	0x40012800

0800053c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000542:	f107 0308 	add.w	r3, r7, #8
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000550:	463b      	mov	r3, r7
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000558:	4b1e      	ldr	r3, [pc, #120]	@ (80005d4 <MX_TIM2_Init+0x98>)
 800055a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800055e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 359;
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <MX_TIM2_Init+0x98>)
 8000562:	f240 1267 	movw	r2, #359	@ 0x167
 8000566:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000568:	4b1a      	ldr	r3, [pc, #104]	@ (80005d4 <MX_TIM2_Init+0x98>)
 800056a:	2200      	movs	r2, #0
 800056c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 799;
 800056e:	4b19      	ldr	r3, [pc, #100]	@ (80005d4 <MX_TIM2_Init+0x98>)
 8000570:	f240 321f 	movw	r2, #799	@ 0x31f
 8000574:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000576:	4b17      	ldr	r3, [pc, #92]	@ (80005d4 <MX_TIM2_Init+0x98>)
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800057c:	4b15      	ldr	r3, [pc, #84]	@ (80005d4 <MX_TIM2_Init+0x98>)
 800057e:	2200      	movs	r2, #0
 8000580:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000582:	4814      	ldr	r0, [pc, #80]	@ (80005d4 <MX_TIM2_Init+0x98>)
 8000584:	f003 ffa4 	bl	80044d0 <HAL_TIM_Base_Init>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800058e:	f000 f8c3 	bl	8000718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000592:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000596:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000598:	f107 0308 	add.w	r3, r7, #8
 800059c:	4619      	mov	r1, r3
 800059e:	480d      	ldr	r0, [pc, #52]	@ (80005d4 <MX_TIM2_Init+0x98>)
 80005a0:	f004 f928 	bl	80047f4 <HAL_TIM_ConfigClockSource>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80005aa:	f000 f8b5 	bl	8000718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005b6:	463b      	mov	r3, r7
 80005b8:	4619      	mov	r1, r3
 80005ba:	4806      	ldr	r0, [pc, #24]	@ (80005d4 <MX_TIM2_Init+0x98>)
 80005bc:	f004 fb12 	bl	8004be4 <HAL_TIMEx_MasterConfigSynchronization>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80005c6:	f000 f8a7 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005ca:	bf00      	nop
 80005cc:	3718      	adds	r7, #24
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	200001d4 	.word	0x200001d4

080005d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005de:	f107 0308 	add.w	r3, r7, #8
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ec:	463b      	mov	r3, r7
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005f4:	4b1d      	ldr	r3, [pc, #116]	@ (800066c <MX_TIM3_Init+0x94>)
 80005f6:	4a1e      	ldr	r2, [pc, #120]	@ (8000670 <MX_TIM3_Init+0x98>)
 80005f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1799;
 80005fa:	4b1c      	ldr	r3, [pc, #112]	@ (800066c <MX_TIM3_Init+0x94>)
 80005fc:	f240 7207 	movw	r2, #1799	@ 0x707
 8000600:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000602:	4b1a      	ldr	r3, [pc, #104]	@ (800066c <MX_TIM3_Init+0x94>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 799;
 8000608:	4b18      	ldr	r3, [pc, #96]	@ (800066c <MX_TIM3_Init+0x94>)
 800060a:	f240 321f 	movw	r2, #799	@ 0x31f
 800060e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000610:	4b16      	ldr	r3, [pc, #88]	@ (800066c <MX_TIM3_Init+0x94>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000616:	4b15      	ldr	r3, [pc, #84]	@ (800066c <MX_TIM3_Init+0x94>)
 8000618:	2200      	movs	r2, #0
 800061a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800061c:	4813      	ldr	r0, [pc, #76]	@ (800066c <MX_TIM3_Init+0x94>)
 800061e:	f003 ff57 	bl	80044d0 <HAL_TIM_Base_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000628:	f000 f876 	bl	8000718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800062c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000630:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000632:	f107 0308 	add.w	r3, r7, #8
 8000636:	4619      	mov	r1, r3
 8000638:	480c      	ldr	r0, [pc, #48]	@ (800066c <MX_TIM3_Init+0x94>)
 800063a:	f004 f8db 	bl	80047f4 <HAL_TIM_ConfigClockSource>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000644:	f000 f868 	bl	8000718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000648:	2300      	movs	r3, #0
 800064a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000650:	463b      	mov	r3, r7
 8000652:	4619      	mov	r1, r3
 8000654:	4805      	ldr	r0, [pc, #20]	@ (800066c <MX_TIM3_Init+0x94>)
 8000656:	f004 fac5 	bl	8004be4 <HAL_TIMEx_MasterConfigSynchronization>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000660:	f000 f85a 	bl	8000718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	3718      	adds	r7, #24
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	2000021c 	.word	0x2000021c
 8000670:	40000400 	.word	0x40000400

08000674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000688:	4b20      	ldr	r3, [pc, #128]	@ (800070c <MX_GPIO_Init+0x98>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a1f      	ldr	r2, [pc, #124]	@ (800070c <MX_GPIO_Init+0x98>)
 800068e:	f043 0320 	orr.w	r3, r3, #32
 8000692:	6193      	str	r3, [r2, #24]
 8000694:	4b1d      	ldr	r3, [pc, #116]	@ (800070c <MX_GPIO_Init+0x98>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	f003 0320 	and.w	r3, r3, #32
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a0:	4b1a      	ldr	r3, [pc, #104]	@ (800070c <MX_GPIO_Init+0x98>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a19      	ldr	r2, [pc, #100]	@ (800070c <MX_GPIO_Init+0x98>)
 80006a6:	f043 0304 	orr.w	r3, r3, #4
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b17      	ldr	r3, [pc, #92]	@ (800070c <MX_GPIO_Init+0x98>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0304 	and.w	r3, r3, #4
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <MX_GPIO_Init+0x98>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a13      	ldr	r2, [pc, #76]	@ (800070c <MX_GPIO_Init+0x98>)
 80006be:	f043 0308 	orr.w	r3, r3, #8
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <MX_GPIO_Init+0x98>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0308 	and.w	r3, r3, #8
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : C_B_Pin CS_B_Pin D_B_Pin DS_B_Pin
                           E_B_Pin F_B_Pin FS_B_Pin */
  GPIO_InitStruct.Pin = C_B_Pin|CS_B_Pin|D_B_Pin|DS_B_Pin
 80006d0:	f248 03fc 	movw	r3, #33020	@ 0x80fc
 80006d4:	613b      	str	r3, [r7, #16]
                          |E_B_Pin|F_B_Pin|FS_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006da:	2301      	movs	r3, #1
 80006dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006de:	f107 0310 	add.w	r3, r7, #16
 80006e2:	4619      	mov	r1, r3
 80006e4:	480a      	ldr	r0, [pc, #40]	@ (8000710 <MX_GPIO_Init+0x9c>)
 80006e6:	f001 fa8f 	bl	8001c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_B_Pin GS_B_Pin A_B_Pin AS_B_Pin
                           B_B_Pin SP_B_Pin */
  GPIO_InitStruct.Pin = G_B_Pin|GS_B_Pin|A_B_Pin|AS_B_Pin
 80006ea:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80006ee:	613b      	str	r3, [r7, #16]
                          |B_B_Pin|SP_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f4:	2301      	movs	r3, #1
 80006f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	4619      	mov	r1, r3
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_GPIO_Init+0xa0>)
 8000700:	f001 fa82 	bl	8001c08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000704:	bf00      	nop
 8000706:	3720      	adds	r7, #32
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	40021000 	.word	0x40021000
 8000710:	40010800 	.word	0x40010800
 8000714:	40010c00 	.word	0x40010c00

08000718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071c:	b672      	cpsid	i
}
 800071e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <Error_Handler+0x8>

08000724 <Queue_Init>:
void *max_size_v =  &max_size;
void *curr_size_v =  &curr_size;


/* INITIALIZATION FUNCTION */
void Queue_Init (uint16_t size) {
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	80fb      	strh	r3, [r7, #6]
    // Allocate memory for head and tail
    head = (queue_t *) malloc (sizeof (queue_t));
 800072e:	2008      	movs	r0, #8
 8000730:	f008 fc14 	bl	8008f5c <malloc>
 8000734:	4603      	mov	r3, r0
 8000736:	461a      	mov	r2, r3
 8000738:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <Queue_Init+0x64>)
 800073a:	601a      	str	r2, [r3, #0]
    head->next = (queue_t *) malloc (sizeof (queue_t));
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <Queue_Init+0x64>)
 800073e:	681c      	ldr	r4, [r3, #0]
 8000740:	2008      	movs	r0, #8
 8000742:	f008 fc0b 	bl	8008f5c <malloc>
 8000746:	4603      	mov	r3, r0
 8000748:	6063      	str	r3, [r4, #4]

    tail = (queue_t *) malloc (sizeof (queue_t));
 800074a:	2008      	movs	r0, #8
 800074c:	f008 fc06 	bl	8008f5c <malloc>
 8000750:	4603      	mov	r3, r0
 8000752:	461a      	mov	r2, r3
 8000754:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <Queue_Init+0x68>)
 8000756:	601a      	str	r2, [r3, #0]
    tail->next = (queue_t *) malloc (sizeof (queue_t));
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <Queue_Init+0x68>)
 800075a:	681c      	ldr	r4, [r3, #0]
 800075c:	2008      	movs	r0, #8
 800075e:	f008 fbfd 	bl	8008f5c <malloc>
 8000762:	4603      	mov	r3, r0
 8000764:	6063      	str	r3, [r4, #4]

    head = tail = NULL;
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <Queue_Init+0x68>)
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	4b07      	ldr	r3, [pc, #28]	@ (800078c <Queue_Init+0x68>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <Queue_Init+0x64>)
 8000772:	6013      	str	r3, [r2, #0]

    // Initialize max_size and curr_size
    max_size = size;
 8000774:	4a06      	ldr	r2, [pc, #24]	@ (8000790 <Queue_Init+0x6c>)
 8000776:	88fb      	ldrh	r3, [r7, #6]
 8000778:	8013      	strh	r3, [r2, #0]
    curr_size = 0;
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <Queue_Init+0x70>)
 800077c:	2200      	movs	r2, #0
 800077e:	801a      	strh	r2, [r3, #0]
}
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	20000264 	.word	0x20000264
 800078c:	20000268 	.word	0x20000268
 8000790:	2000026c 	.word	0x2000026c
 8000794:	2000026e 	.word	0x2000026e

08000798 <Enqueue>:
    free (tail_v);
    free (max_size_v);
    free (curr_size_v);
}

bool Enqueue (uint8_t *message) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
    // If message is empty, return false
    if (message == NULL)    return false;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d101      	bne.n	80007aa <Enqueue+0x12>
 80007a6:	2300      	movs	r3, #0
 80007a8:	e032      	b.n	8000810 <Enqueue+0x78>

    // Create a node to store message
    queue_t *node = (queue_t *) malloc (sizeof (queue_t));
 80007aa:	2008      	movs	r0, #8
 80007ac:	f008 fbd6 	bl	8008f5c <malloc>
 80007b0:	4603      	mov	r3, r0
 80007b2:	60fb      	str	r3, [r7, #12]
    memcpy (node->message, message, 4);
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	6812      	ldr	r2, [r2, #0]
 80007ba:	601a      	str	r2, [r3, #0]
    node->next = NULL;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	2200      	movs	r2, #0
 80007c0:	605a      	str	r2, [r3, #4]

    // If head is NULL or curr_size is 0, node becomes both head and tail
    if (head == NULL || curr_size == 0)    head = tail = node;
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <Enqueue+0x80>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <Enqueue+0x3a>
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <Enqueue+0x84>)
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d107      	bne.n	80007e2 <Enqueue+0x4a>
 80007d2:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <Enqueue+0x88>)
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	6013      	str	r3, [r2, #0]
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <Enqueue+0x88>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000818 <Enqueue+0x80>)
 80007de:	6013      	str	r3, [r2, #0]
 80007e0:	e00f      	b.n	8000802 <Enqueue+0x6a>
    // else if max size has not been exceeded, node becomes new tail
    else if (curr_size < max_size) {
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <Enqueue+0x84>)
 80007e4:	881a      	ldrh	r2, [r3, #0]
 80007e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <Enqueue+0x8c>)
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	429a      	cmp	r2, r3
 80007ec:	d207      	bcs.n	80007fe <Enqueue+0x66>
        tail->next = node;
 80007ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <Enqueue+0x88>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	605a      	str	r2, [r3, #4]
        tail = node;
 80007f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <Enqueue+0x88>)
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	e001      	b.n	8000802 <Enqueue+0x6a>
    }

    else    return false;
 80007fe:	2300      	movs	r3, #0
 8000800:	e006      	b.n	8000810 <Enqueue+0x78>

    curr_size++;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <Enqueue+0x84>)
 8000804:	881b      	ldrh	r3, [r3, #0]
 8000806:	3301      	adds	r3, #1
 8000808:	b29a      	uxth	r2, r3
 800080a:	4b04      	ldr	r3, [pc, #16]	@ (800081c <Enqueue+0x84>)
 800080c:	801a      	strh	r2, [r3, #0]
    return true;
 800080e:	2301      	movs	r3, #1
}
 8000810:	4618      	mov	r0, r3
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000264 	.word	0x20000264
 800081c:	2000026e 	.word	0x2000026e
 8000820:	20000268 	.word	0x20000268
 8000824:	2000026c 	.word	0x2000026c

08000828 <Dequeue>:

uint8_t *Dequeue () {
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
    // if head is NULL or curr_size is 0, return NULL
    if (head == NULL || curr_size == 0)     return NULL;
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <Dequeue+0x5c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d003      	beq.n	800083e <Dequeue+0x16>
 8000836:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <Dequeue+0x60>)
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d101      	bne.n	8000842 <Dequeue+0x1a>
 800083e:	2300      	movs	r3, #0
 8000840:	e01b      	b.n	800087a <Dequeue+0x52>

    queue_t *temp = head;
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <Dequeue+0x5c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	607b      	str	r3, [r7, #4]
    uint8_t *message = malloc (sizeof(uint8_t) * 4);
 8000848:	2004      	movs	r0, #4
 800084a:	f008 fb87 	bl	8008f5c <malloc>
 800084e:	4603      	mov	r3, r0
 8000850:	603b      	str	r3, [r7, #0]
    memcpy (message, temp->message, 4);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	461a      	mov	r2, r3
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	601a      	str	r2, [r3, #0]

    head = head->next;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <Dequeue+0x5c>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <Dequeue+0x5c>)
 8000864:	6013      	str	r3, [r2, #0]
    curr_size--;
 8000866:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <Dequeue+0x60>)
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	3b01      	subs	r3, #1
 800086c:	b29a      	uxth	r2, r3
 800086e:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <Dequeue+0x60>)
 8000870:	801a      	strh	r2, [r3, #0]

    free (temp);
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f008 fb7a 	bl	8008f6c <free>
    return message;
 8000878:	683b      	ldr	r3, [r7, #0]
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000264 	.word	0x20000264
 8000888:	2000026e 	.word	0x2000026e

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <HAL_MspInit+0x5c>)
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <HAL_MspInit+0x5c>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6193      	str	r3, [r2, #24]
 800089e:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008a0:	699b      	ldr	r3, [r3, #24]
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	4a0e      	ldr	r2, [pc, #56]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b4:	61d3      	str	r3, [r2, #28]
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008b8:	69db      	ldr	r3, [r3, #28]
 80008ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008c2:	4b0a      	ldr	r3, [pc, #40]	@ (80008ec <HAL_MspInit+0x60>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	4a04      	ldr	r2, [pc, #16]	@ (80008ec <HAL_MspInit+0x60>)
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008de:	bf00      	nop
 80008e0:	3714      	adds	r7, #20
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr
 80008e8:	40021000 	.word	0x40021000
 80008ec:	40010000 	.word	0x40010000

080008f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08c      	sub	sp, #48	@ 0x30
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 0320 	add.w	r3, r7, #32
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a33      	ldr	r2, [pc, #204]	@ (80009d8 <HAL_ADC_MspInit+0xe8>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d138      	bne.n	8000982 <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000910:	4b32      	ldr	r3, [pc, #200]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	4a31      	ldr	r2, [pc, #196]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000916:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800091a:	6193      	str	r3, [r2, #24]
 800091c:	4b2f      	ldr	r3, [pc, #188]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000924:	61fb      	str	r3, [r7, #28]
 8000926:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000928:	4b2c      	ldr	r3, [pc, #176]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	4a2b      	ldr	r2, [pc, #172]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800092e:	f043 0304 	orr.w	r3, r3, #4
 8000932:	6193      	str	r3, [r2, #24]
 8000934:	4b29      	ldr	r3, [pc, #164]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	f003 0304 	and.w	r3, r3, #4
 800093c:	61bb      	str	r3, [r7, #24]
 800093e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000940:	4b26      	ldr	r3, [pc, #152]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	4a25      	ldr	r2, [pc, #148]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000946:	f043 0308 	orr.w	r3, r3, #8
 800094a:	6193      	str	r3, [r2, #24]
 800094c:	4b23      	ldr	r3, [pc, #140]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800094e:	699b      	ldr	r3, [r3, #24]
 8000950:	f003 0308 	and.w	r3, r3, #8
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000958:	2301      	movs	r3, #1
 800095a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095c:	2303      	movs	r3, #3
 800095e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000960:	f107 0320 	add.w	r3, r7, #32
 8000964:	4619      	mov	r1, r3
 8000966:	481e      	ldr	r0, [pc, #120]	@ (80009e0 <HAL_ADC_MspInit+0xf0>)
 8000968:	f001 f94e 	bl	8001c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D_V_Pin;
 800096c:	2301      	movs	r3, #1
 800096e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000970:	2303      	movs	r3, #3
 8000972:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(D_V_GPIO_Port, &GPIO_InitStruct);
 8000974:	f107 0320 	add.w	r3, r7, #32
 8000978:	4619      	mov	r1, r3
 800097a:	481a      	ldr	r0, [pc, #104]	@ (80009e4 <HAL_ADC_MspInit+0xf4>)
 800097c:	f001 f944 	bl	8001c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000980:	e026      	b.n	80009d0 <HAL_ADC_MspInit+0xe0>
  else if(hadc->Instance==ADC2)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a18      	ldr	r2, [pc, #96]	@ (80009e8 <HAL_ADC_MspInit+0xf8>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d121      	bne.n	80009d0 <HAL_ADC_MspInit+0xe0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800098c:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 8000992:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a4:	4b0d      	ldr	r3, [pc, #52]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	4a0c      	ldr	r2, [pc, #48]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 80009aa:	f043 0308 	orr.w	r3, r3, #8
 80009ae:	6193      	str	r3, [r2, #24]
 80009b0:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <HAL_ADC_MspInit+0xec>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	f003 0308 	and.w	r3, r3, #8
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = P_V_Pin;
 80009bc:	2302      	movs	r3, #2
 80009be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009c0:	2303      	movs	r3, #3
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(P_V_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0320 	add.w	r3, r7, #32
 80009c8:	4619      	mov	r1, r3
 80009ca:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <HAL_ADC_MspInit+0xf4>)
 80009cc:	f001 f91c 	bl	8001c08 <HAL_GPIO_Init>
}
 80009d0:	bf00      	nop
 80009d2:	3730      	adds	r7, #48	@ 0x30
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40012400 	.word	0x40012400
 80009dc:	40021000 	.word	0x40021000
 80009e0:	40010800 	.word	0x40010800
 80009e4:	40010c00 	.word	0x40010c00
 80009e8:	40012800 	.word	0x40012800

080009ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009fc:	d114      	bne.n	8000a28 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009fe:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a00:	69db      	ldr	r3, [r3, #28]
 8000a02:	4a18      	ldr	r2, [pc, #96]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	61d3      	str	r3, [r2, #28]
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	201c      	movs	r0, #28
 8000a1c:	f001 f8bd 	bl	8001b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a20:	201c      	movs	r0, #28
 8000a22:	f001 f8d6 	bl	8001bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a26:	e018      	b.n	8000a5a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8000a68 <HAL_TIM_Base_MspInit+0x7c>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d113      	bne.n	8000a5a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	4a0b      	ldr	r2, [pc, #44]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a38:	f043 0302 	orr.w	r3, r3, #2
 8000a3c:	61d3      	str	r3, [r2, #28]
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <HAL_TIM_Base_MspInit+0x78>)
 8000a40:	69db      	ldr	r3, [r3, #28]
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	201d      	movs	r0, #29
 8000a50:	f001 f8a3 	bl	8001b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a54:	201d      	movs	r0, #29
 8000a56:	f001 f8bc 	bl	8001bd2 <HAL_NVIC_EnableIRQ>
}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40000400 	.word	0x40000400

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <NMI_Handler+0x4>

08000a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a78:	bf00      	nop
 8000a7a:	e7fd      	b.n	8000a78 <HardFault_Handler+0x4>

08000a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <MemManage_Handler+0x4>

08000a84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <BusFault_Handler+0x4>

08000a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <UsageFault_Handler+0x4>

08000a94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bc80      	pop	{r7}
 8000a9e:	4770      	bx	lr

08000aa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr

08000ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000abc:	f000 fb22 	bl	8001104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000ac8:	4802      	ldr	r0, [pc, #8]	@ (8000ad4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000aca:	f001 fb54 	bl	8002176 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	20000790 	.word	0x20000790

08000ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	uint8_t *msg = Dequeue ();
 8000ade:	f7ff fea3 	bl	8000828 <Dequeue>
 8000ae2:	6078      	str	r0, [r7, #4]
	if (msg != NULL) {
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00b      	beq.n	8000b02 <TIM2_IRQHandler+0x2a>
		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
 8000aea:	bf00      	nop
 8000aec:	48a7      	ldr	r0, [pc, #668]	@ (8000d8c <TIM2_IRQHandler+0x2b4>)
 8000aee:	f006 fd61 	bl	80075b4 <USBD_MIDI_GetState>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1f9      	bne.n	8000aec <TIM2_IRQHandler+0x14>
		USBD_MIDI_SendPackets (&hUsbDeviceFS, msg, 4);
 8000af8:	2204      	movs	r2, #4
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	48a3      	ldr	r0, [pc, #652]	@ (8000d8c <TIM2_IRQHandler+0x2b4>)
 8000afe:	f006 fd66 	bl	80075ce <USBD_MIDI_SendPackets>
	}

	if (!HAL_GPIO_ReadPin (C_B_GPIO_Port, C_B_Pin)) {
 8000b02:	2104      	movs	r1, #4
 8000b04:	48a2      	ldr	r0, [pc, #648]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000b06:	f001 fa03 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d111      	bne.n	8000b34 <TIM2_IRQHandler+0x5c>
		if (!pressed) {
 8000b10:	4ba0      	ldr	r3, [pc, #640]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	f083 0301 	eor.w	r3, r3, #1
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f000 8158 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000b20:	4b9c      	ldr	r3, [pc, #624]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]

			Note_Change (C);
 8000b26:	2030      	movs	r0, #48	@ 0x30
 8000b28:	f000 fa0e 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000b2c:	489a      	ldr	r0, [pc, #616]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000b2e:	f7ff fe33 	bl	8000798 <Enqueue>
 8000b32:	e14d      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (CS_B_GPIO_Port, CS_B_Pin)) {
 8000b34:	2108      	movs	r1, #8
 8000b36:	4896      	ldr	r0, [pc, #600]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000b38:	f001 f9ea 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d111      	bne.n	8000b66 <TIM2_IRQHandler+0x8e>
		if (!pressed) {
 8000b42:	4b94      	ldr	r3, [pc, #592]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	f083 0301 	eor.w	r3, r3, #1
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f000 813f 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000b52:	4b90      	ldr	r3, [pc, #576]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	701a      	strb	r2, [r3, #0]

			Note_Change (CS);
 8000b58:	2031      	movs	r0, #49	@ 0x31
 8000b5a:	f000 f9f5 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000b5e:	488e      	ldr	r0, [pc, #568]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000b60:	f7ff fe1a 	bl	8000798 <Enqueue>
 8000b64:	e134      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (D_B_GPIO_Port, D_B_Pin)) {
 8000b66:	2110      	movs	r1, #16
 8000b68:	4889      	ldr	r0, [pc, #548]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000b6a:	f001 f9d1 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d111      	bne.n	8000b98 <TIM2_IRQHandler+0xc0>
		if (!pressed) {
 8000b74:	4b87      	ldr	r3, [pc, #540]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	f083 0301 	eor.w	r3, r3, #1
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f000 8126 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000b84:	4b83      	ldr	r3, [pc, #524]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	701a      	strb	r2, [r3, #0]

			Note_Change (D);
 8000b8a:	2032      	movs	r0, #50	@ 0x32
 8000b8c:	f000 f9dc 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000b90:	4881      	ldr	r0, [pc, #516]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000b92:	f7ff fe01 	bl	8000798 <Enqueue>
 8000b96:	e11b      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (DS_B_GPIO_Port, DS_B_Pin)) {
 8000b98:	2120      	movs	r1, #32
 8000b9a:	487d      	ldr	r0, [pc, #500]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000b9c:	f001 f9b8 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d111      	bne.n	8000bca <TIM2_IRQHandler+0xf2>
		if (!pressed) {
 8000ba6:	4b7b      	ldr	r3, [pc, #492]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	f083 0301 	eor.w	r3, r3, #1
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	f000 810d 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000bb6:	4b77      	ldr	r3, [pc, #476]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	701a      	strb	r2, [r3, #0]

			Note_Change (DS);
 8000bbc:	2033      	movs	r0, #51	@ 0x33
 8000bbe:	f000 f9c3 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000bc2:	4875      	ldr	r0, [pc, #468]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000bc4:	f7ff fde8 	bl	8000798 <Enqueue>
 8000bc8:	e102      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (E_B_GPIO_Port, E_B_Pin)) {
 8000bca:	2140      	movs	r1, #64	@ 0x40
 8000bcc:	4870      	ldr	r0, [pc, #448]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000bce:	f001 f99f 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d111      	bne.n	8000bfc <TIM2_IRQHandler+0x124>
		if (!pressed) {
 8000bd8:	4b6e      	ldr	r3, [pc, #440]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	f083 0301 	eor.w	r3, r3, #1
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f000 80f4 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000be8:	4b6a      	ldr	r3, [pc, #424]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	701a      	strb	r2, [r3, #0]

			Note_Change (E);
 8000bee:	2034      	movs	r0, #52	@ 0x34
 8000bf0:	f000 f9aa 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000bf4:	4868      	ldr	r0, [pc, #416]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000bf6:	f7ff fdcf 	bl	8000798 <Enqueue>
 8000bfa:	e0e9      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (F_B_GPIO_Port, F_B_Pin)) {
 8000bfc:	2180      	movs	r1, #128	@ 0x80
 8000bfe:	4864      	ldr	r0, [pc, #400]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000c00:	f001 f986 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d111      	bne.n	8000c2e <TIM2_IRQHandler+0x156>
		if (!pressed) {
 8000c0a:	4b62      	ldr	r3, [pc, #392]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	f083 0301 	eor.w	r3, r3, #1
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	f000 80db 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000c1a:	4b5e      	ldr	r3, [pc, #376]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]

			Note_Change (F);
 8000c20:	2035      	movs	r0, #53	@ 0x35
 8000c22:	f000 f991 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000c26:	485c      	ldr	r0, [pc, #368]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000c28:	f7ff fdb6 	bl	8000798 <Enqueue>
 8000c2c:	e0d0      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (FS_B_GPIO_Port, FS_B_Pin)) {
 8000c2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c32:	4857      	ldr	r0, [pc, #348]	@ (8000d90 <TIM2_IRQHandler+0x2b8>)
 8000c34:	f001 f96c 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d111      	bne.n	8000c62 <TIM2_IRQHandler+0x18a>
		if (!pressed) {
 8000c3e:	4b55      	ldr	r3, [pc, #340]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	f083 0301 	eor.w	r3, r3, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	f000 80c1 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000c4e:	4b51      	ldr	r3, [pc, #324]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]

			Note_Change (FS);
 8000c54:	2036      	movs	r0, #54	@ 0x36
 8000c56:	f000 f977 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000c5a:	484f      	ldr	r0, [pc, #316]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000c5c:	f7ff fd9c 	bl	8000798 <Enqueue>
 8000c60:	e0b6      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (G_B_GPIO_Port, G_B_Pin)) {
 8000c62:	2108      	movs	r1, #8
 8000c64:	484d      	ldr	r0, [pc, #308]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000c66:	f001 f953 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d111      	bne.n	8000c94 <TIM2_IRQHandler+0x1bc>
		if (!pressed) {
 8000c70:	4b48      	ldr	r3, [pc, #288]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	f083 0301 	eor.w	r3, r3, #1
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 80a8 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000c80:	4b44      	ldr	r3, [pc, #272]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]

			Note_Change (G);
 8000c86:	2037      	movs	r0, #55	@ 0x37
 8000c88:	f000 f95e 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000c8c:	4842      	ldr	r0, [pc, #264]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000c8e:	f7ff fd83 	bl	8000798 <Enqueue>
 8000c92:	e09d      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (GS_B_GPIO_Port, GS_B_Pin)) {
 8000c94:	2110      	movs	r1, #16
 8000c96:	4841      	ldr	r0, [pc, #260]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000c98:	f001 f93a 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d111      	bne.n	8000cc6 <TIM2_IRQHandler+0x1ee>
		if (!pressed) {
 8000ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	f083 0301 	eor.w	r3, r3, #1
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f000 808f 	beq.w	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000cb2:	4b38      	ldr	r3, [pc, #224]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]

			Note_Change (GS);
 8000cb8:	2038      	movs	r0, #56	@ 0x38
 8000cba:	f000 f945 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000cbe:	4836      	ldr	r0, [pc, #216]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000cc0:	f7ff fd6a 	bl	8000798 <Enqueue>
 8000cc4:	e084      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (A_B_GPIO_Port, A_B_Pin)) {
 8000cc6:	2120      	movs	r1, #32
 8000cc8:	4834      	ldr	r0, [pc, #208]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000cca:	f001 f921 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d110      	bne.n	8000cf6 <TIM2_IRQHandler+0x21e>
		if (!pressed) {
 8000cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	f083 0301 	eor.w	r3, r3, #1
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d076      	beq.n	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]

			Note_Change (A);
 8000ce8:	2039      	movs	r0, #57	@ 0x39
 8000cea:	f000 f92d 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000cee:	482a      	ldr	r0, [pc, #168]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000cf0:	f7ff fd52 	bl	8000798 <Enqueue>
 8000cf4:	e06c      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (AS_B_GPIO_Port, AS_B_Pin)) {
 8000cf6:	2140      	movs	r1, #64	@ 0x40
 8000cf8:	4828      	ldr	r0, [pc, #160]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000cfa:	f001 f909 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d110      	bne.n	8000d26 <TIM2_IRQHandler+0x24e>
		if (!pressed) {
 8000d04:	4b23      	ldr	r3, [pc, #140]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	f083 0301 	eor.w	r3, r3, #1
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d05e      	beq.n	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000d12:	4b20      	ldr	r3, [pc, #128]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]

			Note_Change (AS);
 8000d18:	203a      	movs	r0, #58	@ 0x3a
 8000d1a:	f000 f915 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000d1e:	481e      	ldr	r0, [pc, #120]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000d20:	f7ff fd3a 	bl	8000798 <Enqueue>
 8000d24:	e054      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (B_B_GPIO_Port, B_B_Pin)) {
 8000d26:	2180      	movs	r1, #128	@ 0x80
 8000d28:	481c      	ldr	r0, [pc, #112]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000d2a:	f001 f8f1 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d110      	bne.n	8000d56 <TIM2_IRQHandler+0x27e>
		if (!pressed) {
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	f083 0301 	eor.w	r3, r3, #1
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d046      	beq.n	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000d42:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	701a      	strb	r2, [r3, #0]

			Note_Change (B);
 8000d48:	203b      	movs	r0, #59	@ 0x3b
 8000d4a:	f000 f8fd 	bl	8000f48 <Note_Change>
			Enqueue (on_message);
 8000d4e:	4812      	ldr	r0, [pc, #72]	@ (8000d98 <TIM2_IRQHandler+0x2c0>)
 8000d50:	f7ff fd22 	bl	8000798 <Enqueue>
 8000d54:	e03c      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
		}
	} else if (!HAL_GPIO_ReadPin (SP_B_GPIO_Port, SP_B_Pin)) {
 8000d56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d5a:	4810      	ldr	r0, [pc, #64]	@ (8000d9c <TIM2_IRQHandler+0x2c4>)
 8000d5c:	f001 f8d8 	bl	8001f10 <HAL_GPIO_ReadPin>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d120      	bne.n	8000da8 <TIM2_IRQHandler+0x2d0>
		if (!pressed) {
 8000d66:	4b0b      	ldr	r3, [pc, #44]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	f083 0301 	eor.w	r3, r3, #1
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d02d      	beq.n	8000dd0 <TIM2_IRQHandler+0x2f8>
			pressed = true;
 8000d74:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <TIM2_IRQHandler+0x2bc>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
			control_toggled = true;
 8000d7a:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <TIM2_IRQHandler+0x2c8>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]

			Toggle_Control ();
 8000d80:	f000 f8f6 	bl	8000f70 <Toggle_Control>
			Enqueue (PS_message);
 8000d84:	4807      	ldr	r0, [pc, #28]	@ (8000da4 <TIM2_IRQHandler+0x2cc>)
 8000d86:	f7ff fd07 	bl	8000798 <Enqueue>
 8000d8a:	e021      	b.n	8000dd0 <TIM2_IRQHandler+0x2f8>
 8000d8c:	200002cc 	.word	0x200002cc
 8000d90:	40010800 	.word	0x40010800
 8000d94:	20000272 	.word	0x20000272
 8000d98:	20000000 	.word	0x20000000
 8000d9c:	40010c00 	.word	0x40010c00
 8000da0:	20000270 	.word	0x20000270
 8000da4:	20000008 	.word	0x20000008
		}
	} else {
		if (pressed && !control_toggled) {
 8000da8:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <TIM2_IRQHandler+0x308>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d009      	beq.n	8000dc4 <TIM2_IRQHandler+0x2ec>
 8000db0:	4b0c      	ldr	r3, [pc, #48]	@ (8000de4 <TIM2_IRQHandler+0x30c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	f083 0301 	eor.w	r3, r3, #1
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d002      	beq.n	8000dc4 <TIM2_IRQHandler+0x2ec>
			Enqueue (off_message);
 8000dbe:	480a      	ldr	r0, [pc, #40]	@ (8000de8 <TIM2_IRQHandler+0x310>)
 8000dc0:	f7ff fcea 	bl	8000798 <Enqueue>
//			Note_Change (END);
		}

		pressed = false;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <TIM2_IRQHandler+0x308>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
		control_toggled = false;
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <TIM2_IRQHandler+0x30c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	701a      	strb	r2, [r3, #0]
//		elapsed_times = 0;
//	}
//
//	elapsed_times++;
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000dd0:	4806      	ldr	r0, [pc, #24]	@ (8000dec <TIM2_IRQHandler+0x314>)
 8000dd2:	f003 fc1f 	bl	8004614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20000272 	.word	0x20000272
 8000de4:	20000270 	.word	0x20000270
 8000de8:	20000004 	.word	0x20000004
 8000dec:	200001d4 	.word	0x200001d4

08000df0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	for (uint8_t i = 0; i < 16; i++)	D_sum += ADC_Convert_Rank1 ();
 8000df6:	2300      	movs	r3, #0
 8000df8:	71fb      	strb	r3, [r7, #7]
 8000dfa:	e00c      	b.n	8000e16 <TIM3_IRQHandler+0x26>
 8000dfc:	f7ff f9a6 	bl	800014c <ADC_Convert_Rank1>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b45      	ldr	r3, [pc, #276]	@ (8000f1c <TIM3_IRQHandler+0x12c>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	4413      	add	r3, r2
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	4b43      	ldr	r3, [pc, #268]	@ (8000f1c <TIM3_IRQHandler+0x12c>)
 8000e0e:	801a      	strh	r2, [r3, #0]
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	3301      	adds	r3, #1
 8000e14:	71fb      	strb	r3, [r7, #7]
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	2b0f      	cmp	r3, #15
 8000e1a:	d9ef      	bls.n	8000dfc <TIM3_IRQHandler+0xc>

	D_current = ((D_sum >> 4) * 127) / 4095;
 8000e1c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f1c <TIM3_IRQHandler+0x12c>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	091b      	lsrs	r3, r3, #4
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	461a      	mov	r2, r3
 8000e26:	4613      	mov	r3, r2
 8000e28:	01db      	lsls	r3, r3, #7
 8000e2a:	1a9b      	subs	r3, r3, r2
 8000e2c:	4a3c      	ldr	r2, [pc, #240]	@ (8000f20 <TIM3_IRQHandler+0x130>)
 8000e2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e32:	441a      	add	r2, r3
 8000e34:	12d2      	asrs	r2, r2, #11
 8000e36:	17db      	asrs	r3, r3, #31
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	4b39      	ldr	r3, [pc, #228]	@ (8000f24 <TIM3_IRQHandler+0x134>)
 8000e3e:	801a      	strh	r2, [r3, #0]
	D_sum = 0;
 8000e40:	4b36      	ldr	r3, [pc, #216]	@ (8000f1c <TIM3_IRQHandler+0x12c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	801a      	strh	r2, [r3, #0]

	if (D_current < D_previous - 3 || D_current > D_previous + 3) {
 8000e46:	4b37      	ldr	r3, [pc, #220]	@ (8000f24 <TIM3_IRQHandler+0x134>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b36      	ldr	r3, [pc, #216]	@ (8000f28 <TIM3_IRQHandler+0x138>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	429a      	cmp	r2, r3
 8000e54:	db07      	blt.n	8000e66 <TIM3_IRQHandler+0x76>
 8000e56:	4b33      	ldr	r3, [pc, #204]	@ (8000f24 <TIM3_IRQHandler+0x134>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <TIM3_IRQHandler+0x138>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	3303      	adds	r3, #3
 8000e62:	429a      	cmp	r2, r3
 8000e64:	dd0d      	ble.n	8000e82 <TIM3_IRQHandler+0x92>
		D_previous = D_current;
 8000e66:	4b2f      	ldr	r3, [pc, #188]	@ (8000f24 <TIM3_IRQHandler+0x134>)
 8000e68:	881a      	ldrh	r2, [r3, #0]
 8000e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000f28 <TIM3_IRQHandler+0x138>)
 8000e6c:	801a      	strh	r2, [r3, #0]
		D_vol_message [3] = D_current;
 8000e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f24 <TIM3_IRQHandler+0x134>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <TIM3_IRQHandler+0x13c>)
 8000e76:	70da      	strb	r2, [r3, #3]

//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
		USBD_MIDI_SendPackets (&hUsbDeviceFS, D_vol_message, 4);
 8000e78:	2204      	movs	r2, #4
 8000e7a:	492c      	ldr	r1, [pc, #176]	@ (8000f2c <TIM3_IRQHandler+0x13c>)
 8000e7c:	482c      	ldr	r0, [pc, #176]	@ (8000f30 <TIM3_IRQHandler+0x140>)
 8000e7e:	f006 fba6 	bl	80075ce <USBD_MIDI_SendPackets>
//		Enqueue (D_vol_message);
	}

	for (uint8_t i = 0; i < 16; i++)	P_sum += ADC_Convert_Rank2 ();
 8000e82:	2300      	movs	r3, #0
 8000e84:	71bb      	strb	r3, [r7, #6]
 8000e86:	e00c      	b.n	8000ea2 <TIM3_IRQHandler+0xb2>
 8000e88:	f7ff f98e 	bl	80001a8 <ADC_Convert_Rank2>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	461a      	mov	r2, r3
 8000e90:	4b28      	ldr	r3, [pc, #160]	@ (8000f34 <TIM3_IRQHandler+0x144>)
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	4413      	add	r3, r2
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	4b26      	ldr	r3, [pc, #152]	@ (8000f34 <TIM3_IRQHandler+0x144>)
 8000e9a:	801a      	strh	r2, [r3, #0]
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	71bb      	strb	r3, [r7, #6]
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d9ef      	bls.n	8000e88 <TIM3_IRQHandler+0x98>

	P_current = ((P_sum >> 4) * 127) / 4095;
 8000ea8:	4b22      	ldr	r3, [pc, #136]	@ (8000f34 <TIM3_IRQHandler+0x144>)
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	091b      	lsrs	r3, r3, #4
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	01db      	lsls	r3, r3, #7
 8000eb6:	1a9b      	subs	r3, r3, r2
 8000eb8:	4a19      	ldr	r2, [pc, #100]	@ (8000f20 <TIM3_IRQHandler+0x130>)
 8000eba:	fb82 1203 	smull	r1, r2, r2, r3
 8000ebe:	441a      	add	r2, r3
 8000ec0:	12d2      	asrs	r2, r2, #11
 8000ec2:	17db      	asrs	r3, r3, #31
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <TIM3_IRQHandler+0x148>)
 8000eca:	801a      	strh	r2, [r3, #0]
	P_sum = 0;
 8000ecc:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <TIM3_IRQHandler+0x144>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	801a      	strh	r2, [r3, #0]

	if (P_current < P_previous - 3 || P_current > P_previous + 3) {
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <TIM3_IRQHandler+0x148>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <TIM3_IRQHandler+0x14c>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	3b03      	subs	r3, #3
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	db07      	blt.n	8000ef2 <TIM3_IRQHandler+0x102>
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <TIM3_IRQHandler+0x148>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4b14      	ldr	r3, [pc, #80]	@ (8000f3c <TIM3_IRQHandler+0x14c>)
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	3303      	adds	r3, #3
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	dd0d      	ble.n	8000f0e <TIM3_IRQHandler+0x11e>
		P_previous = P_current;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <TIM3_IRQHandler+0x148>)
 8000ef4:	881a      	ldrh	r2, [r3, #0]
 8000ef6:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <TIM3_IRQHandler+0x14c>)
 8000ef8:	801a      	strh	r2, [r3, #0]
		P_vol_message [3] = P_current;
 8000efa:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <TIM3_IRQHandler+0x148>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <TIM3_IRQHandler+0x150>)
 8000f02:	70da      	strb	r2, [r3, #3]

//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
		USBD_MIDI_SendPackets (&hUsbDeviceFS, P_vol_message, 4);
 8000f04:	2204      	movs	r2, #4
 8000f06:	490e      	ldr	r1, [pc, #56]	@ (8000f40 <TIM3_IRQHandler+0x150>)
 8000f08:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <TIM3_IRQHandler+0x140>)
 8000f0a:	f006 fb60 	bl	80075ce <USBD_MIDI_SendPackets>
//		Enqueue (P_vol_message);
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f0e:	480d      	ldr	r0, [pc, #52]	@ (8000f44 <TIM3_IRQHandler+0x154>)
 8000f10:	f003 fb80 	bl	8004614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20000278 	.word	0x20000278
 8000f20:	80080081 	.word	0x80080081
 8000f24:	20000276 	.word	0x20000276
 8000f28:	20000274 	.word	0x20000274
 8000f2c:	2000000c 	.word	0x2000000c
 8000f30:	200002cc 	.word	0x200002cc
 8000f34:	2000027e 	.word	0x2000027e
 8000f38:	2000027c 	.word	0x2000027c
 8000f3c:	2000027a 	.word	0x2000027a
 8000f40:	20000010 	.word	0x20000010
 8000f44:	2000021c 	.word	0x2000021c

08000f48 <Note_Change>:

/* USER CODE BEGIN 1 */
void Note_Change (uint8_t value) {
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
//	if (value == END) {
//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
//		USBD_MIDI_SendPackets (&hUsbDeviceFS, off_message, 4);
//	} else {
		on_message [2] = value;
 8000f52:	4a05      	ldr	r2, [pc, #20]	@ (8000f68 <Note_Change+0x20>)
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	7093      	strb	r3, [r2, #2]
		off_message [2] = value;
 8000f58:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <Note_Change+0x24>)
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	7093      	strb	r3, [r2, #2]

//		while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
//		USBD_MIDI_SendPackets (&hUsbDeviceFS, on_message, 4);
//	}
}
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000004 	.word	0x20000004

08000f70 <Toggle_Control>:

void Toggle_Control () {
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	play_toggled = !play_toggled;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <Toggle_Control+0x3c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf14      	ite	ne
 8000f7c:	2301      	movne	r3, #1
 8000f7e:	2300      	moveq	r3, #0
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	f083 0301 	eor.w	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <Toggle_Control+0x3c>)
 8000f90:	701a      	strb	r2, [r3, #0]
	PS_message[3] = play_toggled ? PLAY : STOP;
 8000f92:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <Toggle_Control+0x3c>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <Toggle_Control+0x2e>
 8000f9a:	227f      	movs	r2, #127	@ 0x7f
 8000f9c:	e000      	b.n	8000fa0 <Toggle_Control+0x30>
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	4b03      	ldr	r3, [pc, #12]	@ (8000fb0 <Toggle_Control+0x40>)
 8000fa2:	70da      	strb	r2, [r3, #3]

//	while (USBD_MIDI_GetState (&hUsbDeviceFS) != MIDI_IDLE) {}
//	USBD_MIDI_SendPackets (&hUsbDeviceFS, PS_message, 4);
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	20000271 	.word	0x20000271
 8000fb0:	20000008 	.word	0x20000008

08000fb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fbc:	4a14      	ldr	r2, [pc, #80]	@ (8001010 <_sbrk+0x5c>)
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <_sbrk+0x60>)
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc8:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d102      	bne.n	8000fd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <_sbrk+0x64>)
 8000fd2:	4a12      	ldr	r2, [pc, #72]	@ (800101c <_sbrk+0x68>)
 8000fd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fd6:	4b10      	ldr	r3, [pc, #64]	@ (8001018 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d207      	bcs.n	8000ff4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe4:	f008 f890 	bl	8009108 <__errno>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	220c      	movs	r2, #12
 8000fec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff2:	e009      	b.n	8001008 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff4:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <_sbrk+0x64>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffa:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	4a05      	ldr	r2, [pc, #20]	@ (8001018 <_sbrk+0x64>)
 8001004:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001006:	68fb      	ldr	r3, [r7, #12]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20005000 	.word	0x20005000
 8001014:	00000400 	.word	0x00000400
 8001018:	20000280 	.word	0x20000280
 800101c:	20000bc8 	.word	0x20000bc8

08001020 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800102c:	f7ff fff8 	bl	8001020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001030:	480b      	ldr	r0, [pc, #44]	@ (8001060 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001032:	490c      	ldr	r1, [pc, #48]	@ (8001064 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001034:	4a0c      	ldr	r2, [pc, #48]	@ (8001068 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001038:	e002      	b.n	8001040 <LoopCopyDataInit>

0800103a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800103a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800103c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103e:	3304      	adds	r3, #4

08001040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001044:	d3f9      	bcc.n	800103a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001046:	4a09      	ldr	r2, [pc, #36]	@ (800106c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001048:	4c09      	ldr	r4, [pc, #36]	@ (8001070 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800104a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800104c:	e001      	b.n	8001052 <LoopFillZerobss>

0800104e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001050:	3204      	adds	r2, #4

08001052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001054:	d3fb      	bcc.n	800104e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001056:	f008 f85d 	bl	8009114 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800105a:	f7ff f8d3 	bl	8000204 <main>
  bx lr
 800105e:	4770      	bx	lr
  ldr r0, =_sdata
 8001060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001064:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001068:	08009294 	.word	0x08009294
  ldr r2, =_sbss
 800106c:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001070:	20000bc4 	.word	0x20000bc4

08001074 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001074:	e7fe      	b.n	8001074 <ADC1_2_IRQHandler>
	...

08001078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <HAL_Init+0x28>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a07      	ldr	r2, [pc, #28]	@ (80010a0 <HAL_Init+0x28>)
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001088:	2003      	movs	r0, #3
 800108a:	f000 fd7b 	bl	8001b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108e:	200f      	movs	r0, #15
 8001090:	f000 f808 	bl	80010a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001094:	f7ff fbfa 	bl	800088c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40022000 	.word	0x40022000

080010a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010ac:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <HAL_InitTick+0x54>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <HAL_InitTick+0x58>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80010be:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 fd93 	bl	8001bee <HAL_SYSTICK_Config>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00e      	b.n	80010f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b0f      	cmp	r3, #15
 80010d6:	d80a      	bhi.n	80010ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d8:	2200      	movs	r2, #0
 80010da:	6879      	ldr	r1, [r7, #4]
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f000 fd5b 	bl	8001b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e4:	4a06      	ldr	r2, [pc, #24]	@ (8001100 <HAL_InitTick+0x5c>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	e000      	b.n	80010f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000014 	.word	0x20000014
 80010fc:	2000001c 	.word	0x2000001c
 8001100:	20000018 	.word	0x20000018

08001104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <HAL_IncTick+0x1c>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	4b05      	ldr	r3, [pc, #20]	@ (8001124 <HAL_IncTick+0x20>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4413      	add	r3, r2
 8001114:	4a03      	ldr	r2, [pc, #12]	@ (8001124 <HAL_IncTick+0x20>)
 8001116:	6013      	str	r3, [r2, #0]
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	2000001c 	.word	0x2000001c
 8001124:	20000284 	.word	0x20000284

08001128 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b02      	ldr	r3, [pc, #8]	@ (8001138 <HAL_GetTick+0x10>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	20000284 	.word	0x20000284

0800113c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001144:	2300      	movs	r3, #0
 8001146:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e0be      	b.n	80012dc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001168:	2b00      	cmp	r3, #0
 800116a:	d109      	bne.n	8001180 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff fbb8 	bl	80008f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 fbf1 	bl	8001968 <ADC_ConversionStop_Disable>
 8001186:	4603      	mov	r3, r0
 8001188:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	f040 8099 	bne.w	80012ca <HAL_ADC_Init+0x18e>
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	2b00      	cmp	r3, #0
 800119c:	f040 8095 	bne.w	80012ca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80011a8:	f023 0302 	bic.w	r3, r3, #2
 80011ac:	f043 0202 	orr.w	r2, r3, #2
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011bc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	7b1b      	ldrb	r3, [r3, #12]
 80011c2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80011c4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011d4:	d003      	beq.n	80011de <HAL_ADC_Init+0xa2>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d102      	bne.n	80011e4 <HAL_ADC_Init+0xa8>
 80011de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e2:	e000      	b.n	80011e6 <HAL_ADC_Init+0xaa>
 80011e4:	2300      	movs	r3, #0
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7d1b      	ldrb	r3, [r3, #20]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d119      	bne.n	8001228 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7b1b      	ldrb	r3, [r3, #12]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d109      	bne.n	8001210 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	3b01      	subs	r3, #1
 8001202:	035a      	lsls	r2, r3, #13
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4313      	orrs	r3, r2
 8001208:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	e00b      	b.n	8001228 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001214:	f043 0220 	orr.w	r2, r3, #32
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001220:	f043 0201 	orr.w	r2, r3, #1
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	430a      	orrs	r2, r1
 800123a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689a      	ldr	r2, [r3, #8]
 8001242:	4b28      	ldr	r3, [pc, #160]	@ (80012e4 <HAL_ADC_Init+0x1a8>)
 8001244:	4013      	ands	r3, r2
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	68b9      	ldr	r1, [r7, #8]
 800124c:	430b      	orrs	r3, r1
 800124e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001258:	d003      	beq.n	8001262 <HAL_ADC_Init+0x126>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d104      	bne.n	800126c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	691b      	ldr	r3, [r3, #16]
 8001266:	3b01      	subs	r3, #1
 8001268:	051b      	lsls	r3, r3, #20
 800126a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001272:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	430a      	orrs	r2, r1
 800127e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <HAL_ADC_Init+0x1ac>)
 8001288:	4013      	ands	r3, r2
 800128a:	68ba      	ldr	r2, [r7, #8]
 800128c:	429a      	cmp	r2, r3
 800128e:	d10b      	bne.n	80012a8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800129a:	f023 0303 	bic.w	r3, r3, #3
 800129e:	f043 0201 	orr.w	r2, r3, #1
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012a6:	e018      	b.n	80012da <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ac:	f023 0312 	bic.w	r3, r3, #18
 80012b0:	f043 0210 	orr.w	r2, r3, #16
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012bc:	f043 0201 	orr.w	r2, r3, #1
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012c8:	e007      	b.n	80012da <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ce:	f043 0210 	orr.w	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012da:	7dfb      	ldrb	r3, [r7, #23]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	ffe1f7fd 	.word	0xffe1f7fd
 80012e8:	ff1f0efe 	.word	0xff1f0efe

080012ec <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d101      	bne.n	8001306 <HAL_ADC_Start+0x1a>
 8001302:	2302      	movs	r3, #2
 8001304:	e098      	b.n	8001438 <HAL_ADC_Start+0x14c>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f000 fad0 	bl	80018b4 <ADC_Enable>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	2b00      	cmp	r3, #0
 800131c:	f040 8087 	bne.w	800142e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001324:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001328:	f023 0301 	bic.w	r3, r3, #1
 800132c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a41      	ldr	r2, [pc, #260]	@ (8001440 <HAL_ADC_Start+0x154>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d105      	bne.n	800134a <HAL_ADC_Start+0x5e>
 800133e:	4b41      	ldr	r3, [pc, #260]	@ (8001444 <HAL_ADC_Start+0x158>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d115      	bne.n	8001376 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800134e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001360:	2b00      	cmp	r3, #0
 8001362:	d026      	beq.n	80013b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001368:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800136c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001374:	e01d      	b.n	80013b2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800137a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a2f      	ldr	r2, [pc, #188]	@ (8001444 <HAL_ADC_Start+0x158>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d004      	beq.n	8001396 <HAL_ADC_Start+0xaa>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a2b      	ldr	r2, [pc, #172]	@ (8001440 <HAL_ADC_Start+0x154>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d10d      	bne.n	80013b2 <HAL_ADC_Start+0xc6>
 8001396:	4b2b      	ldr	r3, [pc, #172]	@ (8001444 <HAL_ADC_Start+0x158>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d007      	beq.n	80013b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d006      	beq.n	80013cc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c2:	f023 0206 	bic.w	r2, r3, #6
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013ca:	e002      	b.n	80013d2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f06f 0202 	mvn.w	r2, #2
 80013e2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80013ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80013f2:	d113      	bne.n	800141c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80013f8:	4a11      	ldr	r2, [pc, #68]	@ (8001440 <HAL_ADC_Start+0x154>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d105      	bne.n	800140a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80013fe:	4b11      	ldr	r3, [pc, #68]	@ (8001444 <HAL_ADC_Start+0x158>)
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001406:	2b00      	cmp	r3, #0
 8001408:	d108      	bne.n	800141c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	e00c      	b.n	8001436 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689a      	ldr	r2, [r3, #8]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	e003      	b.n	8001436 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40012800 	.word	0x40012800
 8001444:	40012400 	.word	0x40012400

08001448 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800145a:	2b01      	cmp	r3, #1
 800145c:	d101      	bne.n	8001462 <HAL_ADC_Stop+0x1a>
 800145e:	2302      	movs	r3, #2
 8001460:	e01a      	b.n	8001498 <HAL_ADC_Stop+0x50>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2201      	movs	r2, #1
 8001466:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 fa7c 	bl	8001968 <ADC_ConversionStop_Disable>
 8001470:	4603      	mov	r3, r0
 8001472:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d109      	bne.n	800148e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001482:	f023 0301 	bic.w	r3, r3, #1
 8001486:	f043 0201 	orr.w	r2, r3, #1
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001496:	7bfb      	ldrb	r3, [r7, #15]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80014b6:	f7ff fe37 	bl	8001128 <HAL_GetTick>
 80014ba:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d00b      	beq.n	80014e2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ce:	f043 0220 	orr.w	r2, r3, #32
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e0d3      	b.n	800168a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d131      	bne.n	8001554 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d12a      	bne.n	8001554 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80014fe:	e021      	b.n	8001544 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001506:	d01d      	beq.n	8001544 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d007      	beq.n	800151e <HAL_ADC_PollForConversion+0x7e>
 800150e:	f7ff fe0b 	bl	8001128 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	429a      	cmp	r2, r3
 800151c:	d212      	bcs.n	8001544 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10b      	bne.n	8001544 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001530:	f043 0204 	orr.w	r2, r3, #4
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e0a2      	b.n	800168a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0d6      	beq.n	8001500 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001552:	e070      	b.n	8001636 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001554:	4b4f      	ldr	r3, [pc, #316]	@ (8001694 <HAL_ADC_PollForConversion+0x1f4>)
 8001556:	681c      	ldr	r4, [r3, #0]
 8001558:	2002      	movs	r0, #2
 800155a:	f002 ff03 	bl	8004364 <HAL_RCCEx_GetPeriphCLKFreq>
 800155e:	4603      	mov	r3, r0
 8001560:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	6919      	ldr	r1, [r3, #16]
 800156a:	4b4b      	ldr	r3, [pc, #300]	@ (8001698 <HAL_ADC_PollForConversion+0x1f8>)
 800156c:	400b      	ands	r3, r1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d118      	bne.n	80015a4 <HAL_ADC_PollForConversion+0x104>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68d9      	ldr	r1, [r3, #12]
 8001578:	4b48      	ldr	r3, [pc, #288]	@ (800169c <HAL_ADC_PollForConversion+0x1fc>)
 800157a:	400b      	ands	r3, r1
 800157c:	2b00      	cmp	r3, #0
 800157e:	d111      	bne.n	80015a4 <HAL_ADC_PollForConversion+0x104>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6919      	ldr	r1, [r3, #16]
 8001586:	4b46      	ldr	r3, [pc, #280]	@ (80016a0 <HAL_ADC_PollForConversion+0x200>)
 8001588:	400b      	ands	r3, r1
 800158a:	2b00      	cmp	r3, #0
 800158c:	d108      	bne.n	80015a0 <HAL_ADC_PollForConversion+0x100>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68d9      	ldr	r1, [r3, #12]
 8001594:	4b43      	ldr	r3, [pc, #268]	@ (80016a4 <HAL_ADC_PollForConversion+0x204>)
 8001596:	400b      	ands	r3, r1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d101      	bne.n	80015a0 <HAL_ADC_PollForConversion+0x100>
 800159c:	2314      	movs	r3, #20
 800159e:	e020      	b.n	80015e2 <HAL_ADC_PollForConversion+0x142>
 80015a0:	2329      	movs	r3, #41	@ 0x29
 80015a2:	e01e      	b.n	80015e2 <HAL_ADC_PollForConversion+0x142>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6919      	ldr	r1, [r3, #16]
 80015aa:	4b3d      	ldr	r3, [pc, #244]	@ (80016a0 <HAL_ADC_PollForConversion+0x200>)
 80015ac:	400b      	ands	r3, r1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d106      	bne.n	80015c0 <HAL_ADC_PollForConversion+0x120>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68d9      	ldr	r1, [r3, #12]
 80015b8:	4b3a      	ldr	r3, [pc, #232]	@ (80016a4 <HAL_ADC_PollForConversion+0x204>)
 80015ba:	400b      	ands	r3, r1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00d      	beq.n	80015dc <HAL_ADC_PollForConversion+0x13c>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	6919      	ldr	r1, [r3, #16]
 80015c6:	4b38      	ldr	r3, [pc, #224]	@ (80016a8 <HAL_ADC_PollForConversion+0x208>)
 80015c8:	400b      	ands	r3, r1
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d108      	bne.n	80015e0 <HAL_ADC_PollForConversion+0x140>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68d9      	ldr	r1, [r3, #12]
 80015d4:	4b34      	ldr	r3, [pc, #208]	@ (80016a8 <HAL_ADC_PollForConversion+0x208>)
 80015d6:	400b      	ands	r3, r1
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_PollForConversion+0x140>
 80015dc:	2354      	movs	r3, #84	@ 0x54
 80015de:	e000      	b.n	80015e2 <HAL_ADC_PollForConversion+0x142>
 80015e0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80015e8:	e021      	b.n	800162e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015f0:	d01a      	beq.n	8001628 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d007      	beq.n	8001608 <HAL_ADC_PollForConversion+0x168>
 80015f8:	f7ff fd96 	bl	8001128 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d20f      	bcs.n	8001628 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	429a      	cmp	r2, r3
 800160e:	d90b      	bls.n	8001628 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001614:	f043 0204 	orr.w	r2, r3, #4
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e030      	b.n	800168a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	3301      	adds	r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	429a      	cmp	r2, r3
 8001634:	d8d9      	bhi.n	80015ea <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f06f 0212 	mvn.w	r2, #18
 800163e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001644:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001656:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800165a:	d115      	bne.n	8001688 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001660:	2b00      	cmp	r3, #0
 8001662:	d111      	bne.n	8001688 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001668:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001674:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d105      	bne.n	8001688 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001680:	f043 0201 	orr.w	r2, r3, #1
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd90      	pop	{r4, r7, pc}
 8001692:	bf00      	nop
 8001694:	20000014 	.word	0x20000014
 8001698:	24924924 	.word	0x24924924
 800169c:	00924924 	.word	0x00924924
 80016a0:	12492492 	.word	0x12492492
 80016a4:	00492492 	.word	0x00492492
 80016a8:	00249249 	.word	0x00249249

080016ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d101      	bne.n	80016e4 <HAL_ADC_ConfigChannel+0x20>
 80016e0:	2302      	movs	r3, #2
 80016e2:	e0dc      	b.n	800189e <HAL_ADC_ConfigChannel+0x1da>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	d81c      	bhi.n	800172e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	3b05      	subs	r3, #5
 8001706:	221f      	movs	r2, #31
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	4019      	ands	r1, r3
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	6818      	ldr	r0, [r3, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	3b05      	subs	r3, #5
 8001720:	fa00 f203 	lsl.w	r2, r0, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	430a      	orrs	r2, r1
 800172a:	635a      	str	r2, [r3, #52]	@ 0x34
 800172c:	e03c      	b.n	80017a8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d81c      	bhi.n	8001770 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	4613      	mov	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	3b23      	subs	r3, #35	@ 0x23
 8001748:	221f      	movs	r2, #31
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	4019      	ands	r1, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	3b23      	subs	r3, #35	@ 0x23
 8001762:	fa00 f203 	lsl.w	r2, r0, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	631a      	str	r2, [r3, #48]	@ 0x30
 800176e:	e01b      	b.n	80017a8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	4613      	mov	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	3b41      	subs	r3, #65	@ 0x41
 8001782:	221f      	movs	r2, #31
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	4019      	ands	r1, r3
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	6818      	ldr	r0, [r3, #0]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	3b41      	subs	r3, #65	@ 0x41
 800179c:	fa00 f203 	lsl.w	r2, r0, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b09      	cmp	r3, #9
 80017ae:	d91c      	bls.n	80017ea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68d9      	ldr	r1, [r3, #12]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	3b1e      	subs	r3, #30
 80017c2:	2207      	movs	r2, #7
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	4019      	ands	r1, r3
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	6898      	ldr	r0, [r3, #8]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	3b1e      	subs	r3, #30
 80017dc:	fa00 f203 	lsl.w	r2, r0, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	e019      	b.n	800181e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6919      	ldr	r1, [r3, #16]
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	2207      	movs	r2, #7
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	4019      	ands	r1, r3
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	6898      	ldr	r0, [r3, #8]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	fa00 f203 	lsl.w	r2, r0, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	430a      	orrs	r2, r1
 800181c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b10      	cmp	r3, #16
 8001824:	d003      	beq.n	800182e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800182a:	2b11      	cmp	r3, #17
 800182c:	d132      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a1d      	ldr	r2, [pc, #116]	@ (80018a8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d125      	bne.n	8001884 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d126      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001854:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b10      	cmp	r3, #16
 800185c:	d11a      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800185e:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <HAL_ADC_ConfigChannel+0x1e8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a13      	ldr	r2, [pc, #76]	@ (80018b0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001864:	fba2 2303 	umull	r2, r3, r2, r3
 8001868:	0c9a      	lsrs	r2, r3, #18
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001874:	e002      	b.n	800187c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3b01      	subs	r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f9      	bne.n	8001876 <HAL_ADC_ConfigChannel+0x1b2>
 8001882:	e007      	b.n	8001894 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001888:	f043 0220 	orr.w	r2, r3, #32
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800189c:	7bfb      	ldrb	r3, [r7, #15]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr
 80018a8:	40012400 	.word	0x40012400
 80018ac:	20000014 	.word	0x20000014
 80018b0:	431bde83 	.word	0x431bde83

080018b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018bc:	2300      	movs	r3, #0
 80018be:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d040      	beq.n	8001954 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0201 	orr.w	r2, r2, #1
 80018e0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80018e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001960 <ADC_Enable+0xac>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001964 <ADC_Enable+0xb0>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	0c9b      	lsrs	r3, r3, #18
 80018ee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018f0:	e002      	b.n	80018f8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f9      	bne.n	80018f2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018fe:	f7ff fc13 	bl	8001128 <HAL_GetTick>
 8001902:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001904:	e01f      	b.n	8001946 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001906:	f7ff fc0f 	bl	8001128 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d918      	bls.n	8001946 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b01      	cmp	r3, #1
 8001920:	d011      	beq.n	8001946 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001926:	f043 0210 	orr.w	r2, r3, #16
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001932:	f043 0201 	orr.w	r2, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e007      	b.n	8001956 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b01      	cmp	r3, #1
 8001952:	d1d8      	bne.n	8001906 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000014 	.word	0x20000014
 8001964:	431bde83 	.word	0x431bde83

08001968 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001970:	2300      	movs	r3, #0
 8001972:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b01      	cmp	r3, #1
 8001980:	d12e      	bne.n	80019e0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	689a      	ldr	r2, [r3, #8]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 0201 	bic.w	r2, r2, #1
 8001990:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001992:	f7ff fbc9 	bl	8001128 <HAL_GetTick>
 8001996:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001998:	e01b      	b.n	80019d2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800199a:	f7ff fbc5 	bl	8001128 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d914      	bls.n	80019d2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d10d      	bne.n	80019d2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	f043 0210 	orr.w	r2, r3, #16
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c6:	f043 0201 	orr.w	r2, r3, #1
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e007      	b.n	80019e2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d0dc      	beq.n	800199a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
	...

080019ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <__NVIC_SetPriorityGrouping+0x44>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a08:	4013      	ands	r3, r2
 8001a0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a1e:	4a04      	ldr	r2, [pc, #16]	@ (8001a30 <__NVIC_SetPriorityGrouping+0x44>)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	60d3      	str	r3, [r2, #12]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a38:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <__NVIC_GetPriorityGrouping+0x18>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	0a1b      	lsrs	r3, r3, #8
 8001a3e:	f003 0307 	and.w	r3, r3, #7
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	db0b      	blt.n	8001a7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	f003 021f 	and.w	r2, r3, #31
 8001a68:	4906      	ldr	r1, [pc, #24]	@ (8001a84 <__NVIC_EnableIRQ+0x34>)
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	095b      	lsrs	r3, r3, #5
 8001a70:	2001      	movs	r0, #1
 8001a72:	fa00 f202 	lsl.w	r2, r0, r2
 8001a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	e000e100 	.word	0xe000e100

08001a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	6039      	str	r1, [r7, #0]
 8001a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	db0a      	blt.n	8001ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <__NVIC_SetPriority+0x4c>)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	0112      	lsls	r2, r2, #4
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	440b      	add	r3, r1
 8001aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ab0:	e00a      	b.n	8001ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	4908      	ldr	r1, [pc, #32]	@ (8001ad8 <__NVIC_SetPriority+0x50>)
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3b04      	subs	r3, #4
 8001ac0:	0112      	lsls	r2, r2, #4
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	761a      	strb	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000e100 	.word	0xe000e100
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f1c3 0307 	rsb	r3, r3, #7
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	bf28      	it	cs
 8001afa:	2304      	movcs	r3, #4
 8001afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3304      	adds	r3, #4
 8001b02:	2b06      	cmp	r3, #6
 8001b04:	d902      	bls.n	8001b0c <NVIC_EncodePriority+0x30>
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3b03      	subs	r3, #3
 8001b0a:	e000      	b.n	8001b0e <NVIC_EncodePriority+0x32>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	f04f 32ff 	mov.w	r2, #4294967295
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	401a      	ands	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2e:	43d9      	mvns	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b34:	4313      	orrs	r3, r2
         );
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3724      	adds	r7, #36	@ 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b50:	d301      	bcc.n	8001b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b52:	2301      	movs	r3, #1
 8001b54:	e00f      	b.n	8001b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b56:	4a0a      	ldr	r2, [pc, #40]	@ (8001b80 <SysTick_Config+0x40>)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b5e:	210f      	movs	r1, #15
 8001b60:	f04f 30ff 	mov.w	r0, #4294967295
 8001b64:	f7ff ff90 	bl	8001a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <SysTick_Config+0x40>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6e:	4b04      	ldr	r3, [pc, #16]	@ (8001b80 <SysTick_Config+0x40>)
 8001b70:	2207      	movs	r2, #7
 8001b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	e000e010 	.word	0xe000e010

08001b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ff2d 	bl	80019ec <__NVIC_SetPriorityGrouping>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bac:	f7ff ff42 	bl	8001a34 <__NVIC_GetPriorityGrouping>
 8001bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	68b9      	ldr	r1, [r7, #8]
 8001bb6:	6978      	ldr	r0, [r7, #20]
 8001bb8:	f7ff ff90 	bl	8001adc <NVIC_EncodePriority>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff5f 	bl	8001a88 <__NVIC_SetPriority>
}
 8001bca:	bf00      	nop
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff35 	bl	8001a50 <__NVIC_EnableIRQ>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff ffa2 	bl	8001b40 <SysTick_Config>
 8001bfc:	4603      	mov	r3, r0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b08b      	sub	sp, #44	@ 0x2c
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c16:	2300      	movs	r3, #0
 8001c18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c1a:	e169      	b.n	8001ef0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	69fa      	ldr	r2, [r7, #28]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	f040 8158 	bne.w	8001eea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea8 <HAL_GPIO_Init+0x2a0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d05e      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
 8001c44:	4a98      	ldr	r2, [pc, #608]	@ (8001ea8 <HAL_GPIO_Init+0x2a0>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d875      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c4a:	4a98      	ldr	r2, [pc, #608]	@ (8001eac <HAL_GPIO_Init+0x2a4>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d058      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
 8001c50:	4a96      	ldr	r2, [pc, #600]	@ (8001eac <HAL_GPIO_Init+0x2a4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d86f      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c56:	4a96      	ldr	r2, [pc, #600]	@ (8001eb0 <HAL_GPIO_Init+0x2a8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d052      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
 8001c5c:	4a94      	ldr	r2, [pc, #592]	@ (8001eb0 <HAL_GPIO_Init+0x2a8>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d869      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c62:	4a94      	ldr	r2, [pc, #592]	@ (8001eb4 <HAL_GPIO_Init+0x2ac>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d04c      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
 8001c68:	4a92      	ldr	r2, [pc, #584]	@ (8001eb4 <HAL_GPIO_Init+0x2ac>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d863      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c6e:	4a92      	ldr	r2, [pc, #584]	@ (8001eb8 <HAL_GPIO_Init+0x2b0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d046      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
 8001c74:	4a90      	ldr	r2, [pc, #576]	@ (8001eb8 <HAL_GPIO_Init+0x2b0>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d85d      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d82a      	bhi.n	8001cd4 <HAL_GPIO_Init+0xcc>
 8001c7e:	2b12      	cmp	r3, #18
 8001c80:	d859      	bhi.n	8001d36 <HAL_GPIO_Init+0x12e>
 8001c82:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <HAL_GPIO_Init+0x80>)
 8001c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c88:	08001d03 	.word	0x08001d03
 8001c8c:	08001cdd 	.word	0x08001cdd
 8001c90:	08001cef 	.word	0x08001cef
 8001c94:	08001d31 	.word	0x08001d31
 8001c98:	08001d37 	.word	0x08001d37
 8001c9c:	08001d37 	.word	0x08001d37
 8001ca0:	08001d37 	.word	0x08001d37
 8001ca4:	08001d37 	.word	0x08001d37
 8001ca8:	08001d37 	.word	0x08001d37
 8001cac:	08001d37 	.word	0x08001d37
 8001cb0:	08001d37 	.word	0x08001d37
 8001cb4:	08001d37 	.word	0x08001d37
 8001cb8:	08001d37 	.word	0x08001d37
 8001cbc:	08001d37 	.word	0x08001d37
 8001cc0:	08001d37 	.word	0x08001d37
 8001cc4:	08001d37 	.word	0x08001d37
 8001cc8:	08001d37 	.word	0x08001d37
 8001ccc:	08001ce5 	.word	0x08001ce5
 8001cd0:	08001cf9 	.word	0x08001cf9
 8001cd4:	4a79      	ldr	r2, [pc, #484]	@ (8001ebc <HAL_GPIO_Init+0x2b4>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cda:	e02c      	b.n	8001d36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	623b      	str	r3, [r7, #32]
          break;
 8001ce2:	e029      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	623b      	str	r3, [r7, #32]
          break;
 8001cec:	e024      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	3308      	adds	r3, #8
 8001cf4:	623b      	str	r3, [r7, #32]
          break;
 8001cf6:	e01f      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	330c      	adds	r3, #12
 8001cfe:	623b      	str	r3, [r7, #32]
          break;
 8001d00:	e01a      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d102      	bne.n	8001d10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	623b      	str	r3, [r7, #32]
          break;
 8001d0e:	e013      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d105      	bne.n	8001d24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d18:	2308      	movs	r3, #8
 8001d1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	69fa      	ldr	r2, [r7, #28]
 8001d20:	611a      	str	r2, [r3, #16]
          break;
 8001d22:	e009      	b.n	8001d38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d24:	2308      	movs	r3, #8
 8001d26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	69fa      	ldr	r2, [r7, #28]
 8001d2c:	615a      	str	r2, [r3, #20]
          break;
 8001d2e:	e003      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d30:	2300      	movs	r3, #0
 8001d32:	623b      	str	r3, [r7, #32]
          break;
 8001d34:	e000      	b.n	8001d38 <HAL_GPIO_Init+0x130>
          break;
 8001d36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	2bff      	cmp	r3, #255	@ 0xff
 8001d3c:	d801      	bhi.n	8001d42 <HAL_GPIO_Init+0x13a>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	e001      	b.n	8001d46 <HAL_GPIO_Init+0x13e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3304      	adds	r3, #4
 8001d46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	2bff      	cmp	r3, #255	@ 0xff
 8001d4c:	d802      	bhi.n	8001d54 <HAL_GPIO_Init+0x14c>
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	e002      	b.n	8001d5a <HAL_GPIO_Init+0x152>
 8001d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d56:	3b08      	subs	r3, #8
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	210f      	movs	r1, #15
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	fa01 f303 	lsl.w	r3, r1, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	401a      	ands	r2, r3
 8001d6c:	6a39      	ldr	r1, [r7, #32]
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	fa01 f303 	lsl.w	r3, r1, r3
 8001d74:	431a      	orrs	r2, r3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 80b1 	beq.w	8001eea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d88:	4b4d      	ldr	r3, [pc, #308]	@ (8001ec0 <HAL_GPIO_Init+0x2b8>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec0 <HAL_GPIO_Init+0x2b8>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	6193      	str	r3, [r2, #24]
 8001d94:	4b4a      	ldr	r3, [pc, #296]	@ (8001ec0 <HAL_GPIO_Init+0x2b8>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001da0:	4a48      	ldr	r2, [pc, #288]	@ (8001ec4 <HAL_GPIO_Init+0x2bc>)
 8001da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	3302      	adds	r3, #2
 8001da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	220f      	movs	r2, #15
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4a40      	ldr	r2, [pc, #256]	@ (8001ec8 <HAL_GPIO_Init+0x2c0>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d013      	beq.n	8001df4 <HAL_GPIO_Init+0x1ec>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a3f      	ldr	r2, [pc, #252]	@ (8001ecc <HAL_GPIO_Init+0x2c4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d00d      	beq.n	8001df0 <HAL_GPIO_Init+0x1e8>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ed0 <HAL_GPIO_Init+0x2c8>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d007      	beq.n	8001dec <HAL_GPIO_Init+0x1e4>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a3d      	ldr	r2, [pc, #244]	@ (8001ed4 <HAL_GPIO_Init+0x2cc>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d101      	bne.n	8001de8 <HAL_GPIO_Init+0x1e0>
 8001de4:	2303      	movs	r3, #3
 8001de6:	e006      	b.n	8001df6 <HAL_GPIO_Init+0x1ee>
 8001de8:	2304      	movs	r3, #4
 8001dea:	e004      	b.n	8001df6 <HAL_GPIO_Init+0x1ee>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e002      	b.n	8001df6 <HAL_GPIO_Init+0x1ee>
 8001df0:	2301      	movs	r3, #1
 8001df2:	e000      	b.n	8001df6 <HAL_GPIO_Init+0x1ee>
 8001df4:	2300      	movs	r3, #0
 8001df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df8:	f002 0203 	and.w	r2, r2, #3
 8001dfc:	0092      	lsls	r2, r2, #2
 8001dfe:	4093      	lsls	r3, r2
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e06:	492f      	ldr	r1, [pc, #188]	@ (8001ec4 <HAL_GPIO_Init+0x2bc>)
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	089b      	lsrs	r3, r3, #2
 8001e0c:	3302      	adds	r3, #2
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d006      	beq.n	8001e2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e20:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	492c      	ldr	r1, [pc, #176]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	608b      	str	r3, [r1, #8]
 8001e2c:	e006      	b.n	8001e3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	4928      	ldr	r1, [pc, #160]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e38:	4013      	ands	r3, r2
 8001e3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d006      	beq.n	8001e56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e48:	4b23      	ldr	r3, [pc, #140]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	68da      	ldr	r2, [r3, #12]
 8001e4c:	4922      	ldr	r1, [pc, #136]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	60cb      	str	r3, [r1, #12]
 8001e54:	e006      	b.n	8001e64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e56:	4b20      	ldr	r3, [pc, #128]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	491e      	ldr	r1, [pc, #120]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e70:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4918      	ldr	r1, [pc, #96]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	604b      	str	r3, [r1, #4]
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e7e:	4b16      	ldr	r3, [pc, #88]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	4914      	ldr	r1, [pc, #80]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e88:	4013      	ands	r3, r2
 8001e8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d021      	beq.n	8001edc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	490e      	ldr	r1, [pc, #56]	@ (8001ed8 <HAL_GPIO_Init+0x2d0>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	600b      	str	r3, [r1, #0]
 8001ea4:	e021      	b.n	8001eea <HAL_GPIO_Init+0x2e2>
 8001ea6:	bf00      	nop
 8001ea8:	10320000 	.word	0x10320000
 8001eac:	10310000 	.word	0x10310000
 8001eb0:	10220000 	.word	0x10220000
 8001eb4:	10210000 	.word	0x10210000
 8001eb8:	10120000 	.word	0x10120000
 8001ebc:	10110000 	.word	0x10110000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	40010800 	.word	0x40010800
 8001ecc:	40010c00 	.word	0x40010c00
 8001ed0:	40011000 	.word	0x40011000
 8001ed4:	40011400 	.word	0x40011400
 8001ed8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001edc:	4b0b      	ldr	r3, [pc, #44]	@ (8001f0c <HAL_GPIO_Init+0x304>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	4909      	ldr	r1, [pc, #36]	@ (8001f0c <HAL_GPIO_Init+0x304>)
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	3301      	adds	r3, #1
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f47f ae8e 	bne.w	8001c1c <HAL_GPIO_Init+0x14>
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	372c      	adds	r7, #44	@ 0x2c
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	40010400 	.word	0x40010400

08001f10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	887b      	ldrh	r3, [r7, #2]
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d002      	beq.n	8001f2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	73fb      	strb	r3, [r7, #15]
 8001f2c:	e001      	b.n	8001f32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr

08001f3e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0e8      	b.n	8002122 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d106      	bne.n	8001f6a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f006 fd6d 	bl	8008a44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2203      	movs	r2, #3
 8001f6e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f002 fec4 	bl	8004d0a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f8c:	f002 fe9a 	bl	8004cc4 <USB_CoreInit>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d005      	beq.n	8001fa2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2202      	movs	r2, #2
 8001f9a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0bf      	b.n	8002122 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f002 fec8 	bl	8004d3e <USB_SetCurrentMode>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e0b0      	b.n	8002122 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	73fb      	strb	r3, [r7, #15]
 8001fc4:	e03e      	b.n	8002044 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001fc6:	7bfa      	ldrb	r2, [r7, #15]
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	00db      	lsls	r3, r3, #3
 8001fd2:	440b      	add	r3, r1
 8001fd4:	3311      	adds	r3, #17
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001fda:	7bfa      	ldrb	r2, [r7, #15]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	440b      	add	r3, r1
 8001fe8:	3310      	adds	r3, #16
 8001fea:	7bfa      	ldrb	r2, [r7, #15]
 8001fec:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fee:	7bfa      	ldrb	r2, [r7, #15]
 8001ff0:	6879      	ldr	r1, [r7, #4]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	440b      	add	r3, r1
 8001ffc:	3313      	adds	r3, #19
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002002:	7bfa      	ldrb	r2, [r7, #15]
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	4613      	mov	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4413      	add	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	440b      	add	r3, r1
 8002010:	3320      	adds	r3, #32
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002016:	7bfa      	ldrb	r2, [r7, #15]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	3324      	adds	r3, #36	@ 0x24
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	440b      	add	r3, r1
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	3301      	adds	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	791b      	ldrb	r3, [r3, #4]
 8002048:	7bfa      	ldrb	r2, [r7, #15]
 800204a:	429a      	cmp	r2, r3
 800204c:	d3bb      	bcc.n	8001fc6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800204e:	2300      	movs	r3, #0
 8002050:	73fb      	strb	r3, [r7, #15]
 8002052:	e044      	b.n	80020de <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002054:	7bfa      	ldrb	r2, [r7, #15]
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002066:	2200      	movs	r2, #0
 8002068:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800206a:	7bfa      	ldrb	r2, [r7, #15]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800207c:	7bfa      	ldrb	r2, [r7, #15]
 800207e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002080:	7bfa      	ldrb	r2, [r7, #15]
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	4613      	mov	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	440b      	add	r3, r1
 800208e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002096:	7bfa      	ldrb	r2, [r7, #15]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	440b      	add	r3, r1
 80020a4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80020ac:	7bfa      	ldrb	r2, [r7, #15]
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	440b      	add	r3, r1
 80020ba:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80020c2:	7bfa      	ldrb	r2, [r7, #15]
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	440b      	add	r3, r1
 80020d0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
 80020da:	3301      	adds	r3, #1
 80020dc:	73fb      	strb	r3, [r7, #15]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	791b      	ldrb	r3, [r3, #4]
 80020e2:	7bfa      	ldrb	r2, [r7, #15]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d3b5      	bcc.n	8002054 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6818      	ldr	r0, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3304      	adds	r3, #4
 80020f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f2:	f002 fe30 	bl	8004d56 <USB_DevInit>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2202      	movs	r2, #2
 8002100:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e00c      	b.n	8002122 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f005 f8af 	bl	800727e <USB_DevDisconnect>

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_PCD_Start+0x16>
 800213c:	2302      	movs	r3, #2
 800213e:	e016      	b.n	800216e <HAL_PCD_Start+0x44>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f002 fdc6 	bl	8004cde <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002152:	2101      	movs	r1, #1
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f006 feca 	bl	8008eee <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f005 f883 	bl	800726a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b088      	sub	sp, #32
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f005 f885 	bl	8007292 <USB_ReadInterrupts>
 8002188:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 fb1a 	bl	80027ce <PCD_EP_ISR_Handler>

    return;
 800219a:	e119      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d013      	beq.n	80021ce <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021b8:	b292      	uxth	r2, r2
 80021ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f006 fcbb 	bl	8008b3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80021c4:	2100      	movs	r1, #0
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f905 	bl	80023d6 <HAL_PCD_SetAddress>

    return;
 80021cc:	e100      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00c      	beq.n	80021f2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80021ea:	b292      	uxth	r2, r2
 80021ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80021f0:	e0ee      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00c      	beq.n	8002216 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002204:	b29a      	uxth	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800220e:	b292      	uxth	r2, r2
 8002210:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002214:	e0dc      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d027      	beq.n	8002270 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002228:	b29a      	uxth	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0204 	bic.w	r2, r2, #4
 8002232:	b292      	uxth	r2, r2
 8002234:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002240:	b29a      	uxth	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 0208 	bic.w	r2, r2, #8
 800224a:	b292      	uxth	r2, r2
 800224c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f006 fcab 	bl	8008bac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800225e:	b29a      	uxth	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002268:	b292      	uxth	r2, r2
 800226a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800226e:	e0af      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 8083 	beq.w	8002382 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800227c:	2300      	movs	r3, #0
 800227e:	77fb      	strb	r3, [r7, #31]
 8002280:	e010      	b.n	80022a4 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	7ffb      	ldrb	r3, [r7, #31]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	441a      	add	r2, r3
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	8812      	ldrh	r2, [r2, #0]
 8002292:	b292      	uxth	r2, r2
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	3320      	adds	r3, #32
 8002298:	443b      	add	r3, r7
 800229a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800229e:	7ffb      	ldrb	r3, [r7, #31]
 80022a0:	3301      	adds	r3, #1
 80022a2:	77fb      	strb	r3, [r7, #31]
 80022a4:	7ffb      	ldrb	r3, [r7, #31]
 80022a6:	2b07      	cmp	r3, #7
 80022a8:	d9eb      	bls.n	8002282 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f042 0201 	orr.w	r2, r2, #1
 80022bc:	b292      	uxth	r2, r2
 80022be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0201 	bic.w	r2, r2, #1
 80022d4:	b292      	uxth	r2, r2
 80022d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80022da:	bf00      	nop
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f6      	beq.n	80022dc <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002300:	b292      	uxth	r2, r2
 8002302:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002306:	2300      	movs	r3, #0
 8002308:	77fb      	strb	r3, [r7, #31]
 800230a:	e00f      	b.n	800232c <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800230c:	7ffb      	ldrb	r3, [r7, #31]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	4611      	mov	r1, r2
 8002314:	7ffa      	ldrb	r2, [r7, #31]
 8002316:	0092      	lsls	r2, r2, #2
 8002318:	440a      	add	r2, r1
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	3320      	adds	r3, #32
 800231e:	443b      	add	r3, r7
 8002320:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002324:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002326:	7ffb      	ldrb	r3, [r7, #31]
 8002328:	3301      	adds	r3, #1
 800232a:	77fb      	strb	r3, [r7, #31]
 800232c:	7ffb      	ldrb	r3, [r7, #31]
 800232e:	2b07      	cmp	r3, #7
 8002330:	d9ec      	bls.n	800230c <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800233a:	b29a      	uxth	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 0208 	orr.w	r2, r2, #8
 8002344:	b292      	uxth	r2, r2
 8002346:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002352:	b29a      	uxth	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800235c:	b292      	uxth	r2, r2
 800235e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800236a:	b29a      	uxth	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f042 0204 	orr.w	r2, r2, #4
 8002374:	b292      	uxth	r2, r2
 8002376:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f006 fbfc 	bl	8008b78 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002380:	e026      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00f      	beq.n	80023ac <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002394:	b29a      	uxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800239e:	b292      	uxth	r2, r2
 80023a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f006 fbba 	bl	8008b1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80023aa:	e011      	b.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00c      	beq.n	80023d0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80023be:	b29a      	uxth	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023c8:	b292      	uxth	r2, r2
 80023ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80023ce:	bf00      	nop
  }
}
 80023d0:	3720      	adds	r7, #32
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
 80023de:	460b      	mov	r3, r1
 80023e0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_PCD_SetAddress+0x1a>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e012      	b.n	8002416 <HAL_PCD_SetAddress+0x40>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f004 ff1c 	bl	8007244 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	4608      	mov	r0, r1
 8002428:	4611      	mov	r1, r2
 800242a:	461a      	mov	r2, r3
 800242c:	4603      	mov	r3, r0
 800242e:	70fb      	strb	r3, [r7, #3]
 8002430:	460b      	mov	r3, r1
 8002432:	803b      	strh	r3, [r7, #0]
 8002434:	4613      	mov	r3, r2
 8002436:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800243c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002440:	2b00      	cmp	r3, #0
 8002442:	da0e      	bge.n	8002462 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	f003 0207 	and.w	r2, r3, #7
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	3310      	adds	r3, #16
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	4413      	add	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2201      	movs	r2, #1
 800245e:	705a      	strb	r2, [r3, #1]
 8002460:	e00e      	b.n	8002480 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002462:	78fb      	ldrb	r3, [r7, #3]
 8002464:	f003 0207 	and.w	r2, r3, #7
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	4413      	add	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	b2da      	uxtb	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800248c:	883a      	ldrh	r2, [r7, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	78ba      	ldrb	r2, [r7, #2]
 8002496:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002498:	78bb      	ldrb	r3, [r7, #2]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d102      	bne.n	80024a4 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_PCD_EP_Open+0x94>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e00e      	b.n	80024d0 <HAL_PCD_EP_Open+0xb2>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68f9      	ldr	r1, [r7, #12]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f002 fc65 	bl	8004d90 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80024ce:	7afb      	ldrb	r3, [r7, #11]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	da0e      	bge.n	800250a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	f003 0207 	and.w	r2, r3, #7
 80024f2:	4613      	mov	r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	4413      	add	r3, r2
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	3310      	adds	r3, #16
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	4413      	add	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2201      	movs	r2, #1
 8002506:	705a      	strb	r2, [r3, #1]
 8002508:	e00e      	b.n	8002528 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800250a:	78fb      	ldrb	r3, [r7, #3]
 800250c:	f003 0207 	and.w	r2, r3, #7
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	4413      	add	r3, r2
 8002520:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2200      	movs	r2, #0
 8002526:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	b2da      	uxtb	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800253a:	2b01      	cmp	r3, #1
 800253c:	d101      	bne.n	8002542 <HAL_PCD_EP_Close+0x6a>
 800253e:	2302      	movs	r3, #2
 8002540:	e00e      	b.n	8002560 <HAL_PCD_EP_Close+0x88>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68f9      	ldr	r1, [r7, #12]
 8002550:	4618      	mov	r0, r3
 8002552:	f002 ffdd 	bl	8005510 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	607a      	str	r2, [r7, #4]
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	460b      	mov	r3, r1
 8002576:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002578:	7afb      	ldrb	r3, [r7, #11]
 800257a:	f003 0207 	and.w	r2, r3, #7
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4413      	add	r3, r2
 800258e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2200      	movs	r2, #0
 80025a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6979      	ldr	r1, [r7, #20]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f003 f994 	bl	80058e8 <USB_EPStartXfer>

  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	460b      	mov	r3, r1
 80025d4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	f003 0207 	and.w	r2, r3, #7
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	440b      	add	r3, r1
 80025e8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80025ec:	681b      	ldr	r3, [r3, #0]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr

080025f8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	607a      	str	r2, [r7, #4]
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	460b      	mov	r3, r1
 8002606:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002608:	7afb      	ldrb	r3, [r7, #11]
 800260a:	f003 0207 	and.w	r2, r3, #7
 800260e:	4613      	mov	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4413      	add	r3, r2
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	3310      	adds	r3, #16
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	4413      	add	r3, r2
 800261c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	683a      	ldr	r2, [r7, #0]
 8002628:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	683a      	ldr	r2, [r7, #0]
 8002636:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2200      	movs	r2, #0
 800263c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2201      	movs	r2, #1
 8002642:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002644:	7afb      	ldrb	r3, [r7, #11]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	b2da      	uxtb	r2, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6979      	ldr	r1, [r7, #20]
 8002656:	4618      	mov	r0, r3
 8002658:	f003 f946 	bl	80058e8 <USB_EPStartXfer>

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002672:	78fb      	ldrb	r3, [r7, #3]
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	7912      	ldrb	r2, [r2, #4]
 800267c:	4293      	cmp	r3, r2
 800267e:	d901      	bls.n	8002684 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e04c      	b.n	800271e <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002688:	2b00      	cmp	r3, #0
 800268a:	da0e      	bge.n	80026aa <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800268c:	78fb      	ldrb	r3, [r7, #3]
 800268e:	f003 0207 	and.w	r2, r3, #7
 8002692:	4613      	mov	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	00db      	lsls	r3, r3, #3
 800269a:	3310      	adds	r3, #16
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2201      	movs	r2, #1
 80026a6:	705a      	strb	r2, [r3, #1]
 80026a8:	e00c      	b.n	80026c4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	4413      	add	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026ca:	78fb      	ldrb	r3, [r7, #3]
 80026cc:	f003 0307 	and.w	r3, r3, #7
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d101      	bne.n	80026e4 <HAL_PCD_EP_SetStall+0x7e>
 80026e0:	2302      	movs	r3, #2
 80026e2:	e01c      	b.n	800271e <HAL_PCD_EP_SetStall+0xb8>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68f9      	ldr	r1, [r7, #12]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f004 fca9 	bl	800704a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d108      	bne.n	8002714 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800270c:	4619      	mov	r1, r3
 800270e:	4610      	mov	r0, r2
 8002710:	f004 fdce 	bl	80072b0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b084      	sub	sp, #16
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	460b      	mov	r3, r1
 8002730:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002732:	78fb      	ldrb	r3, [r7, #3]
 8002734:	f003 030f 	and.w	r3, r3, #15
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	7912      	ldrb	r2, [r2, #4]
 800273c:	4293      	cmp	r3, r2
 800273e:	d901      	bls.n	8002744 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e040      	b.n	80027c6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002744:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002748:	2b00      	cmp	r3, #0
 800274a:	da0e      	bge.n	800276a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	f003 0207 	and.w	r2, r3, #7
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	3310      	adds	r3, #16
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	4413      	add	r3, r2
 8002760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2201      	movs	r2, #1
 8002766:	705a      	strb	r2, [r3, #1]
 8002768:	e00e      	b.n	8002788 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800276a:	78fb      	ldrb	r3, [r7, #3]
 800276c:	f003 0207 	and.w	r2, r3, #7
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	4413      	add	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	b2da      	uxtb	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_PCD_EP_ClrStall+0x82>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e00e      	b.n	80027c6 <HAL_PCD_EP_ClrStall+0xa0>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68f9      	ldr	r1, [r7, #12]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f004 fc97 	bl	80070ea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b096      	sub	sp, #88	@ 0x58
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80027d6:	e3bb      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80027e0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80027e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80027f2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f040 8175 	bne.w	8002ae6 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80027fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	d14e      	bne.n	80028a6 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	b29b      	uxth	r3, r3
 8002810:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002818:	81fb      	strh	r3, [r7, #14]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	89fb      	ldrh	r3, [r7, #14]
 8002820:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002824:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002828:	b29b      	uxth	r3, r3
 800282a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3310      	adds	r3, #16
 8002830:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800283a:	b29b      	uxth	r3, r3
 800283c:	461a      	mov	r2, r3
 800283e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	4413      	add	r3, r2
 8002846:	3302      	adds	r3, #2
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	4413      	add	r3, r2
 8002850:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002854:	881b      	ldrh	r3, [r3, #0]
 8002856:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800285a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800285c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800285e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	441a      	add	r2, r3
 8002868:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800286c:	2100      	movs	r1, #0
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f006 f93b 	bl	8008aea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	7b5b      	ldrb	r3, [r3, #13]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8368 	beq.w	8002f50 <PCD_EP_ISR_Handler+0x782>
 8002880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b00      	cmp	r3, #0
 8002886:	f040 8363 	bne.w	8002f50 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7b5b      	ldrb	r3, [r3, #13]
 800288e:	b2db      	uxtb	r3, r3
 8002890:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002894:	b2da      	uxtb	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	735a      	strb	r2, [r3, #13]
 80028a4:	e354      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80028ac:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80028b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80028bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d034      	beq.n	800292e <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4413      	add	r3, r2
 80028d8:	3306      	adds	r3, #6
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	4413      	add	r3, r2
 80028e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80028e6:	881b      	ldrh	r3, [r3, #0]
 80028e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80028ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ee:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6818      	ldr	r0, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80028fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028fc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80028fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002900:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002902:	b29b      	uxth	r3, r3
 8002904:	f004 fd24 	bl	8007350 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	b29a      	uxth	r2, r3
 8002910:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002914:	4013      	ands	r3, r2
 8002916:	823b      	strh	r3, [r7, #16]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	8a3a      	ldrh	r2, [r7, #16]
 800291e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002922:	b292      	uxth	r2, r2
 8002924:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f006 f8b2 	bl	8008a90 <HAL_PCD_SetupStageCallback>
 800292c:	e310      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800292e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002932:	2b00      	cmp	r3, #0
 8002934:	f280 830c 	bge.w	8002f50 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	b29a      	uxth	r2, r3
 8002940:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002944:	4013      	ands	r3, r2
 8002946:	83fb      	strh	r3, [r7, #30]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	8bfa      	ldrh	r2, [r7, #30]
 800294e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002952:	b292      	uxth	r2, r2
 8002954:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800295e:	b29b      	uxth	r3, r3
 8002960:	461a      	mov	r2, r3
 8002962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	3306      	adds	r3, #6
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	4413      	add	r3, r2
 8002974:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800297e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002980:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d019      	beq.n	80029be <PCD_EP_ISR_Handler+0x1f0>
 800298a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d015      	beq.n	80029be <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002998:	6959      	ldr	r1, [r3, #20]
 800299a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800299c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800299e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	f004 fcd4 	bl	8007350 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80029a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029aa:	695a      	ldr	r2, [r3, #20]
 80029ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	441a      	add	r2, r3
 80029b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029b4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80029b6:	2100      	movs	r1, #0
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f006 f87b 	bl	8008ab4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80029c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f040 82bd 	bne.w	8002f50 <PCD_EP_ISR_Handler+0x782>
 80029d6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80029de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029e2:	f000 82b5 	beq.w	8002f50 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	61bb      	str	r3, [r7, #24]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	4413      	add	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	801a      	strh	r2, [r3, #0]
 8002a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002a1c:	d91d      	bls.n	8002a5a <PCD_EP_ISR_Handler+0x28c>
 8002a1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	095b      	lsrs	r3, r3, #5
 8002a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <PCD_EP_ISR_Handler+0x26a>
 8002a32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a34:	3b01      	subs	r3, #1
 8002a36:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	029b      	lsls	r3, r3, #10
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	4313      	orrs	r3, r2
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	801a      	strh	r2, [r3, #0]
 8002a58:	e026      	b.n	8002aa8 <PCD_EP_ISR_Handler+0x2da>
 8002a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10a      	bne.n	8002a78 <PCD_EP_ISR_Handler+0x2aa>
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	881b      	ldrh	r3, [r3, #0]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	801a      	strh	r2, [r3, #0]
 8002a76:	e017      	b.n	8002aa8 <PCD_EP_ISR_Handler+0x2da>
 8002a78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	085b      	lsrs	r3, r3, #1
 8002a7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d002      	beq.n	8002a92 <PCD_EP_ISR_Handler+0x2c4>
 8002a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a8e:	3301      	adds	r3, #1
 8002a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	029b      	lsls	r3, r3, #10
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ab8:	827b      	strh	r3, [r7, #18]
 8002aba:	8a7b      	ldrh	r3, [r7, #18]
 8002abc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002ac0:	827b      	strh	r3, [r7, #18]
 8002ac2:	8a7b      	ldrh	r3, [r7, #18]
 8002ac4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ac8:	827b      	strh	r3, [r7, #18]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	8a7b      	ldrh	r3, [r7, #18]
 8002ad0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ad4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	8013      	strh	r3, [r2, #0]
 8002ae4:	e234      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002afa:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f280 80fc 	bge.w	8002cfc <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002b32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002b36:	b292      	uxth	r2, r2
 8002b38:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002b3a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002b3e:	4613      	mov	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4413      	add	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b52:	7b1b      	ldrb	r3, [r3, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d125      	bne.n	8002ba4 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	461a      	mov	r2, r3
 8002b64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3306      	adds	r3, #6
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	4413      	add	r3, r2
 8002b76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b80:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002b84:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 8092 	beq.w	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6818      	ldr	r0, [r3, #0]
 8002b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b94:	6959      	ldr	r1, [r3, #20]
 8002b96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b98:	88da      	ldrh	r2, [r3, #6]
 8002b9a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b9e:	f004 fbd7 	bl	8007350 <USB_ReadPMA>
 8002ba2:	e086      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba6:	78db      	ldrb	r3, [r3, #3]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d10a      	bne.n	8002bc2 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002bac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f9d9 	bl	8002f6c <HAL_PCD_EP_DB_Receive>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002bc0:	e077      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	4413      	add	r3, r2
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bdc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	441a      	add	r2, r3
 8002bee:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002bf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bfe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	881b      	ldrh	r3, [r3, #0]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d024      	beq.n	8002c6a <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	4413      	add	r3, r2
 8002c34:	3302      	adds	r3, #2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c48:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002c4c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d02e      	beq.n	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6818      	ldr	r0, [r3, #0]
 8002c58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c5a:	6959      	ldr	r1, [r3, #20]
 8002c5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c5e:	891a      	ldrh	r2, [r3, #8]
 8002c60:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002c64:	f004 fb74 	bl	8007350 <USB_ReadPMA>
 8002c68:	e023      	b.n	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	461a      	mov	r2, r3
 8002c76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3306      	adds	r3, #6
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c92:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002c96:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d009      	beq.n	8002cb2 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca4:	6959      	ldr	r1, [r3, #20]
 8002ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca8:	895a      	ldrh	r2, [r3, #10]
 8002caa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002cae:	f004 fb4f 	bl	8007350 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002cba:	441a      	add	r2, r3
 8002cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cbe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002cc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cc2:	695a      	ldr	r2, [r3, #20]
 8002cc4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002cc8:	441a      	add	r2, r3
 8002cca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ccc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <PCD_EP_ISR_Handler+0x514>
 8002cd6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d206      	bcs.n	8002cf0 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002ce2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f005 fee3 	bl	8008ab4 <HAL_PCD_DataOutStageCallback>
 8002cee:	e005      	b.n	8002cfc <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f002 fdf6 	bl	80058e8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002cfc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 8123 	beq.w	8002f50 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8002d0a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	3310      	adds	r3, #16
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	461a      	mov	r2, r3
 8002d24:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002d34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d38:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	461a      	mov	r2, r3
 8002d42:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	441a      	add	r2, r3
 8002d4a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002d4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002d5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d5c:	78db      	ldrb	r3, [r3, #3]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	f040 80a2 	bne.w	8002ea8 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002d64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d66:	2200      	movs	r2, #0
 8002d68:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d6c:	7b1b      	ldrb	r3, [r3, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 8093 	beq.w	8002e9a <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d74:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d046      	beq.n	8002e0e <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d82:	785b      	ldrb	r3, [r3, #1]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d126      	bne.n	8002dd6 <PCD_EP_ISR_Handler+0x608>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	4413      	add	r3, r2
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002da0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	011a      	lsls	r2, r3, #4
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	4413      	add	r3, r2
 8002daa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002dae:	623b      	str	r3, [r7, #32]
 8002db0:	6a3b      	ldr	r3, [r7, #32]
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	801a      	strh	r2, [r3, #0]
 8002dc0:	6a3b      	ldr	r3, [r7, #32]
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	801a      	strh	r2, [r3, #0]
 8002dd4:	e061      	b.n	8002e9a <PCD_EP_ISR_Handler+0x6cc>
 8002dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dd8:	785b      	ldrb	r3, [r3, #1]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d15d      	bne.n	8002e9a <PCD_EP_ISR_Handler+0x6cc>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df2:	4413      	add	r3, r2
 8002df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	011a      	lsls	r2, r3, #4
 8002dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfe:	4413      	add	r3, r2
 8002e00:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002e04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e08:	2200      	movs	r2, #0
 8002e0a:	801a      	strh	r2, [r3, #0]
 8002e0c:	e045      	b.n	8002e9a <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e16:	785b      	ldrb	r3, [r3, #1]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d126      	bne.n	8002e6a <PCD_EP_ISR_Handler+0x69c>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e30:	4413      	add	r3, r2
 8002e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	011a      	lsls	r2, r3, #4
 8002e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3c:	4413      	add	r3, r2
 8002e3e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e42:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e52:	801a      	strh	r2, [r3, #0]
 8002e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e66:	801a      	strh	r2, [r3, #0]
 8002e68:	e017      	b.n	8002e9a <PCD_EP_ISR_Handler+0x6cc>
 8002e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e6c:	785b      	ldrb	r3, [r3, #1]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d113      	bne.n	8002e9a <PCD_EP_ISR_Handler+0x6cc>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e80:	4413      	add	r3, r2
 8002e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	011a      	lsls	r2, r3, #4
 8002e8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e96:	2200      	movs	r2, #0
 8002e98:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f005 fe22 	bl	8008aea <HAL_PCD_DataInStageCallback>
 8002ea6:	e053      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002ea8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d146      	bne.n	8002f42 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3302      	adds	r3, #2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002edc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8002ee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ee2:	699a      	ldr	r2, [r3, #24]
 8002ee4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d907      	bls.n	8002efc <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8002eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eee:	699a      	ldr	r2, [r3, #24]
 8002ef0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002ef4:	1ad2      	subs	r2, r2, r3
 8002ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ef8:	619a      	str	r2, [r3, #24]
 8002efa:	e002      	b.n	8002f02 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002efe:	2200      	movs	r2, #0
 8002f00:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002f02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d106      	bne.n	8002f18 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f005 fdea 	bl	8008aea <HAL_PCD_DataInStageCallback>
 8002f16:	e01b      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002f20:	441a      	add	r2, r3
 8002f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f24:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002f26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f28:	69da      	ldr	r2, [r3, #28]
 8002f2a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002f2e:	441a      	add	r2, r3
 8002f30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f32:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f002 fcd4 	bl	80058e8 <USB_EPStartXfer>
 8002f40:	e006      	b.n	8002f50 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002f42:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002f46:	461a      	mov	r2, r3
 8002f48:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f91b 	bl	8003186 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	b21b      	sxth	r3, r3
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f6ff ac3b 	blt.w	80027d8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3758      	adds	r7, #88	@ 0x58
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b088      	sub	sp, #32
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	4613      	mov	r3, r2
 8002f78:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f7a:	88fb      	ldrh	r3, [r7, #6]
 8002f7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d07e      	beq.n	8003082 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	4413      	add	r3, r2
 8002f98:	3302      	adds	r3, #2
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fac:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	699a      	ldr	r2, [r3, #24]
 8002fb2:	8b7b      	ldrh	r3, [r7, #26]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d306      	bcc.n	8002fc6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	699a      	ldr	r2, [r3, #24]
 8002fbc:	8b7b      	ldrh	r3, [r7, #26]
 8002fbe:	1ad2      	subs	r2, r2, r3
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	619a      	str	r2, [r3, #24]
 8002fc4:	e002      	b.n	8002fcc <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d123      	bne.n	800301c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fee:	833b      	strh	r3, [r7, #24]
 8002ff0:	8b3b      	ldrh	r3, [r7, #24]
 8002ff2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ff6:	833b      	strh	r3, [r7, #24]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	441a      	add	r2, r3
 8003006:	8b3b      	ldrh	r3, [r7, #24]
 8003008:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800300c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003010:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003018:	b29b      	uxth	r3, r3
 800301a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800301c:	88fb      	ldrh	r3, [r7, #6]
 800301e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d01f      	beq.n	8003066 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	461a      	mov	r2, r3
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	b29b      	uxth	r3, r3
 8003038:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800303c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003040:	82fb      	strh	r3, [r7, #22]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	461a      	mov	r2, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	441a      	add	r2, r3
 8003050:	8afb      	ldrh	r3, [r7, #22]
 8003052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800305a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800305e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003062:	b29b      	uxth	r3, r3
 8003064:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003066:	8b7b      	ldrh	r3, [r7, #26]
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 8087 	beq.w	800317c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	6959      	ldr	r1, [r3, #20]
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	891a      	ldrh	r2, [r3, #8]
 800307a:	8b7b      	ldrh	r3, [r7, #26]
 800307c:	f004 f968 	bl	8007350 <USB_ReadPMA>
 8003080:	e07c      	b.n	800317c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800308a:	b29b      	uxth	r3, r3
 800308c:	461a      	mov	r2, r3
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	3306      	adds	r3, #6
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	6812      	ldr	r2, [r2, #0]
 800309e:	4413      	add	r3, r2
 80030a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030a4:	881b      	ldrh	r3, [r3, #0]
 80030a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030aa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	699a      	ldr	r2, [r3, #24]
 80030b0:	8b7b      	ldrh	r3, [r7, #26]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d306      	bcc.n	80030c4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	8b7b      	ldrh	r3, [r7, #26]
 80030bc:	1ad2      	subs	r2, r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	619a      	str	r2, [r3, #24]
 80030c2:	e002      	b.n	80030ca <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2200      	movs	r2, #0
 80030c8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d123      	bne.n	800311a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	461a      	mov	r2, r3
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4413      	add	r3, r2
 80030e0:	881b      	ldrh	r3, [r3, #0]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80030e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ec:	83fb      	strh	r3, [r7, #30]
 80030ee:	8bfb      	ldrh	r3, [r7, #30]
 80030f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80030f4:	83fb      	strh	r3, [r7, #30]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	441a      	add	r2, r3
 8003104:	8bfb      	ldrh	r3, [r7, #30]
 8003106:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800310a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800310e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003116:	b29b      	uxth	r3, r3
 8003118:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800311a:	88fb      	ldrh	r3, [r7, #6]
 800311c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003120:	2b00      	cmp	r3, #0
 8003122:	d11f      	bne.n	8003164 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	b29b      	uxth	r3, r3
 8003136:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800313a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800313e:	83bb      	strh	r3, [r7, #28]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	461a      	mov	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	441a      	add	r2, r3
 800314e:	8bbb      	ldrh	r3, [r7, #28]
 8003150:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003154:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003158:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800315c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003160:	b29b      	uxth	r3, r3
 8003162:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003164:	8b7b      	ldrh	r3, [r7, #26]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d008      	beq.n	800317c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6818      	ldr	r0, [r3, #0]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	6959      	ldr	r1, [r3, #20]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	895a      	ldrh	r2, [r3, #10]
 8003176:	8b7b      	ldrh	r3, [r7, #26]
 8003178:	f004 f8ea 	bl	8007350 <USB_ReadPMA>
    }
  }

  return count;
 800317c:	8b7b      	ldrh	r3, [r7, #26]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b0a4      	sub	sp, #144	@ 0x90
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	4613      	mov	r3, r2
 8003192:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003194:	88fb      	ldrh	r3, [r7, #6]
 8003196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 81dd 	beq.w	800355a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	4413      	add	r3, r2
 80031b4:	3302      	adds	r3, #2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	6812      	ldr	r2, [r2, #0]
 80031bc:	4413      	add	r3, r2
 80031be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031c8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d907      	bls.n	80031e8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	699a      	ldr	r2, [r3, #24]
 80031dc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80031e0:	1ad2      	subs	r2, r2, r3
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	619a      	str	r2, [r3, #24]
 80031e6:	e002      	b.n	80031ee <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2200      	movs	r2, #0
 80031ec:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f040 80b9 	bne.w	800336a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	785b      	ldrb	r3, [r3, #1]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d126      	bne.n	800324e <HAL_PCD_EP_DB_Transmit+0xc8>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800320e:	b29b      	uxth	r3, r3
 8003210:	461a      	mov	r2, r3
 8003212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003214:	4413      	add	r3, r2
 8003216:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	011a      	lsls	r2, r3, #4
 800321e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003220:	4413      	add	r3, r2
 8003222:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003226:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	b29b      	uxth	r3, r3
 800322e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003232:	b29a      	uxth	r2, r3
 8003234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003236:	801a      	strh	r2, [r3, #0]
 8003238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800323a:	881b      	ldrh	r3, [r3, #0]
 800323c:	b29b      	uxth	r3, r3
 800323e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003246:	b29a      	uxth	r2, r3
 8003248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324a:	801a      	strh	r2, [r3, #0]
 800324c:	e01a      	b.n	8003284 <HAL_PCD_EP_DB_Transmit+0xfe>
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	785b      	ldrb	r3, [r3, #1]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d116      	bne.n	8003284 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	637b      	str	r3, [r7, #52]	@ 0x34
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003264:	b29b      	uxth	r3, r3
 8003266:	461a      	mov	r2, r3
 8003268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800326a:	4413      	add	r3, r2
 800326c:	637b      	str	r3, [r7, #52]	@ 0x34
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	011a      	lsls	r2, r3, #4
 8003274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003276:	4413      	add	r3, r2
 8003278:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800327c:	633b      	str	r3, [r7, #48]	@ 0x30
 800327e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003280:	2200      	movs	r2, #0
 8003282:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	627b      	str	r3, [r7, #36]	@ 0x24
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	785b      	ldrb	r3, [r3, #1]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d126      	bne.n	80032e0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	61fb      	str	r3, [r7, #28]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	461a      	mov	r2, r3
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	4413      	add	r3, r2
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	011a      	lsls	r2, r3, #4
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	4413      	add	r3, r2
 80032b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80032b8:	61bb      	str	r3, [r7, #24]
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	801a      	strh	r2, [r3, #0]
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032d8:	b29a      	uxth	r2, r3
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	801a      	strh	r2, [r3, #0]
 80032de:	e017      	b.n	8003310 <HAL_PCD_EP_DB_Transmit+0x18a>
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	785b      	ldrb	r3, [r3, #1]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d113      	bne.n	8003310 <HAL_PCD_EP_DB_Transmit+0x18a>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	461a      	mov	r2, r3
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f6:	4413      	add	r3, r2
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	011a      	lsls	r2, r3, #4
 8003300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003302:	4413      	add	r3, r2
 8003304:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003308:	623b      	str	r3, [r7, #32]
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	2200      	movs	r2, #0
 800330e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	4619      	mov	r1, r3
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f005 fbe7 	bl	8008aea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800331c:	88fb      	ldrh	r3, [r7, #6]
 800331e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 82fc 	beq.w	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	461a      	mov	r2, r3
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	b29b      	uxth	r3, r3
 800333a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800333e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003342:	82fb      	strh	r3, [r7, #22]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	441a      	add	r2, r3
 8003352:	8afb      	ldrh	r3, [r7, #22]
 8003354:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003358:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800335c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003360:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003364:	b29b      	uxth	r3, r3
 8003366:	8013      	strh	r3, [r2, #0]
 8003368:	e2da      	b.n	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800336a:	88fb      	ldrh	r3, [r7, #6]
 800336c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d021      	beq.n	80033b8 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	b29b      	uxth	r3, r3
 8003386:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800338a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800338e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	441a      	add	r2, r3
 80033a0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80033a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033be:	2b01      	cmp	r3, #1
 80033c0:	f040 82ae 	bne.w	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	695a      	ldr	r2, [r3, #20]
 80033c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033cc:	441a      	add	r2, r3
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	69da      	ldr	r2, [r3, #28]
 80033d6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033da:	441a      	add	r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	6a1a      	ldr	r2, [r3, #32]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d30b      	bcc.n	8003404 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	6a1a      	ldr	r2, [r3, #32]
 80033f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033fc:	1ad2      	subs	r2, r2, r3
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	621a      	str	r2, [r3, #32]
 8003402:	e017      	b.n	8003434 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d108      	bne.n	800341e <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800340c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003410:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800341c:	e00a      	b.n	8003434 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2200      	movs	r2, #0
 8003432:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	785b      	ldrb	r3, [r3, #1]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d165      	bne.n	8003508 <HAL_PCD_EP_DB_Transmit+0x382>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800344a:	b29b      	uxth	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003450:	4413      	add	r3, r2
 8003452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	011a      	lsls	r2, r3, #4
 800345a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800345c:	4413      	add	r3, r2
 800345e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003462:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	b29b      	uxth	r3, r3
 800346a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800346e:	b29a      	uxth	r2, r3
 8003470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003472:	801a      	strh	r2, [r3, #0]
 8003474:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003478:	2b3e      	cmp	r3, #62	@ 0x3e
 800347a:	d91d      	bls.n	80034b8 <HAL_PCD_EP_DB_Transmit+0x332>
 800347c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003488:	f003 031f 	and.w	r3, r3, #31
 800348c:	2b00      	cmp	r3, #0
 800348e:	d102      	bne.n	8003496 <HAL_PCD_EP_DB_Transmit+0x310>
 8003490:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003492:	3b01      	subs	r3, #1
 8003494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	b29a      	uxth	r2, r3
 800349c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800349e:	b29b      	uxth	r3, r3
 80034a0:	029b      	lsls	r3, r3, #10
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	4313      	orrs	r3, r2
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b4:	801a      	strh	r2, [r3, #0]
 80034b6:	e044      	b.n	8003542 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80034b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d10a      	bne.n	80034d6 <HAL_PCD_EP_DB_Transmit+0x350>
 80034c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c2:	881b      	ldrh	r3, [r3, #0]
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034d2:	801a      	strh	r2, [r3, #0]
 80034d4:	e035      	b.n	8003542 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80034d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034da:	085b      	lsrs	r3, r3, #1
 80034dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <HAL_PCD_EP_DB_Transmit+0x36a>
 80034ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034ec:	3301      	adds	r3, #1
 80034ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f2:	881b      	ldrh	r3, [r3, #0]
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	029b      	lsls	r3, r3, #10
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b29a      	uxth	r2, r3
 8003502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003504:	801a      	strh	r2, [r3, #0]
 8003506:	e01c      	b.n	8003542 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	785b      	ldrb	r3, [r3, #1]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d118      	bne.n	8003542 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	647b      	str	r3, [r7, #68]	@ 0x44
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800351e:	b29b      	uxth	r3, r3
 8003520:	461a      	mov	r2, r3
 8003522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003524:	4413      	add	r3, r2
 8003526:	647b      	str	r3, [r7, #68]	@ 0x44
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	011a      	lsls	r2, r3, #4
 800352e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003530:	4413      	add	r3, r2
 8003532:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003536:	643b      	str	r3, [r7, #64]	@ 0x40
 8003538:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800353c:	b29a      	uxth	r2, r3
 800353e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003540:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6818      	ldr	r0, [r3, #0]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	6959      	ldr	r1, [r3, #20]
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	891a      	ldrh	r2, [r3, #8]
 800354e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003552:	b29b      	uxth	r3, r3
 8003554:	f003 feb7 	bl	80072c6 <USB_WritePMA>
 8003558:	e1e2      	b.n	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003562:	b29b      	uxth	r3, r3
 8003564:	461a      	mov	r2, r3
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	3306      	adds	r3, #6
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	4413      	add	r3, r2
 8003578:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800357c:	881b      	ldrh	r3, [r3, #0]
 800357e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003582:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800358e:	429a      	cmp	r2, r3
 8003590:	d307      	bcc.n	80035a2 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800359a:	1ad2      	subs	r2, r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	619a      	str	r2, [r3, #24]
 80035a0:	e002      	b.n	80035a8 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2200      	movs	r2, #0
 80035a6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f040 80c0 	bne.w	8003732 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	785b      	ldrb	r3, [r3, #1]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d126      	bne.n	8003608 <HAL_PCD_EP_DB_Transmit+0x482>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	461a      	mov	r2, r3
 80035cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035ce:	4413      	add	r3, r2
 80035d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	011a      	lsls	r2, r3, #4
 80035d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035da:	4413      	add	r3, r2
 80035dc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80035e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035f0:	801a      	strh	r2, [r3, #0]
 80035f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035f4:	881b      	ldrh	r3, [r3, #0]
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003600:	b29a      	uxth	r2, r3
 8003602:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003604:	801a      	strh	r2, [r3, #0]
 8003606:	e01a      	b.n	800363e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	785b      	ldrb	r3, [r3, #1]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d116      	bne.n	800363e <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	667b      	str	r3, [r7, #100]	@ 0x64
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800361e:	b29b      	uxth	r3, r3
 8003620:	461a      	mov	r2, r3
 8003622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003624:	4413      	add	r3, r2
 8003626:	667b      	str	r3, [r7, #100]	@ 0x64
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	011a      	lsls	r2, r3, #4
 800362e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003630:	4413      	add	r3, r2
 8003632:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003636:	663b      	str	r3, [r7, #96]	@ 0x60
 8003638:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800363a:	2200      	movs	r2, #0
 800363c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	677b      	str	r3, [r7, #116]	@ 0x74
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	785b      	ldrb	r3, [r3, #1]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d12b      	bne.n	80036a4 <HAL_PCD_EP_DB_Transmit+0x51e>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800365a:	b29b      	uxth	r3, r3
 800365c:	461a      	mov	r2, r3
 800365e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003660:	4413      	add	r3, r2
 8003662:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	011a      	lsls	r2, r3, #4
 800366a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800366c:	4413      	add	r3, r2
 800366e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003672:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003676:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	b29b      	uxth	r3, r3
 800367e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003682:	b29a      	uxth	r2, r3
 8003684:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003688:	801a      	strh	r2, [r3, #0]
 800368a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	b29b      	uxth	r3, r3
 8003692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800369a:	b29a      	uxth	r2, r3
 800369c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036a0:	801a      	strh	r2, [r3, #0]
 80036a2:	e017      	b.n	80036d4 <HAL_PCD_EP_DB_Transmit+0x54e>
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	785b      	ldrb	r3, [r3, #1]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d113      	bne.n	80036d4 <HAL_PCD_EP_DB_Transmit+0x54e>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ba:	4413      	add	r3, r2
 80036bc:	677b      	str	r3, [r7, #116]	@ 0x74
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	011a      	lsls	r2, r3, #4
 80036c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036c6:	4413      	add	r3, r2
 80036c8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80036cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036d0:	2200      	movs	r2, #0
 80036d2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	4619      	mov	r1, r3
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f005 fa05 	bl	8008aea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80036e0:	88fb      	ldrh	r3, [r7, #6]
 80036e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f040 811a 	bne.w	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	461a      	mov	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	4413      	add	r3, r2
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003702:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003706:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	441a      	add	r2, r3
 8003718:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800371c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003720:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003724:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800372c:	b29b      	uxth	r3, r3
 800372e:	8013      	strh	r3, [r2, #0]
 8003730:	e0f6      	b.n	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003732:	88fb      	ldrh	r3, [r7, #6]
 8003734:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d121      	bne.n	8003780 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	4413      	add	r3, r2
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	b29b      	uxth	r3, r3
 800374e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003756:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	441a      	add	r2, r3
 8003768:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800376c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003774:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800377c:	b29b      	uxth	r3, r3
 800377e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003786:	2b01      	cmp	r3, #1
 8003788:	f040 80ca 	bne.w	8003920 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	695a      	ldr	r2, [r3, #20]
 8003790:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003794:	441a      	add	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	69da      	ldr	r2, [r3, #28]
 800379e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80037a2:	441a      	add	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	6a1a      	ldr	r2, [r3, #32]
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d30b      	bcc.n	80037cc <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	6a1a      	ldr	r2, [r3, #32]
 80037c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037c4:	1ad2      	subs	r2, r2, r3
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	621a      	str	r2, [r3, #32]
 80037ca:	e017      	b.n	80037fc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d108      	bne.n	80037e6 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80037d4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80037d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80037e4:	e00a      	b.n	80037fc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2200      	movs	r2, #0
 80037f2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	657b      	str	r3, [r7, #84]	@ 0x54
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	785b      	ldrb	r3, [r3, #1]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d165      	bne.n	80038d6 <HAL_PCD_EP_DB_Transmit+0x750>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003818:	b29b      	uxth	r3, r3
 800381a:	461a      	mov	r2, r3
 800381c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800381e:	4413      	add	r3, r2
 8003820:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	011a      	lsls	r2, r3, #4
 8003828:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800382a:	4413      	add	r3, r2
 800382c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003830:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003832:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003834:	881b      	ldrh	r3, [r3, #0]
 8003836:	b29b      	uxth	r3, r3
 8003838:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800383c:	b29a      	uxth	r2, r3
 800383e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003840:	801a      	strh	r2, [r3, #0]
 8003842:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003846:	2b3e      	cmp	r3, #62	@ 0x3e
 8003848:	d91d      	bls.n	8003886 <HAL_PCD_EP_DB_Transmit+0x700>
 800384a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800384e:	095b      	lsrs	r3, r3, #5
 8003850:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003852:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003856:	f003 031f 	and.w	r3, r3, #31
 800385a:	2b00      	cmp	r3, #0
 800385c:	d102      	bne.n	8003864 <HAL_PCD_EP_DB_Transmit+0x6de>
 800385e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003860:	3b01      	subs	r3, #1
 8003862:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003864:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003866:	881b      	ldrh	r3, [r3, #0]
 8003868:	b29a      	uxth	r2, r3
 800386a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800386c:	b29b      	uxth	r3, r3
 800386e:	029b      	lsls	r3, r3, #10
 8003870:	b29b      	uxth	r3, r3
 8003872:	4313      	orrs	r3, r2
 8003874:	b29b      	uxth	r3, r3
 8003876:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800387a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800387e:	b29a      	uxth	r2, r3
 8003880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003882:	801a      	strh	r2, [r3, #0]
 8003884:	e041      	b.n	800390a <HAL_PCD_EP_DB_Transmit+0x784>
 8003886:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10a      	bne.n	80038a4 <HAL_PCD_EP_DB_Transmit+0x71e>
 800388e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003890:	881b      	ldrh	r3, [r3, #0]
 8003892:	b29b      	uxth	r3, r3
 8003894:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003898:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800389c:	b29a      	uxth	r2, r3
 800389e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038a0:	801a      	strh	r2, [r3, #0]
 80038a2:	e032      	b.n	800390a <HAL_PCD_EP_DB_Transmit+0x784>
 80038a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038a8:	085b      	lsrs	r3, r3, #1
 80038aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <HAL_PCD_EP_DB_Transmit+0x738>
 80038b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038ba:	3301      	adds	r3, #1
 80038bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	029b      	lsls	r3, r3, #10
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	4313      	orrs	r3, r2
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038d2:	801a      	strh	r2, [r3, #0]
 80038d4:	e019      	b.n	800390a <HAL_PCD_EP_DB_Transmit+0x784>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	785b      	ldrb	r3, [r3, #1]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d115      	bne.n	800390a <HAL_PCD_EP_DB_Transmit+0x784>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	461a      	mov	r2, r3
 80038ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ec:	4413      	add	r3, r2
 80038ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	011a      	lsls	r2, r3, #4
 80038f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038f8:	4413      	add	r3, r2
 80038fa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80038fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003900:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003904:	b29a      	uxth	r2, r3
 8003906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003908:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6818      	ldr	r0, [r3, #0]
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	6959      	ldr	r1, [r3, #20]
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	895a      	ldrh	r2, [r3, #10]
 8003916:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800391a:	b29b      	uxth	r3, r3
 800391c:	f003 fcd3 	bl	80072c6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	4413      	add	r3, r2
 800392e:	881b      	ldrh	r3, [r3, #0]
 8003930:	b29b      	uxth	r3, r3
 8003932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003936:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800393a:	82bb      	strh	r3, [r7, #20]
 800393c:	8abb      	ldrh	r3, [r7, #20]
 800393e:	f083 0310 	eor.w	r3, r3, #16
 8003942:	82bb      	strh	r3, [r7, #20]
 8003944:	8abb      	ldrh	r3, [r7, #20]
 8003946:	f083 0320 	eor.w	r3, r3, #32
 800394a:	82bb      	strh	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	441a      	add	r2, r3
 800395a:	8abb      	ldrh	r3, [r7, #20]
 800395c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800396c:	b29b      	uxth	r3, r3
 800396e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3790      	adds	r7, #144	@ 0x90
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800397a:	b480      	push	{r7}
 800397c:	b087      	sub	sp, #28
 800397e:	af00      	add	r7, sp, #0
 8003980:	60f8      	str	r0, [r7, #12]
 8003982:	607b      	str	r3, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	817b      	strh	r3, [r7, #10]
 8003988:	4613      	mov	r3, r2
 800398a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800398c:	897b      	ldrh	r3, [r7, #10]
 800398e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003992:	b29b      	uxth	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00b      	beq.n	80039b0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003998:	897b      	ldrh	r3, [r7, #10]
 800399a:	f003 0207 	and.w	r2, r3, #7
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	3310      	adds	r3, #16
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	4413      	add	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]
 80039ae:	e009      	b.n	80039c4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80039b0:	897a      	ldrh	r2, [r7, #10]
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	4413      	add	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80039c4:	893b      	ldrh	r3, [r7, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d107      	bne.n	80039da <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2200      	movs	r2, #0
 80039ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	80da      	strh	r2, [r3, #6]
 80039d8:	e00b      	b.n	80039f2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2201      	movs	r2, #1
 80039de:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	0c1b      	lsrs	r3, r3, #16
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr
	...

08003a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e272      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 8087 	beq.w	8003b2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a20:	4b92      	ldr	r3, [pc, #584]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 030c 	and.w	r3, r3, #12
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d00c      	beq.n	8003a46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a2c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	2b08      	cmp	r3, #8
 8003a36:	d112      	bne.n	8003a5e <HAL_RCC_OscConfig+0x5e>
 8003a38:	4b8c      	ldr	r3, [pc, #560]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a44:	d10b      	bne.n	8003a5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a46:	4b89      	ldr	r3, [pc, #548]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d06c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x12c>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d168      	bne.n	8003b2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e24c      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a66:	d106      	bne.n	8003a76 <HAL_RCC_OscConfig+0x76>
 8003a68:	4b80      	ldr	r3, [pc, #512]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a7f      	ldr	r2, [pc, #508]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	e02e      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x98>
 8003a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a7a      	ldr	r2, [pc, #488]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	4b78      	ldr	r3, [pc, #480]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a77      	ldr	r2, [pc, #476]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	e01d      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0xbc>
 8003aa2:	4b72      	ldr	r3, [pc, #456]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a71      	ldr	r2, [pc, #452]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	4b6f      	ldr	r3, [pc, #444]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a6e      	ldr	r2, [pc, #440]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003abc:	4b6b      	ldr	r3, [pc, #428]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	4b68      	ldr	r3, [pc, #416]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a67      	ldr	r2, [pc, #412]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ace:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ad2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d013      	beq.n	8003b04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7fd fb24 	bl	8001128 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7fd fb20 	bl	8001128 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	@ 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e200      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	4b5d      	ldr	r3, [pc, #372]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0xe4>
 8003b02:	e014      	b.n	8003b2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd fb10 	bl	8001128 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b0c:	f7fd fb0c 	bl	8001128 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	@ 0x64
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e1ec      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1e:	4b53      	ldr	r3, [pc, #332]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x10c>
 8003b2a:	e000      	b.n	8003b2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d063      	beq.n	8003c02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b46:	4b49      	ldr	r3, [pc, #292]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d11c      	bne.n	8003b8c <HAL_RCC_OscConfig+0x18c>
 8003b52:	4b46      	ldr	r3, [pc, #280]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d116      	bne.n	8003b8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_RCC_OscConfig+0x176>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d001      	beq.n	8003b76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e1c0      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b76:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4939      	ldr	r1, [pc, #228]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8a:	e03a      	b.n	8003c02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <HAL_RCC_OscConfig+0x270>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9a:	f7fd fac5 	bl	8001128 <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba2:	f7fd fac1 	bl	8001128 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e1a1      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4927      	ldr	r1, [pc, #156]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	600b      	str	r3, [r1, #0]
 8003bd4:	e015      	b.n	8003c02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd6:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_RCC_OscConfig+0x270>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fd faa4 	bl	8001128 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be4:	f7fd faa0 	bl	8001128 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e180      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d03a      	beq.n	8003c84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d019      	beq.n	8003c4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c16:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <HAL_RCC_OscConfig+0x274>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1c:	f7fd fa84 	bl	8001128 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c24:	f7fd fa80 	bl	8001128 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e160      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c42:	2001      	movs	r0, #1
 8003c44:	f000 faba 	bl	80041bc <RCC_Delay>
 8003c48:	e01c      	b.n	8003c84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <HAL_RCC_OscConfig+0x274>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c50:	f7fd fa6a 	bl	8001128 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c56:	e00f      	b.n	8003c78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c58:	f7fd fa66 	bl	8001128 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d908      	bls.n	8003c78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e146      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
 8003c6a:	bf00      	nop
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	42420000 	.word	0x42420000
 8003c74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c78:	4b92      	ldr	r3, [pc, #584]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e9      	bne.n	8003c58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 80a6 	beq.w	8003dde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c92:	2300      	movs	r3, #0
 8003c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c96:	4b8b      	ldr	r3, [pc, #556]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10d      	bne.n	8003cbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca2:	4b88      	ldr	r3, [pc, #544]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	4a87      	ldr	r2, [pc, #540]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	61d3      	str	r3, [r2, #28]
 8003cae:	4b85      	ldr	r3, [pc, #532]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbe:	4b82      	ldr	r3, [pc, #520]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d118      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cca:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a7e      	ldr	r2, [pc, #504]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd6:	f7fd fa27 	bl	8001128 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cde:	f7fd fa23 	bl	8001128 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b64      	cmp	r3, #100	@ 0x64
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e103      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf0:	4b75      	ldr	r3, [pc, #468]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d106      	bne.n	8003d12 <HAL_RCC_OscConfig+0x312>
 8003d04:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6213      	str	r3, [r2, #32]
 8003d10:	e02d      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10c      	bne.n	8003d34 <HAL_RCC_OscConfig+0x334>
 8003d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a69      	ldr	r2, [pc, #420]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	6213      	str	r3, [r2, #32]
 8003d26:	4b67      	ldr	r3, [pc, #412]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	4a66      	ldr	r2, [pc, #408]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	f023 0304 	bic.w	r3, r3, #4
 8003d30:	6213      	str	r3, [r2, #32]
 8003d32:	e01c      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d10c      	bne.n	8003d56 <HAL_RCC_OscConfig+0x356>
 8003d3c:	4b61      	ldr	r3, [pc, #388]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4a60      	ldr	r2, [pc, #384]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d42:	f043 0304 	orr.w	r3, r3, #4
 8003d46:	6213      	str	r3, [r2, #32]
 8003d48:	4b5e      	ldr	r3, [pc, #376]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	6213      	str	r3, [r2, #32]
 8003d54:	e00b      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d56:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	6213      	str	r3, [r2, #32]
 8003d62:	4b58      	ldr	r3, [pc, #352]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	4a57      	ldr	r2, [pc, #348]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	f023 0304 	bic.w	r3, r3, #4
 8003d6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d015      	beq.n	8003da2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d76:	f7fd f9d7 	bl	8001128 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d7c:	e00a      	b.n	8003d94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d7e:	f7fd f9d3 	bl	8001128 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e0b1      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d94:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0ee      	beq.n	8003d7e <HAL_RCC_OscConfig+0x37e>
 8003da0:	e014      	b.n	8003dcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da2:	f7fd f9c1 	bl	8001128 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da8:	e00a      	b.n	8003dc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003daa:	f7fd f9bd 	bl	8001128 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e09b      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc0:	4b40      	ldr	r3, [pc, #256]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1ee      	bne.n	8003daa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dcc:	7dfb      	ldrb	r3, [r7, #23]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d105      	bne.n	8003dde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 8087 	beq.w	8003ef6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003de8:	4b36      	ldr	r3, [pc, #216]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d061      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d146      	bne.n	8003e8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfc:	4b33      	ldr	r3, [pc, #204]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fd f991 	bl	8001128 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fd f98d 	bl	8001128 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e06d      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e1c:	4b29      	ldr	r3, [pc, #164]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f0      	bne.n	8003e0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e30:	d108      	bne.n	8003e44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e32:	4b24      	ldr	r3, [pc, #144]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	4921      	ldr	r1, [pc, #132]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e44:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a19      	ldr	r1, [r3, #32]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	430b      	orrs	r3, r1
 8003e56:	491b      	ldr	r1, [pc, #108]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e62:	f7fd f961 	bl	8001128 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6a:	f7fd f95d 	bl	8001128 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e03d      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e7c:	4b11      	ldr	r3, [pc, #68]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x46a>
 8003e88:	e035      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7fd f94a 	bl	8001128 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e98:	f7fd f946 	bl	8001128 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e026      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eaa:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x498>
 8003eb6:	e01e      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d107      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e019      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40007000 	.word	0x40007000
 8003ecc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <HAL_RCC_OscConfig+0x500>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d106      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d001      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000

08003f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0d0      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f18:	4b6a      	ldr	r3, [pc, #424]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d910      	bls.n	8003f48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b67      	ldr	r3, [pc, #412]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 0207 	bic.w	r2, r3, #7
 8003f2e:	4965      	ldr	r1, [pc, #404]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b63      	ldr	r3, [pc, #396]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d001      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0b8      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d020      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f60:	4b59      	ldr	r3, [pc, #356]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	4a58      	ldr	r2, [pc, #352]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f78:	4b53      	ldr	r3, [pc, #332]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	4a52      	ldr	r2, [pc, #328]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f84:	4b50      	ldr	r3, [pc, #320]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	494d      	ldr	r1, [pc, #308]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d040      	beq.n	8004024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003faa:	4b47      	ldr	r3, [pc, #284]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d115      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e07f      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fc2:	4b41      	ldr	r3, [pc, #260]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e073      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e06b      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fe2:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f023 0203 	bic.w	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4936      	ldr	r1, [pc, #216]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ff4:	f7fd f898 	bl	8001128 <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffc:	f7fd f894 	bl	8001128 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e053      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	4b2d      	ldr	r3, [pc, #180]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 020c 	and.w	r2, r3, #12
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	429a      	cmp	r2, r3
 8004022:	d1eb      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004024:	4b27      	ldr	r3, [pc, #156]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d210      	bcs.n	8004054 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004032:	4b24      	ldr	r3, [pc, #144]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f023 0207 	bic.w	r2, r3, #7
 800403a:	4922      	ldr	r1, [pc, #136]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	4313      	orrs	r3, r2
 8004040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b20      	ldr	r3, [pc, #128]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e032      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004060:	4b19      	ldr	r3, [pc, #100]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4916      	ldr	r1, [pc, #88]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	4313      	orrs	r3, r2
 8004070:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800407e:	4b12      	ldr	r3, [pc, #72]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	490e      	ldr	r1, [pc, #56]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004092:	f000 f821 	bl	80040d8 <HAL_RCC_GetSysClockFreq>
 8004096:	4602      	mov	r2, r0
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	490a      	ldr	r1, [pc, #40]	@ (80040cc <HAL_RCC_ClockConfig+0x1c8>)
 80040a4:	5ccb      	ldrb	r3, [r1, r3]
 80040a6:	fa22 f303 	lsr.w	r3, r2, r3
 80040aa:	4a09      	ldr	r2, [pc, #36]	@ (80040d0 <HAL_RCC_ClockConfig+0x1cc>)
 80040ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040ae:	4b09      	ldr	r3, [pc, #36]	@ (80040d4 <HAL_RCC_ClockConfig+0x1d0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc fff6 	bl	80010a4 <HAL_InitTick>

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40022000 	.word	0x40022000
 80040c8:	40021000 	.word	0x40021000
 80040cc:	0800924c 	.word	0x0800924c
 80040d0:	20000014 	.word	0x20000014
 80040d4:	20000018 	.word	0x20000018

080040d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
 80040e2:	2300      	movs	r3, #0
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	2300      	movs	r3, #0
 80040ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040f2:	4b1e      	ldr	r3, [pc, #120]	@ (800416c <HAL_RCC_GetSysClockFreq+0x94>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d002      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x30>
 8004102:	2b08      	cmp	r3, #8
 8004104:	d003      	beq.n	800410e <HAL_RCC_GetSysClockFreq+0x36>
 8004106:	e027      	b.n	8004158 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004108:	4b19      	ldr	r3, [pc, #100]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800410a:	613b      	str	r3, [r7, #16]
      break;
 800410c:	e027      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	0c9b      	lsrs	r3, r3, #18
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004118:	5cd3      	ldrb	r3, [r2, r3]
 800411a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d010      	beq.n	8004148 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004126:	4b11      	ldr	r3, [pc, #68]	@ (800416c <HAL_RCC_GetSysClockFreq+0x94>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	0c5b      	lsrs	r3, r3, #17
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	4a11      	ldr	r2, [pc, #68]	@ (8004178 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004132:	5cd3      	ldrb	r3, [r2, r3]
 8004134:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a0d      	ldr	r2, [pc, #52]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800413a:	fb03 f202 	mul.w	r2, r3, r2
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	fbb2 f3f3 	udiv	r3, r2, r3
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	e004      	b.n	8004152 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a0c      	ldr	r2, [pc, #48]	@ (800417c <HAL_RCC_GetSysClockFreq+0xa4>)
 800414c:	fb02 f303 	mul.w	r3, r2, r3
 8004150:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	613b      	str	r3, [r7, #16]
      break;
 8004156:	e002      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004158:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800415a:	613b      	str	r3, [r7, #16]
      break;
 800415c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800415e:	693b      	ldr	r3, [r7, #16]
}
 8004160:	4618      	mov	r0, r3
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000
 8004170:	007a1200 	.word	0x007a1200
 8004174:	08009264 	.word	0x08009264
 8004178:	08009274 	.word	0x08009274
 800417c:	003d0900 	.word	0x003d0900

08004180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004184:	4b02      	ldr	r3, [pc, #8]	@ (8004190 <HAL_RCC_GetHCLKFreq+0x10>)
 8004186:	681b      	ldr	r3, [r3, #0]
}
 8004188:	4618      	mov	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	bc80      	pop	{r7}
 800418e:	4770      	bx	lr
 8004190:	20000014 	.word	0x20000014

08004194 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004198:	f7ff fff2 	bl	8004180 <HAL_RCC_GetHCLKFreq>
 800419c:	4602      	mov	r2, r0
 800419e:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	0adb      	lsrs	r3, r3, #11
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	4903      	ldr	r1, [pc, #12]	@ (80041b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041aa:	5ccb      	ldrb	r3, [r1, r3]
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40021000 	.word	0x40021000
 80041b8:	0800925c 	.word	0x0800925c

080041bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041c4:	4b0a      	ldr	r3, [pc, #40]	@ (80041f0 <RCC_Delay+0x34>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a0a      	ldr	r2, [pc, #40]	@ (80041f4 <RCC_Delay+0x38>)
 80041ca:	fba2 2303 	umull	r2, r3, r2, r3
 80041ce:	0a5b      	lsrs	r3, r3, #9
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041d8:	bf00      	nop
  }
  while (Delay --);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1e5a      	subs	r2, r3, #1
 80041de:	60fa      	str	r2, [r7, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1f9      	bne.n	80041d8 <RCC_Delay+0x1c>
}
 80041e4:	bf00      	nop
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr
 80041f0:	20000014 	.word	0x20000014
 80041f4:	10624dd3 	.word	0x10624dd3

080041f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	2300      	movs	r3, #0
 8004206:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d07d      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004214:	2300      	movs	r3, #0
 8004216:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004218:	4b4f      	ldr	r3, [pc, #316]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10d      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004224:	4b4c      	ldr	r3, [pc, #304]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	4a4b      	ldr	r2, [pc, #300]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800422e:	61d3      	str	r3, [r2, #28]
 8004230:	4b49      	ldr	r3, [pc, #292]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800423c:	2301      	movs	r3, #1
 800423e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004240:	4b46      	ldr	r3, [pc, #280]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004248:	2b00      	cmp	r3, #0
 800424a:	d118      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800424c:	4b43      	ldr	r3, [pc, #268]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a42      	ldr	r2, [pc, #264]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004256:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004258:	f7fc ff66 	bl	8001128 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425e:	e008      	b.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004260:	f7fc ff62 	bl	8001128 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b64      	cmp	r3, #100	@ 0x64
 800426c:	d901      	bls.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e06d      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004272:	4b3a      	ldr	r3, [pc, #232]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800427e:	4b36      	ldr	r3, [pc, #216]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004286:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d02e      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	429a      	cmp	r2, r3
 800429a:	d027      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800429c:	4b2e      	ldr	r3, [pc, #184]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042a8:	2201      	movs	r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042b2:	4a29      	ldr	r2, [pc, #164]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d014      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c2:	f7fc ff31 	bl	8001128 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c8:	e00a      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ca:	f7fc ff2d 	bl	8001128 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042d8:	4293      	cmp	r3, r2
 80042da:	d901      	bls.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e036      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e2:	6a1b      	ldr	r3, [r3, #32]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0ee      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042ec:	4b1a      	ldr	r3, [pc, #104]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	4917      	ldr	r1, [pc, #92]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042fe:	7dfb      	ldrb	r3, [r7, #23]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d105      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004304:	4b14      	ldr	r3, [pc, #80]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	4a13      	ldr	r2, [pc, #76]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800430a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800430e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800431c:	4b0e      	ldr	r3, [pc, #56]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	490b      	ldr	r1, [pc, #44]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432a:	4313      	orrs	r3, r2
 800432c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0310 	and.w	r3, r3, #16
 8004336:	2b00      	cmp	r3, #0
 8004338:	d008      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800433a:	4b07      	ldr	r3, [pc, #28]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	4904      	ldr	r1, [pc, #16]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004348:	4313      	orrs	r3, r2
 800434a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000
 800435c:	40007000 	.word	0x40007000
 8004360:	42420440 	.word	0x42420440

08004364 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b088      	sub	sp, #32
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]
 8004374:	2300      	movs	r3, #0
 8004376:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	2300      	movs	r3, #0
 800437e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b10      	cmp	r3, #16
 8004384:	d00a      	beq.n	800439c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b10      	cmp	r3, #16
 800438a:	f200 808a 	bhi.w	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d045      	beq.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b02      	cmp	r3, #2
 8004398:	d075      	beq.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800439a:	e082      	b.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800439c:	4b46      	ldr	r3, [pc, #280]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80043a2:	4b45      	ldr	r3, [pc, #276]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d07b      	beq.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	0c9b      	lsrs	r3, r3, #18
 80043b2:	f003 030f 	and.w	r3, r3, #15
 80043b6:	4a41      	ldr	r2, [pc, #260]	@ (80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80043b8:	5cd3      	ldrb	r3, [r2, r3]
 80043ba:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d015      	beq.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043c6:	4b3c      	ldr	r3, [pc, #240]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	0c5b      	lsrs	r3, r3, #17
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	4a3b      	ldr	r2, [pc, #236]	@ (80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80043d2:	5cd3      	ldrb	r3, [r2, r3]
 80043d4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00d      	beq.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80043e0:	4a38      	ldr	r2, [pc, #224]	@ (80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	fb02 f303 	mul.w	r3, r2, r3
 80043ee:	61fb      	str	r3, [r7, #28]
 80043f0:	e004      	b.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4a34      	ldr	r2, [pc, #208]	@ (80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80043f6:	fb02 f303 	mul.w	r3, r2, r3
 80043fa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80043fc:	4b2e      	ldr	r3, [pc, #184]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004408:	d102      	bne.n	8004410 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	61bb      	str	r3, [r7, #24]
      break;
 800440e:	e04a      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	4a2d      	ldr	r2, [pc, #180]	@ (80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004416:	fba2 2303 	umull	r2, r3, r2, r3
 800441a:	085b      	lsrs	r3, r3, #1
 800441c:	61bb      	str	r3, [r7, #24]
      break;
 800441e:	e042      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004420:	4b25      	ldr	r3, [pc, #148]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800442c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004430:	d108      	bne.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800443c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004440:	61bb      	str	r3, [r7, #24]
 8004442:	e01f      	b.n	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800444a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800444e:	d109      	bne.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004450:	4b19      	ldr	r3, [pc, #100]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800445c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004460:	61bb      	str	r3, [r7, #24]
 8004462:	e00f      	b.n	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800446a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800446e:	d11c      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004470:	4b11      	ldr	r3, [pc, #68]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d016      	beq.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800447c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004480:	61bb      	str	r3, [r7, #24]
      break;
 8004482:	e012      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004484:	e011      	b.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004486:	f7ff fe85 	bl	8004194 <HAL_RCC_GetPCLK2Freq>
 800448a:	4602      	mov	r2, r0
 800448c:	4b0a      	ldr	r3, [pc, #40]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	0b9b      	lsrs	r3, r3, #14
 8004492:	f003 0303 	and.w	r3, r3, #3
 8004496:	3301      	adds	r3, #1
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	fbb2 f3f3 	udiv	r3, r2, r3
 800449e:	61bb      	str	r3, [r7, #24]
      break;
 80044a0:	e004      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044a2:	bf00      	nop
 80044a4:	e002      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044a6:	bf00      	nop
 80044a8:	e000      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044aa:	bf00      	nop
    }
  }
  return (frequency);
 80044ac:	69bb      	ldr	r3, [r7, #24]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3720      	adds	r7, #32
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000
 80044bc:	08009278 	.word	0x08009278
 80044c0:	08009288 	.word	0x08009288
 80044c4:	007a1200 	.word	0x007a1200
 80044c8:	003d0900 	.word	0x003d0900
 80044cc:	aaaaaaab 	.word	0xaaaaaaab

080044d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e041      	b.n	8004566 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d106      	bne.n	80044fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f7fc fa78 	bl	80009ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3304      	adds	r3, #4
 800450c:	4619      	mov	r1, r3
 800450e:	4610      	mov	r0, r2
 8004510:	f000 fa64 	bl	80049dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
	...

08004570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d001      	beq.n	8004588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e03a      	b.n	80045fe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0201 	orr.w	r2, r2, #1
 800459e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a18      	ldr	r2, [pc, #96]	@ (8004608 <HAL_TIM_Base_Start_IT+0x98>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d00e      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b2:	d009      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a14      	ldr	r2, [pc, #80]	@ (800460c <HAL_TIM_Base_Start_IT+0x9c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d004      	beq.n	80045c8 <HAL_TIM_Base_Start_IT+0x58>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a13      	ldr	r2, [pc, #76]	@ (8004610 <HAL_TIM_Base_Start_IT+0xa0>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d111      	bne.n	80045ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b06      	cmp	r3, #6
 80045d8:	d010      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0201 	orr.w	r2, r2, #1
 80045e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ea:	e007      	b.n	80045fc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0201 	orr.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr
 8004608:	40012c00 	.word	0x40012c00
 800460c:	40000400 	.word	0x40000400
 8004610:	40000800 	.word	0x40000800

08004614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d020      	beq.n	8004678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01b      	beq.n	8004678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0202 	mvn.w	r2, #2
 8004648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f9a1 	bl	80049a6 <HAL_TIM_IC_CaptureCallback>
 8004664:	e005      	b.n	8004672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f994 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f9a3 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	d020      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01b      	beq.n	80046c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0204 	mvn.w	r2, #4
 8004694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2202      	movs	r2, #2
 800469a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f97b 	bl	80049a6 <HAL_TIM_IC_CaptureCallback>
 80046b0:	e005      	b.n	80046be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f96e 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f97d 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d020      	beq.n	8004710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f003 0308 	and.w	r3, r3, #8
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01b      	beq.n	8004710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f06f 0208 	mvn.w	r2, #8
 80046e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2204      	movs	r2, #4
 80046e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f955 	bl	80049a6 <HAL_TIM_IC_CaptureCallback>
 80046fc:	e005      	b.n	800470a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f948 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f957 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	2b00      	cmp	r3, #0
 8004718:	d020      	beq.n	800475c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01b      	beq.n	800475c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0210 	mvn.w	r2, #16
 800472c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2208      	movs	r2, #8
 8004732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f92f 	bl	80049a6 <HAL_TIM_IC_CaptureCallback>
 8004748:	e005      	b.n	8004756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f922 	bl	8004994 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f931 	bl	80049b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0201 	mvn.w	r2, #1
 8004778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f901 	bl	8004982 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00c      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800479c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fa87 	bl	8004cb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f901 	bl	80049ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f06f 0220 	mvn.w	r2, #32
 80047e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fa5a 	bl	8004ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_TIM_ConfigClockSource+0x1c>
 800480c:	2302      	movs	r3, #2
 800480e:	e0b4      	b.n	800497a <HAL_TIM_ConfigClockSource+0x186>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800482e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004848:	d03e      	beq.n	80048c8 <HAL_TIM_ConfigClockSource+0xd4>
 800484a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800484e:	f200 8087 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004856:	f000 8086 	beq.w	8004966 <HAL_TIM_ConfigClockSource+0x172>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	d87f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004860:	2b70      	cmp	r3, #112	@ 0x70
 8004862:	d01a      	beq.n	800489a <HAL_TIM_ConfigClockSource+0xa6>
 8004864:	2b70      	cmp	r3, #112	@ 0x70
 8004866:	d87b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004868:	2b60      	cmp	r3, #96	@ 0x60
 800486a:	d050      	beq.n	800490e <HAL_TIM_ConfigClockSource+0x11a>
 800486c:	2b60      	cmp	r3, #96	@ 0x60
 800486e:	d877      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004870:	2b50      	cmp	r3, #80	@ 0x50
 8004872:	d03c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0xfa>
 8004874:	2b50      	cmp	r3, #80	@ 0x50
 8004876:	d873      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004878:	2b40      	cmp	r3, #64	@ 0x40
 800487a:	d058      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x13a>
 800487c:	2b40      	cmp	r3, #64	@ 0x40
 800487e:	d86f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004880:	2b30      	cmp	r3, #48	@ 0x30
 8004882:	d064      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15a>
 8004884:	2b30      	cmp	r3, #48	@ 0x30
 8004886:	d86b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d060      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15a>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d867      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b00      	cmp	r3, #0
 8004892:	d05c      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15a>
 8004894:	2b10      	cmp	r3, #16
 8004896:	d05a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15a>
 8004898:	e062      	b.n	8004960 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048aa:	f000 f97c 	bl	8004ba6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	609a      	str	r2, [r3, #8]
      break;
 80048c6:	e04f      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d8:	f000 f965 	bl	8004ba6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ea:	609a      	str	r2, [r3, #8]
      break;
 80048ec:	e03c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fa:	461a      	mov	r2, r3
 80048fc:	f000 f8dc 	bl	8004ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2150      	movs	r1, #80	@ 0x50
 8004906:	4618      	mov	r0, r3
 8004908:	f000 f933 	bl	8004b72 <TIM_ITRx_SetConfig>
      break;
 800490c:	e02c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800491a:	461a      	mov	r2, r3
 800491c:	f000 f8fa 	bl	8004b14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2160      	movs	r1, #96	@ 0x60
 8004926:	4618      	mov	r0, r3
 8004928:	f000 f923 	bl	8004b72 <TIM_ITRx_SetConfig>
      break;
 800492c:	e01c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	461a      	mov	r2, r3
 800493c:	f000 f8bc 	bl	8004ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2140      	movs	r1, #64	@ 0x40
 8004946:	4618      	mov	r0, r3
 8004948:	f000 f913 	bl	8004b72 <TIM_ITRx_SetConfig>
      break;
 800494c:	e00c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	4610      	mov	r0, r2
 800495a:	f000 f90a 	bl	8004b72 <TIM_ITRx_SetConfig>
      break;
 800495e:	e003      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	73fb      	strb	r3, [r7, #15]
      break;
 8004964:	e000      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004982:	b480      	push	{r7}
 8004984:	b083      	sub	sp, #12
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr

080049a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr

080049ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a2f      	ldr	r2, [pc, #188]	@ (8004aac <TIM_Base_SetConfig+0xd0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d00b      	beq.n	8004a0c <TIM_Base_SetConfig+0x30>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049fa:	d007      	beq.n	8004a0c <TIM_Base_SetConfig+0x30>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab0 <TIM_Base_SetConfig+0xd4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d003      	beq.n	8004a0c <TIM_Base_SetConfig+0x30>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a2b      	ldr	r2, [pc, #172]	@ (8004ab4 <TIM_Base_SetConfig+0xd8>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d108      	bne.n	8004a1e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a22      	ldr	r2, [pc, #136]	@ (8004aac <TIM_Base_SetConfig+0xd0>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d00b      	beq.n	8004a3e <TIM_Base_SetConfig+0x62>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a2c:	d007      	beq.n	8004a3e <TIM_Base_SetConfig+0x62>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab0 <TIM_Base_SetConfig+0xd4>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d003      	beq.n	8004a3e <TIM_Base_SetConfig+0x62>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a1e      	ldr	r2, [pc, #120]	@ (8004ab4 <TIM_Base_SetConfig+0xd8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d108      	bne.n	8004a50 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a0d      	ldr	r2, [pc, #52]	@ (8004aac <TIM_Base_SetConfig+0xd0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d103      	bne.n	8004a84 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	691a      	ldr	r2, [r3, #16]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d005      	beq.n	8004aa2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	f023 0201 	bic.w	r2, r3, #1
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	611a      	str	r2, [r3, #16]
  }
}
 8004aa2:	bf00      	nop
 8004aa4:	3714      	adds	r7, #20
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	40012c00 	.word	0x40012c00
 8004ab0:	40000400 	.word	0x40000400
 8004ab4:	40000800 	.word	0x40000800

08004ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a1b      	ldr	r3, [r3, #32]
 8004ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	f023 0201 	bic.w	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f023 030a 	bic.w	r3, r3, #10
 8004af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr

08004b14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	f023 0210 	bic.w	r2, r3, #16
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	031b      	lsls	r3, r3, #12
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	011b      	lsls	r3, r3, #4
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bc80      	pop	{r7}
 8004b70:	4770      	bx	lr

08004b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b085      	sub	sp, #20
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	f043 0307 	orr.w	r3, r3, #7
 8004b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	609a      	str	r2, [r3, #8]
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bc80      	pop	{r7}
 8004ba4:	4770      	bx	lr

08004ba6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b087      	sub	sp, #28
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	60f8      	str	r0, [r7, #12]
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	607a      	str	r2, [r7, #4]
 8004bb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	021a      	lsls	r2, r3, #8
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	609a      	str	r2, [r3, #8]
}
 8004bda:	bf00      	nop
 8004bdc:	371c      	adds	r7, #28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bc80      	pop	{r7}
 8004be2:	4770      	bx	lr

08004be4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e046      	b.n	8004c8a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a16      	ldr	r2, [pc, #88]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d00e      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c48:	d009      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a12      	ldr	r2, [pc, #72]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d004      	beq.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a10      	ldr	r2, [pc, #64]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d10c      	bne.n	8004c78 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bc80      	pop	{r7}
 8004c92:	4770      	bx	lr
 8004c94:	40012c00 	.word	0x40012c00
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40000800 	.word	0x40000800

08004ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr

08004cb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	4638      	mov	r0, r7
 8004cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr

08004cde <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b085      	sub	sp, #20
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004cee:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004cf2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bc80      	pop	{r7}
 8004d08:	4770      	bx	lr

08004d0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	b085      	sub	sp, #20
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004d12:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004d16:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	43db      	mvns	r3, r3
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	4013      	ands	r3, r2
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bc80      	pop	{r7}
 8004d3c:	4770      	bx	lr

08004d3e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	460b      	mov	r3, r1
 8004d48:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr

08004d56 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	60f8      	str	r0, [r7, #12]
 8004d5e:	4638      	mov	r0, r7
 8004d60:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr

08004d90 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b09d      	sub	sp, #116	@ 0x74
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	881b      	ldrh	r3, [r3, #0]
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004db6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	78db      	ldrb	r3, [r3, #3]
 8004dbe:	2b03      	cmp	r3, #3
 8004dc0:	d81f      	bhi.n	8004e02 <USB_ActivateEndpoint+0x72>
 8004dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc8 <USB_ActivateEndpoint+0x38>)
 8004dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc8:	08004dd9 	.word	0x08004dd9
 8004dcc:	08004df5 	.word	0x08004df5
 8004dd0:	08004e0b 	.word	0x08004e0b
 8004dd4:	08004de7 	.word	0x08004de7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004dd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004ddc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004de0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004de4:	e012      	b.n	8004e0c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004de6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004dea:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004dee:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004df2:	e00b      	b.n	8004e0c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004df4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004df8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004dfc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004e00:	e004      	b.n	8004e0c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004e08:	e000      	b.n	8004e0c <USB_ActivateEndpoint+0x7c>
      break;
 8004e0a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	441a      	add	r2, r3
 8004e16:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004e1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	7812      	ldrb	r2, [r2, #0]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	441a      	add	r2, r3
 8004e5a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004e5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	7b1b      	ldrb	r3, [r3, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f040 8178 	bne.w	800516c <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	785b      	ldrb	r3, [r3, #1]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f000 8084 	beq.w	8004f8e <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	4413      	add	r3, r2
 8004e98:	61bb      	str	r3, [r7, #24]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	011a      	lsls	r2, r3, #4
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	88db      	ldrh	r3, [r3, #6]
 8004eae:	085b      	lsrs	r3, r3, #1
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	881b      	ldrh	r3, [r3, #0]
 8004ec6:	827b      	strh	r3, [r7, #18]
 8004ec8:	8a7b      	ldrh	r3, [r7, #18]
 8004eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d01b      	beq.n	8004f0a <USB_ActivateEndpoint+0x17a>
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	4413      	add	r3, r2
 8004edc:	881b      	ldrh	r3, [r3, #0]
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ee4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ee8:	823b      	strh	r3, [r7, #16]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	441a      	add	r2, r3
 8004ef4:	8a3b      	ldrh	r3, [r7, #16]
 8004ef6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004efa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004efe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f02:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	78db      	ldrb	r3, [r3, #3]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d020      	beq.n	8004f54 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4413      	add	r3, r2
 8004f1c:	881b      	ldrh	r3, [r3, #0]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f28:	81bb      	strh	r3, [r7, #12]
 8004f2a:	89bb      	ldrh	r3, [r7, #12]
 8004f2c:	f083 0320 	eor.w	r3, r3, #32
 8004f30:	81bb      	strh	r3, [r7, #12]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	441a      	add	r2, r3
 8004f3c:	89bb      	ldrh	r3, [r7, #12]
 8004f3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	8013      	strh	r3, [r2, #0]
 8004f52:	e2d5      	b.n	8005500 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	881b      	ldrh	r3, [r3, #0]
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f6a:	81fb      	strh	r3, [r7, #14]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	441a      	add	r2, r3
 8004f76:	89fb      	ldrh	r3, [r7, #14]
 8004f78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	8013      	strh	r3, [r2, #0]
 8004f8c:	e2b8      	b.n	8005500 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9e:	4413      	add	r3, r2
 8004fa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	011a      	lsls	r2, r3, #4
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004faa:	4413      	add	r3, r2
 8004fac:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	88db      	ldrh	r3, [r3, #6]
 8004fb6:	085b      	lsrs	r3, r3, #1
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fc0:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	4413      	add	r3, r2
 8004fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	011a      	lsls	r2, r3, #4
 8004fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fde:	4413      	add	r3, r2
 8004fe0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	881b      	ldrh	r3, [r3, #0]
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff4:	801a      	strh	r2, [r3, #0]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	2b3e      	cmp	r3, #62	@ 0x3e
 8004ffc:	d91d      	bls.n	800503a <USB_ActivateEndpoint+0x2aa>
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	095b      	lsrs	r3, r3, #5
 8005004:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f003 031f 	and.w	r3, r3, #31
 800500e:	2b00      	cmp	r3, #0
 8005010:	d102      	bne.n	8005018 <USB_ActivateEndpoint+0x288>
 8005012:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005014:	3b01      	subs	r3, #1
 8005016:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	b29a      	uxth	r2, r3
 800501e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005020:	b29b      	uxth	r3, r3
 8005022:	029b      	lsls	r3, r3, #10
 8005024:	b29b      	uxth	r3, r3
 8005026:	4313      	orrs	r3, r2
 8005028:	b29b      	uxth	r3, r3
 800502a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800502e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005032:	b29a      	uxth	r2, r3
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	801a      	strh	r2, [r3, #0]
 8005038:	e026      	b.n	8005088 <USB_ActivateEndpoint+0x2f8>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10a      	bne.n	8005058 <USB_ActivateEndpoint+0x2c8>
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	881b      	ldrh	r3, [r3, #0]
 8005046:	b29b      	uxth	r3, r3
 8005048:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800504c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005050:	b29a      	uxth	r2, r3
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	801a      	strh	r2, [r3, #0]
 8005056:	e017      	b.n	8005088 <USB_ActivateEndpoint+0x2f8>
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	085b      	lsrs	r3, r3, #1
 800505e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <USB_ActivateEndpoint+0x2e2>
 800506c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800506e:	3301      	adds	r3, #1
 8005070:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29a      	uxth	r2, r3
 8005078:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800507a:	b29b      	uxth	r3, r3
 800507c:	029b      	lsls	r3, r3, #10
 800507e:	b29b      	uxth	r3, r3
 8005080:	4313      	orrs	r3, r2
 8005082:	b29a      	uxth	r2, r3
 8005084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005086:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4413      	add	r3, r2
 8005092:	881b      	ldrh	r3, [r3, #0]
 8005094:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005096:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d01b      	beq.n	80050d8 <USB_ActivateEndpoint+0x348>
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b6:	843b      	strh	r3, [r7, #32]
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	441a      	add	r2, r3
 80050c2:	8c3b      	ldrh	r3, [r7, #32]
 80050c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d124      	bne.n	800512a <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4413      	add	r3, r2
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f6:	83bb      	strh	r3, [r7, #28]
 80050f8:	8bbb      	ldrh	r3, [r7, #28]
 80050fa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80050fe:	83bb      	strh	r3, [r7, #28]
 8005100:	8bbb      	ldrh	r3, [r7, #28]
 8005102:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005106:	83bb      	strh	r3, [r7, #28]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	441a      	add	r2, r3
 8005112:	8bbb      	ldrh	r3, [r7, #28]
 8005114:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005118:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800511c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005124:	b29b      	uxth	r3, r3
 8005126:	8013      	strh	r3, [r2, #0]
 8005128:	e1ea      	b.n	8005500 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	4413      	add	r3, r2
 8005134:	881b      	ldrh	r3, [r3, #0]
 8005136:	b29b      	uxth	r3, r3
 8005138:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800513c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005140:	83fb      	strh	r3, [r7, #30]
 8005142:	8bfb      	ldrh	r3, [r7, #30]
 8005144:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005148:	83fb      	strh	r3, [r7, #30]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	441a      	add	r2, r3
 8005154:	8bfb      	ldrh	r3, [r7, #30]
 8005156:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800515a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800515e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005166:	b29b      	uxth	r3, r3
 8005168:	8013      	strh	r3, [r2, #0]
 800516a:	e1c9      	b.n	8005500 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	78db      	ldrb	r3, [r3, #3]
 8005170:	2b02      	cmp	r3, #2
 8005172:	d11e      	bne.n	80051b2 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	881b      	ldrh	r3, [r3, #0]
 8005180:	b29b      	uxth	r3, r3
 8005182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800518a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	441a      	add	r2, r3
 8005198:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800519c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051a4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80051a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	8013      	strh	r3, [r2, #0]
 80051b0:	e01d      	b.n	80051ee <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4413      	add	r3, r2
 80051bc:	881b      	ldrh	r3, [r3, #0]
 80051be:	b29b      	uxth	r3, r3
 80051c0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80051c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	441a      	add	r2, r3
 80051d6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80051da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80051fe:	4413      	add	r3, r2
 8005200:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	011a      	lsls	r2, r3, #4
 8005208:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800520a:	4413      	add	r3, r2
 800520c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005210:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	891b      	ldrh	r3, [r3, #8]
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	b29b      	uxth	r3, r3
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	b29a      	uxth	r2, r3
 800521e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005220:	801a      	strh	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	657b      	str	r3, [r7, #84]	@ 0x54
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800522c:	b29b      	uxth	r3, r3
 800522e:	461a      	mov	r2, r3
 8005230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005232:	4413      	add	r3, r2
 8005234:	657b      	str	r3, [r7, #84]	@ 0x54
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	011a      	lsls	r2, r3, #4
 800523c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800523e:	4413      	add	r3, r2
 8005240:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8005244:	653b      	str	r3, [r7, #80]	@ 0x50
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	895b      	ldrh	r3, [r3, #10]
 800524a:	085b      	lsrs	r3, r3, #1
 800524c:	b29b      	uxth	r3, r3
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	b29a      	uxth	r2, r3
 8005252:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005254:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	785b      	ldrb	r3, [r3, #1]
 800525a:	2b00      	cmp	r3, #0
 800525c:	f040 8093 	bne.w	8005386 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	881b      	ldrh	r3, [r3, #0]
 800526c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8005270:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005278:	2b00      	cmp	r3, #0
 800527a:	d01b      	beq.n	80052b4 <USB_ActivateEndpoint+0x524>
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	4413      	add	r3, r2
 8005286:	881b      	ldrh	r3, [r3, #0]
 8005288:	b29b      	uxth	r3, r3
 800528a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800528e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005292:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	441a      	add	r2, r3
 800529e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80052a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80052ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	881b      	ldrh	r3, [r3, #0]
 80052c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80052c2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80052c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d01b      	beq.n	8005304 <USB_ActivateEndpoint+0x574>
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	881b      	ldrh	r3, [r3, #0]
 80052d8:	b29b      	uxth	r3, r3
 80052da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	441a      	add	r2, r3
 80052ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80052f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005300:	b29b      	uxth	r3, r3
 8005302:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4413      	add	r3, r2
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	b29b      	uxth	r3, r3
 8005312:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800531a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800531c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800531e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005322:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005324:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005326:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800532a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	441a      	add	r2, r3
 8005336:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005338:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800533c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005348:	b29b      	uxth	r3, r3
 800534a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4413      	add	r3, r2
 8005356:	881b      	ldrh	r3, [r3, #0]
 8005358:	b29b      	uxth	r3, r3
 800535a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800535e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005362:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	441a      	add	r2, r3
 800536e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800537c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005380:	b29b      	uxth	r3, r3
 8005382:	8013      	strh	r3, [r2, #0]
 8005384:	e0bc      	b.n	8005500 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4413      	add	r3, r2
 8005390:	881b      	ldrh	r3, [r3, #0]
 8005392:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005396:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800539a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d01d      	beq.n	80053de <USB_ActivateEndpoint+0x64e>
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	881b      	ldrh	r3, [r3, #0]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	441a      	add	r2, r3
 80053c6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80053ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80053d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053da:	b29b      	uxth	r3, r3
 80053dc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4413      	add	r3, r2
 80053e8:	881b      	ldrh	r3, [r3, #0]
 80053ea:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80053ee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80053f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d01d      	beq.n	8005436 <USB_ActivateEndpoint+0x6a6>
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	881b      	ldrh	r3, [r3, #0]
 8005406:	b29b      	uxth	r3, r3
 8005408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800540c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005410:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	441a      	add	r2, r3
 800541e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8005422:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005426:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800542a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800542e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005432:	b29b      	uxth	r3, r3
 8005434:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	78db      	ldrb	r3, [r3, #3]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d024      	beq.n	8005488 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	4413      	add	r3, r2
 8005448:	881b      	ldrh	r3, [r3, #0]
 800544a:	b29b      	uxth	r3, r3
 800544c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005454:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005458:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800545c:	f083 0320 	eor.w	r3, r3, #32
 8005460:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	441a      	add	r2, r3
 800546e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005472:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005476:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800547a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800547e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005482:	b29b      	uxth	r3, r3
 8005484:	8013      	strh	r3, [r2, #0]
 8005486:	e01d      	b.n	80054c4 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	4413      	add	r3, r2
 8005492:	881b      	ldrh	r3, [r3, #0]
 8005494:	b29b      	uxth	r3, r3
 8005496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800549a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800549e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	441a      	add	r2, r3
 80054ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80054b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	881b      	ldrh	r3, [r3, #0]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054da:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	441a      	add	r2, r3
 80054e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80054ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005500:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005504:	4618      	mov	r0, r3
 8005506:	3774      	adds	r7, #116	@ 0x74
 8005508:	46bd      	mov	sp, r7
 800550a:	bc80      	pop	{r7}
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop

08005510 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005510:	b480      	push	{r7}
 8005512:	b08d      	sub	sp, #52	@ 0x34
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	7b1b      	ldrb	r3, [r3, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	f040 808e 	bne.w	8005640 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	785b      	ldrb	r3, [r3, #1]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d044      	beq.n	80055b6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	781b      	ldrb	r3, [r3, #0]
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	881b      	ldrh	r3, [r3, #0]
 8005538:	81bb      	strh	r3, [r7, #12]
 800553a:	89bb      	ldrh	r3, [r7, #12]
 800553c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005540:	2b00      	cmp	r3, #0
 8005542:	d01b      	beq.n	800557c <USB_DeactivateEndpoint+0x6c>
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	781b      	ldrb	r3, [r3, #0]
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4413      	add	r3, r2
 800554e:	881b      	ldrh	r3, [r3, #0]
 8005550:	b29b      	uxth	r3, r3
 8005552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800555a:	817b      	strh	r3, [r7, #10]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	441a      	add	r2, r3
 8005566:	897b      	ldrh	r3, [r7, #10]
 8005568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800556c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005578:	b29b      	uxth	r3, r3
 800557a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	881b      	ldrh	r3, [r3, #0]
 8005588:	b29b      	uxth	r3, r3
 800558a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800558e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005592:	813b      	strh	r3, [r7, #8]
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	441a      	add	r2, r3
 800559e:	893b      	ldrh	r3, [r7, #8]
 80055a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	8013      	strh	r3, [r2, #0]
 80055b4:	e192      	b.n	80058dc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	881b      	ldrh	r3, [r3, #0]
 80055c2:	827b      	strh	r3, [r7, #18]
 80055c4:	8a7b      	ldrh	r3, [r7, #18]
 80055c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d01b      	beq.n	8005606 <USB_DeactivateEndpoint+0xf6>
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	b29b      	uxth	r3, r3
 80055dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055e4:	823b      	strh	r3, [r7, #16]
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	441a      	add	r2, r3
 80055f0:	8a3b      	ldrh	r3, [r7, #16]
 80055f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80055fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005602:	b29b      	uxth	r3, r3
 8005604:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	881b      	ldrh	r3, [r3, #0]
 8005612:	b29b      	uxth	r3, r3
 8005614:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800561c:	81fb      	strh	r3, [r7, #14]
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	441a      	add	r2, r3
 8005628:	89fb      	ldrh	r3, [r7, #14]
 800562a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800562e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005632:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800563a:	b29b      	uxth	r3, r3
 800563c:	8013      	strh	r3, [r2, #0]
 800563e:	e14d      	b.n	80058dc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	785b      	ldrb	r3, [r3, #1]
 8005644:	2b00      	cmp	r3, #0
 8005646:	f040 80a5 	bne.w	8005794 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	4413      	add	r3, r2
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	843b      	strh	r3, [r7, #32]
 8005658:	8c3b      	ldrh	r3, [r7, #32]
 800565a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d01b      	beq.n	800569a <USB_DeactivateEndpoint+0x18a>
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	881b      	ldrh	r3, [r3, #0]
 800566e:	b29b      	uxth	r3, r3
 8005670:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005678:	83fb      	strh	r3, [r7, #30]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	441a      	add	r2, r3
 8005684:	8bfb      	ldrh	r3, [r7, #30]
 8005686:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800568a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800568e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005696:	b29b      	uxth	r3, r3
 8005698:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	881b      	ldrh	r3, [r3, #0]
 80056a6:	83bb      	strh	r3, [r7, #28]
 80056a8:	8bbb      	ldrh	r3, [r7, #28]
 80056aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d01b      	beq.n	80056ea <USB_DeactivateEndpoint+0x1da>
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c8:	837b      	strh	r3, [r7, #26]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	441a      	add	r2, r3
 80056d4:	8b7b      	ldrh	r3, [r7, #26]
 80056d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4413      	add	r3, r2
 80056f4:	881b      	ldrh	r3, [r3, #0]
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005700:	833b      	strh	r3, [r7, #24]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	441a      	add	r2, r3
 800570c:	8b3b      	ldrh	r3, [r7, #24]
 800570e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800571a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800571e:	b29b      	uxth	r3, r3
 8005720:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	4413      	add	r3, r2
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	b29b      	uxth	r3, r3
 8005730:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005738:	82fb      	strh	r3, [r7, #22]
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	441a      	add	r2, r3
 8005744:	8afb      	ldrh	r3, [r7, #22]
 8005746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800574a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800574e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005756:	b29b      	uxth	r3, r3
 8005758:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	881b      	ldrh	r3, [r3, #0]
 8005766:	b29b      	uxth	r3, r3
 8005768:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800576c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005770:	82bb      	strh	r3, [r7, #20]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	441a      	add	r2, r3
 800577c:	8abb      	ldrh	r3, [r7, #20]
 800577e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005782:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800578a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800578e:	b29b      	uxth	r3, r3
 8005790:	8013      	strh	r3, [r2, #0]
 8005792:	e0a3      	b.n	80058dc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	881b      	ldrh	r3, [r3, #0]
 80057a0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80057a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80057a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d01b      	beq.n	80057e4 <USB_DeactivateEndpoint+0x2d4>
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	881b      	ldrh	r3, [r3, #0]
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	441a      	add	r2, r3
 80057ce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80057d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80057dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80057f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80057f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d01b      	beq.n	8005834 <USB_DeactivateEndpoint+0x324>
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4413      	add	r3, r2
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	b29b      	uxth	r3, r3
 800580a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800580e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005812:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	441a      	add	r2, r3
 800581e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005820:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005824:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005828:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800582c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005830:	b29b      	uxth	r3, r3
 8005832:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	4413      	add	r3, r2
 800583e:	881b      	ldrh	r3, [r3, #0]
 8005840:	b29b      	uxth	r3, r3
 8005842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800584a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	441a      	add	r2, r3
 8005856:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800585c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005860:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005868:	b29b      	uxth	r3, r3
 800586a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800587e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005882:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	441a      	add	r2, r3
 800588e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800589c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	881b      	ldrh	r3, [r3, #0]
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	441a      	add	r2, r3
 80058c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80058c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d8:	b29b      	uxth	r3, r3
 80058da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3734      	adds	r7, #52	@ 0x34
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr

080058e8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b0c2      	sub	sp, #264	@ 0x108
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058f6:	6018      	str	r0, [r3, #0]
 80058f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005900:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005902:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005906:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	785b      	ldrb	r3, [r3, #1]
 800590e:	2b01      	cmp	r3, #1
 8005910:	f040 86b7 	bne.w	8006682 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005918:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	699a      	ldr	r2, [r3, #24]
 8005920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005924:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	429a      	cmp	r2, r3
 800592e:	d908      	bls.n	8005942 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005940:	e007      	b.n	8005952 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005946:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005952:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005956:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	7b1b      	ldrb	r3, [r3, #12]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d13a      	bne.n	80059d8 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005962:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005966:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6959      	ldr	r1, [r3, #20]
 800596e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005972:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	88da      	ldrh	r2, [r3, #6]
 800597a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800597e:	b29b      	uxth	r3, r3
 8005980:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005984:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005988:	6800      	ldr	r0, [r0, #0]
 800598a:	f001 fc9c 	bl	80072c6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800598e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005992:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	613b      	str	r3, [r7, #16]
 800599a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800599e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	461a      	mov	r2, r3
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	4413      	add	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	011a      	lsls	r2, r3, #4
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	4413      	add	r3, r2
 80059c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	801a      	strh	r2, [r3, #0]
 80059d4:	f000 be1f 	b.w	8006616 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80059d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	78db      	ldrb	r3, [r3, #3]
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	f040 8462 	bne.w	80062ae <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80059ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6a1a      	ldr	r2, [r3, #32]
 80059f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	f240 83df 	bls.w	80061c6 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005a08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4413      	add	r3, r2
 8005a22:	881b      	ldrh	r3, [r3, #0]
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005a32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	441a      	add	r2, r3
 8005a4c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005a50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a58:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005a5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6a1a      	ldr	r2, [r3, #32]
 8005a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a74:	1ad2      	subs	r2, r2, r3
 8005a76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005a82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4413      	add	r3, r2
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 81c7 	beq.w	8005e38 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005aaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ab6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	785b      	ldrb	r3, [r3, #1]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d177      	bne.n	8005bb6 <USB_EPStartXfer+0x2ce>
 8005ac6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ad2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ad6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	4413      	add	r3, r2
 8005ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005aea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	011a      	lsls	r2, r3, #4
 8005af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afa:	4413      	add	r3, r2
 8005afc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b04:	881b      	ldrh	r3, [r3, #0]
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	801a      	strh	r2, [r3, #0]
 8005b12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b16:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b18:	d921      	bls.n	8005b5e <USB_EPStartXfer+0x276>
 8005b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b1e:	095b      	lsrs	r3, r3, #5
 8005b20:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b28:	f003 031f 	and.w	r3, r3, #31
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d104      	bne.n	8005b3a <USB_EPStartXfer+0x252>
 8005b30:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005b34:	3b01      	subs	r3, #1
 8005b36:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	881b      	ldrh	r3, [r3, #0]
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	029b      	lsls	r3, r3, #10
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	801a      	strh	r2, [r3, #0]
 8005b5c:	e050      	b.n	8005c00 <USB_EPStartXfer+0x318>
 8005b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10a      	bne.n	8005b7c <USB_EPStartXfer+0x294>
 8005b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	801a      	strh	r2, [r3, #0]
 8005b7a:	e041      	b.n	8005c00 <USB_EPStartXfer+0x318>
 8005b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b80:	085b      	lsrs	r3, r3, #1
 8005b82:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d004      	beq.n	8005b9c <USB_EPStartXfer+0x2b4>
 8005b92:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005b96:	3301      	adds	r3, #1
 8005b98:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9e:	881b      	ldrh	r3, [r3, #0]
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	029b      	lsls	r3, r3, #10
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	4313      	orrs	r3, r2
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb2:	801a      	strh	r2, [r3, #0]
 8005bb4:	e024      	b.n	8005c00 <USB_EPStartXfer+0x318>
 8005bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	785b      	ldrb	r3, [r3, #1]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d11c      	bne.n	8005c00 <USB_EPStartXfer+0x318>
 8005bc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	4413      	add	r3, r2
 8005bdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005be2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	011a      	lsls	r2, r3, #4
 8005bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bee:	4413      	add	r3, r2
 8005bf0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005c00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	895b      	ldrh	r3, [r3, #10]
 8005c0c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6959      	ldr	r1, [r3, #20]
 8005c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005c26:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005c2a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005c2e:	6800      	ldr	r0, [r0, #0]
 8005c30:	f001 fb49 	bl	80072c6 <USB_WritePMA>
            ep->xfer_buff += len;
 8005c34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695a      	ldr	r2, [r3, #20]
 8005c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c44:	441a      	add	r2, r3
 8005c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6a1a      	ldr	r2, [r3, #32]
 8005c5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d90f      	bls.n	8005c8e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6a1a      	ldr	r2, [r3, #32]
 8005c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c7e:	1ad2      	subs	r2, r2, r3
 8005c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	621a      	str	r2, [r3, #32]
 8005c8c:	e00e      	b.n	8005cac <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005c8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005c9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ca2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	785b      	ldrb	r3, [r3, #1]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d177      	bne.n	8005dac <USB_EPStartXfer+0x4c4>
 8005cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	61bb      	str	r3, [r7, #24]
 8005cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ccc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	461a      	mov	r2, r3
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	4413      	add	r3, r2
 8005cde:	61bb      	str	r3, [r7, #24]
 8005ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	011a      	lsls	r2, r3, #4
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d02:	b29a      	uxth	r2, r3
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	801a      	strh	r2, [r3, #0]
 8005d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d0c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d0e:	d921      	bls.n	8005d54 <USB_EPStartXfer+0x46c>
 8005d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d1e:	f003 031f 	and.w	r3, r3, #31
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d104      	bne.n	8005d30 <USB_EPStartXfer+0x448>
 8005d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	881b      	ldrh	r3, [r3, #0]
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	029b      	lsls	r3, r3, #10
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	4313      	orrs	r3, r2
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	801a      	strh	r2, [r3, #0]
 8005d52:	e056      	b.n	8005e02 <USB_EPStartXfer+0x51a>
 8005d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <USB_EPStartXfer+0x48a>
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	881b      	ldrh	r3, [r3, #0]
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	801a      	strh	r2, [r3, #0]
 8005d70:	e047      	b.n	8005e02 <USB_EPStartXfer+0x51a>
 8005d72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d76:	085b      	lsrs	r3, r3, #1
 8005d78:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d004      	beq.n	8005d92 <USB_EPStartXfer+0x4aa>
 8005d88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	881b      	ldrh	r3, [r3, #0]
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	029b      	lsls	r3, r3, #10
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	4313      	orrs	r3, r2
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	801a      	strh	r2, [r3, #0]
 8005daa:	e02a      	b.n	8005e02 <USB_EPStartXfer+0x51a>
 8005dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	785b      	ldrb	r3, [r3, #1]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d122      	bne.n	8005e02 <USB_EPStartXfer+0x51a>
 8005dbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	623b      	str	r3, [r7, #32]
 8005dc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dcc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	461a      	mov	r2, r3
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	4413      	add	r3, r2
 8005dde:	623b      	str	r3, [r7, #32]
 8005de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	011a      	lsls	r2, r3, #4
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	4413      	add	r3, r2
 8005df2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005df6:	61fb      	str	r3, [r7, #28]
 8005df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	891b      	ldrh	r3, [r3, #8]
 8005e0e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6959      	ldr	r1, [r3, #20]
 8005e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005e28:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005e2c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005e30:	6800      	ldr	r0, [r0, #0]
 8005e32:	f001 fa48 	bl	80072c6 <USB_WritePMA>
 8005e36:	e3ee      	b.n	8006616 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005e38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	785b      	ldrb	r3, [r3, #1]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d177      	bne.n	8005f38 <USB_EPStartXfer+0x650>
 8005e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e68:	4413      	add	r3, r2
 8005e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	011a      	lsls	r2, r3, #4
 8005e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e82:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e86:	881b      	ldrh	r3, [r3, #0]
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e92:	801a      	strh	r2, [r3, #0]
 8005e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e98:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e9a:	d921      	bls.n	8005ee0 <USB_EPStartXfer+0x5f8>
 8005e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eaa:	f003 031f 	and.w	r3, r3, #31
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d104      	bne.n	8005ebc <USB_EPStartXfer+0x5d4>
 8005eb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005ebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ebe:	881b      	ldrh	r3, [r3, #0]
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	029b      	lsls	r3, r3, #10
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ed4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005edc:	801a      	strh	r2, [r3, #0]
 8005ede:	e056      	b.n	8005f8e <USB_EPStartXfer+0x6a6>
 8005ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10a      	bne.n	8005efe <USB_EPStartXfer+0x616>
 8005ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eea:	881b      	ldrh	r3, [r3, #0]
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005efa:	801a      	strh	r2, [r3, #0]
 8005efc:	e047      	b.n	8005f8e <USB_EPStartXfer+0x6a6>
 8005efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d004      	beq.n	8005f1e <USB_EPStartXfer+0x636>
 8005f14:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f18:	3301      	adds	r3, #1
 8005f1a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005f1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f20:	881b      	ldrh	r3, [r3, #0]
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	029b      	lsls	r3, r3, #10
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f34:	801a      	strh	r2, [r3, #0]
 8005f36:	e02a      	b.n	8005f8e <USB_EPStartXfer+0x6a6>
 8005f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	785b      	ldrb	r3, [r3, #1]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d122      	bne.n	8005f8e <USB_EPStartXfer+0x6a6>
 8005f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	461a      	mov	r2, r3
 8005f66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f68:	4413      	add	r3, r2
 8005f6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	011a      	lsls	r2, r3, #4
 8005f7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f8c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005f8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	891b      	ldrh	r3, [r3, #8]
 8005f9a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6959      	ldr	r1, [r3, #20]
 8005faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005fb4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005fb8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005fbc:	6800      	ldr	r0, [r0, #0]
 8005fbe:	f001 f982 	bl	80072c6 <USB_WritePMA>
            ep->xfer_buff += len;
 8005fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	695a      	ldr	r2, [r3, #20]
 8005fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd2:	441a      	add	r2, r3
 8005fd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6a1a      	ldr	r2, [r3, #32]
 8005fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d90f      	bls.n	800601c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005ffc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006000:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6a1a      	ldr	r2, [r3, #32]
 8006008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800600c:	1ad2      	subs	r2, r2, r3
 800600e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006012:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	621a      	str	r2, [r3, #32]
 800601a:	e00e      	b.n	800603a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800601c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006020:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800602c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006030:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2200      	movs	r2, #0
 8006038:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800603a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800603e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	643b      	str	r3, [r7, #64]	@ 0x40
 8006046:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800604a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	785b      	ldrb	r3, [r3, #1]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d177      	bne.n	8006146 <USB_EPStartXfer+0x85e>
 8006056:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800605a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006062:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006066:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006070:	b29b      	uxth	r3, r3
 8006072:	461a      	mov	r2, r3
 8006074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006076:	4413      	add	r3, r2
 8006078:	63bb      	str	r3, [r7, #56]	@ 0x38
 800607a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800607e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	011a      	lsls	r2, r3, #4
 8006088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800608a:	4413      	add	r3, r2
 800608c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006090:	637b      	str	r3, [r7, #52]	@ 0x34
 8006092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006094:	881b      	ldrh	r3, [r3, #0]
 8006096:	b29b      	uxth	r3, r3
 8006098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800609c:	b29a      	uxth	r2, r3
 800609e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060a0:	801a      	strh	r2, [r3, #0]
 80060a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80060a8:	d921      	bls.n	80060ee <USB_EPStartXfer+0x806>
 80060aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80060b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060b8:	f003 031f 	and.w	r3, r3, #31
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d104      	bne.n	80060ca <USB_EPStartXfer+0x7e2>
 80060c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c4:	3b01      	subs	r3, #1
 80060c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80060ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	029b      	lsls	r3, r3, #10
 80060d8:	b29b      	uxth	r3, r3
 80060da:	4313      	orrs	r3, r2
 80060dc:	b29b      	uxth	r3, r3
 80060de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ea:	801a      	strh	r2, [r3, #0]
 80060ec:	e050      	b.n	8006190 <USB_EPStartXfer+0x8a8>
 80060ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10a      	bne.n	800610c <USB_EPStartXfer+0x824>
 80060f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f8:	881b      	ldrh	r3, [r3, #0]
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006100:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006104:	b29a      	uxth	r2, r3
 8006106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006108:	801a      	strh	r2, [r3, #0]
 800610a:	e041      	b.n	8006190 <USB_EPStartXfer+0x8a8>
 800610c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006110:	085b      	lsrs	r3, r3, #1
 8006112:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d004      	beq.n	800612c <USB_EPStartXfer+0x844>
 8006122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006126:	3301      	adds	r3, #1
 8006128:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800612c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612e:	881b      	ldrh	r3, [r3, #0]
 8006130:	b29a      	uxth	r2, r3
 8006132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006136:	b29b      	uxth	r3, r3
 8006138:	029b      	lsls	r3, r3, #10
 800613a:	b29b      	uxth	r3, r3
 800613c:	4313      	orrs	r3, r2
 800613e:	b29a      	uxth	r2, r3
 8006140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006142:	801a      	strh	r2, [r3, #0]
 8006144:	e024      	b.n	8006190 <USB_EPStartXfer+0x8a8>
 8006146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	785b      	ldrb	r3, [r3, #1]
 8006152:	2b01      	cmp	r3, #1
 8006154:	d11c      	bne.n	8006190 <USB_EPStartXfer+0x8a8>
 8006156:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006164:	b29b      	uxth	r3, r3
 8006166:	461a      	mov	r2, r3
 8006168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800616a:	4413      	add	r3, r2
 800616c:	643b      	str	r3, [r7, #64]	@ 0x40
 800616e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006172:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	011a      	lsls	r2, r3, #4
 800617c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800617e:	4413      	add	r3, r2
 8006180:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800618a:	b29a      	uxth	r2, r3
 800618c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800618e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006190:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006194:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	895b      	ldrh	r3, [r3, #10]
 800619c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80061a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6959      	ldr	r1, [r3, #20]
 80061ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80061b6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80061ba:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80061be:	6800      	ldr	r0, [r0, #0]
 80061c0:	f001 f881 	bl	80072c6 <USB_WritePMA>
 80061c4:	e227      	b.n	8006616 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80061c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80061d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	4413      	add	r3, r2
 80061f0:	881b      	ldrh	r3, [r3, #0]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80061f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006200:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006204:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800620e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	441a      	add	r2, r3
 800621a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800621e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006222:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800622a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800622e:	b29b      	uxth	r3, r3
 8006230:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006232:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006236:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800623e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006242:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800624c:	b29b      	uxth	r3, r3
 800624e:	461a      	mov	r2, r3
 8006250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006252:	4413      	add	r3, r2
 8006254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006256:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800625a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	011a      	lsls	r2, r3, #4
 8006264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006266:	4413      	add	r3, r2
 8006268:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800626c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800626e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006272:	b29a      	uxth	r2, r3
 8006274:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006276:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800627c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	891b      	ldrh	r3, [r3, #8]
 8006284:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006288:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800628c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6959      	ldr	r1, [r3, #20]
 8006294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006298:	b29b      	uxth	r3, r3
 800629a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800629e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80062a2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80062a6:	6800      	ldr	r0, [r0, #0]
 80062a8:	f001 f80d 	bl	80072c6 <USB_WritePMA>
 80062ac:	e1b3      	b.n	8006616 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80062ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6a1a      	ldr	r2, [r3, #32]
 80062ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062be:	1ad2      	subs	r2, r2, r3
 80062c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80062cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	881b      	ldrh	r3, [r3, #0]
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 80c6 	beq.w	8006480 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80062f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8006300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	785b      	ldrb	r3, [r3, #1]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d177      	bne.n	8006400 <USB_EPStartXfer+0xb18>
 8006310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006314:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800631c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006320:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800632a:	b29b      	uxth	r3, r3
 800632c:	461a      	mov	r2, r3
 800632e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006330:	4413      	add	r3, r2
 8006332:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006334:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006338:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	011a      	lsls	r2, r3, #4
 8006342:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006344:	4413      	add	r3, r2
 8006346:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800634a:	667b      	str	r3, [r7, #100]	@ 0x64
 800634c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006356:	b29a      	uxth	r2, r3
 8006358:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800635a:	801a      	strh	r2, [r3, #0]
 800635c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006360:	2b3e      	cmp	r3, #62	@ 0x3e
 8006362:	d921      	bls.n	80063a8 <USB_EPStartXfer+0xac0>
 8006364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006368:	095b      	lsrs	r3, r3, #5
 800636a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800636e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2b00      	cmp	r3, #0
 8006378:	d104      	bne.n	8006384 <USB_EPStartXfer+0xa9c>
 800637a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800637e:	3b01      	subs	r3, #1
 8006380:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006384:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006386:	881b      	ldrh	r3, [r3, #0]
 8006388:	b29a      	uxth	r2, r3
 800638a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800638e:	b29b      	uxth	r3, r3
 8006390:	029b      	lsls	r3, r3, #10
 8006392:	b29b      	uxth	r3, r3
 8006394:	4313      	orrs	r3, r2
 8006396:	b29b      	uxth	r3, r3
 8006398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800639c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063a4:	801a      	strh	r2, [r3, #0]
 80063a6:	e050      	b.n	800644a <USB_EPStartXfer+0xb62>
 80063a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10a      	bne.n	80063c6 <USB_EPStartXfer+0xade>
 80063b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063b2:	881b      	ldrh	r3, [r3, #0]
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063be:	b29a      	uxth	r2, r3
 80063c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063c2:	801a      	strh	r2, [r3, #0]
 80063c4:	e041      	b.n	800644a <USB_EPStartXfer+0xb62>
 80063c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ca:	085b      	lsrs	r3, r3, #1
 80063cc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80063d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063d4:	f003 0301 	and.w	r3, r3, #1
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d004      	beq.n	80063e6 <USB_EPStartXfer+0xafe>
 80063dc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80063e0:	3301      	adds	r3, #1
 80063e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80063e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	029b      	lsls	r3, r3, #10
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	4313      	orrs	r3, r2
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063fc:	801a      	strh	r2, [r3, #0]
 80063fe:	e024      	b.n	800644a <USB_EPStartXfer+0xb62>
 8006400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	785b      	ldrb	r3, [r3, #1]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d11c      	bne.n	800644a <USB_EPStartXfer+0xb62>
 8006410:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006414:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800641e:	b29b      	uxth	r3, r3
 8006420:	461a      	mov	r2, r3
 8006422:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006424:	4413      	add	r3, r2
 8006426:	673b      	str	r3, [r7, #112]	@ 0x70
 8006428:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800642c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	011a      	lsls	r2, r3, #4
 8006436:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006438:	4413      	add	r3, r2
 800643a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800643e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006444:	b29a      	uxth	r2, r3
 8006446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006448:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800644a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800644e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	895b      	ldrh	r3, [r3, #10]
 8006456:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800645a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800645e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6959      	ldr	r1, [r3, #20]
 8006466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800646a:	b29b      	uxth	r3, r3
 800646c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006470:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006474:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006478:	6800      	ldr	r0, [r0, #0]
 800647a:	f000 ff24 	bl	80072c6 <USB_WritePMA>
 800647e:	e0ca      	b.n	8006616 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	785b      	ldrb	r3, [r3, #1]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d177      	bne.n	8006580 <USB_EPStartXfer+0xc98>
 8006490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006494:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800649c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	461a      	mov	r2, r3
 80064ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064b0:	4413      	add	r3, r2
 80064b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	011a      	lsls	r2, r3, #4
 80064c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064c4:	4413      	add	r3, r2
 80064c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80064ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064ce:	881b      	ldrh	r3, [r3, #0]
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064da:	801a      	strh	r2, [r3, #0]
 80064dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80064e2:	d921      	bls.n	8006528 <USB_EPStartXfer+0xc40>
 80064e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e8:	095b      	lsrs	r3, r3, #5
 80064ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80064ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d104      	bne.n	8006504 <USB_EPStartXfer+0xc1c>
 80064fa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80064fe:	3b01      	subs	r3, #1
 8006500:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006504:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	b29a      	uxth	r2, r3
 800650a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800650e:	b29b      	uxth	r3, r3
 8006510:	029b      	lsls	r3, r3, #10
 8006512:	b29b      	uxth	r3, r3
 8006514:	4313      	orrs	r3, r2
 8006516:	b29b      	uxth	r3, r3
 8006518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800651c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006520:	b29a      	uxth	r2, r3
 8006522:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006524:	801a      	strh	r2, [r3, #0]
 8006526:	e05c      	b.n	80065e2 <USB_EPStartXfer+0xcfa>
 8006528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10a      	bne.n	8006546 <USB_EPStartXfer+0xc5e>
 8006530:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006532:	881b      	ldrh	r3, [r3, #0]
 8006534:	b29b      	uxth	r3, r3
 8006536:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800653a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800653e:	b29a      	uxth	r2, r3
 8006540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006542:	801a      	strh	r2, [r3, #0]
 8006544:	e04d      	b.n	80065e2 <USB_EPStartXfer+0xcfa>
 8006546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800654a:	085b      	lsrs	r3, r3, #1
 800654c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <USB_EPStartXfer+0xc7e>
 800655c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006560:	3301      	adds	r3, #1
 8006562:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006566:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	b29a      	uxth	r2, r3
 800656c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006570:	b29b      	uxth	r3, r3
 8006572:	029b      	lsls	r3, r3, #10
 8006574:	b29b      	uxth	r3, r3
 8006576:	4313      	orrs	r3, r2
 8006578:	b29a      	uxth	r2, r3
 800657a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800657c:	801a      	strh	r2, [r3, #0]
 800657e:	e030      	b.n	80065e2 <USB_EPStartXfer+0xcfa>
 8006580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	785b      	ldrb	r3, [r3, #1]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d128      	bne.n	80065e2 <USB_EPStartXfer+0xcfa>
 8006590:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006594:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800659e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	461a      	mov	r2, r3
 80065b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065b4:	4413      	add	r3, r2
 80065b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	011a      	lsls	r2, r3, #4
 80065c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065cc:	4413      	add	r3, r2
 80065ce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80065d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065da:	b29a      	uxth	r2, r3
 80065dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065e0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80065e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	891b      	ldrh	r3, [r3, #8]
 80065ee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80065f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6959      	ldr	r1, [r3, #20]
 80065fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006602:	b29b      	uxth	r3, r3
 8006604:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006608:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800660c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006610:	6800      	ldr	r0, [r0, #0]
 8006612:	f000 fe58 	bl	80072c6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006616:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800661a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006624:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	781b      	ldrb	r3, [r3, #0]
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4413      	add	r3, r2
 8006630:	881b      	ldrh	r3, [r3, #0]
 8006632:	b29b      	uxth	r3, r3
 8006634:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800663c:	817b      	strh	r3, [r7, #10]
 800663e:	897b      	ldrh	r3, [r7, #10]
 8006640:	f083 0310 	eor.w	r3, r3, #16
 8006644:	817b      	strh	r3, [r7, #10]
 8006646:	897b      	ldrh	r3, [r7, #10]
 8006648:	f083 0320 	eor.w	r3, r3, #32
 800664c:	817b      	strh	r3, [r7, #10]
 800664e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006652:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800665c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	441a      	add	r2, r3
 8006668:	897b      	ldrh	r3, [r7, #10]
 800666a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800666e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800667a:	b29b      	uxth	r3, r3
 800667c:	8013      	strh	r3, [r2, #0]
 800667e:	f000 bcde 	b.w	800703e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006682:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006686:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	7b1b      	ldrb	r3, [r3, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	f040 80bb 	bne.w	800680a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006694:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006698:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	699a      	ldr	r2, [r3, #24]
 80066a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d917      	bls.n	80066e0 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80066b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 80066c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	699a      	ldr	r2, [r3, #24]
 80066cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d0:	1ad2      	subs	r2, r2, r3
 80066d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	619a      	str	r2, [r3, #24]
 80066de:	e00e      	b.n	80066fe <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80066e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 80066f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2200      	movs	r2, #0
 80066fc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80066fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006702:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800670c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006710:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800671a:	b29b      	uxth	r3, r3
 800671c:	461a      	mov	r2, r3
 800671e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006722:	4413      	add	r3, r2
 8006724:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006728:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800672c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	011a      	lsls	r2, r3, #4
 8006736:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800673a:	4413      	add	r3, r2
 800673c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006740:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006744:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006750:	b29a      	uxth	r2, r3
 8006752:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800675c:	2b3e      	cmp	r3, #62	@ 0x3e
 800675e:	d924      	bls.n	80067aa <USB_EPStartXfer+0xec2>
 8006760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006764:	095b      	lsrs	r3, r3, #5
 8006766:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800676a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800676e:	f003 031f 	and.w	r3, r3, #31
 8006772:	2b00      	cmp	r3, #0
 8006774:	d104      	bne.n	8006780 <USB_EPStartXfer+0xe98>
 8006776:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800677a:	3b01      	subs	r3, #1
 800677c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006780:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	b29a      	uxth	r2, r3
 8006788:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800678c:	b29b      	uxth	r3, r3
 800678e:	029b      	lsls	r3, r3, #10
 8006790:	b29b      	uxth	r3, r3
 8006792:	4313      	orrs	r3, r2
 8006794:	b29b      	uxth	r3, r3
 8006796:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800679a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800679e:	b29a      	uxth	r2, r3
 80067a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067a4:	801a      	strh	r2, [r3, #0]
 80067a6:	f000 bc10 	b.w	8006fca <USB_EPStartXfer+0x16e2>
 80067aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d10c      	bne.n	80067cc <USB_EPStartXfer+0xee4>
 80067b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067b6:	881b      	ldrh	r3, [r3, #0]
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067c8:	801a      	strh	r2, [r3, #0]
 80067ca:	e3fe      	b.n	8006fca <USB_EPStartXfer+0x16e2>
 80067cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d0:	085b      	lsrs	r3, r3, #1
 80067d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d004      	beq.n	80067ec <USB_EPStartXfer+0xf04>
 80067e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80067e6:	3301      	adds	r3, #1
 80067e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067f0:	881b      	ldrh	r3, [r3, #0]
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	029b      	lsls	r3, r3, #10
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	4313      	orrs	r3, r2
 8006800:	b29a      	uxth	r2, r3
 8006802:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006806:	801a      	strh	r2, [r3, #0]
 8006808:	e3df      	b.n	8006fca <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800680a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800680e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	78db      	ldrb	r3, [r3, #3]
 8006816:	2b02      	cmp	r3, #2
 8006818:	f040 8218 	bne.w	8006c4c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800681c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	785b      	ldrb	r3, [r3, #1]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f040 809d 	bne.w	8006968 <USB_EPStartXfer+0x1080>
 800682e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006832:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800683c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006840:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800684a:	b29b      	uxth	r3, r3
 800684c:	461a      	mov	r2, r3
 800684e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006852:	4413      	add	r3, r2
 8006854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006858:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800685c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	011a      	lsls	r2, r3, #4
 8006866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800686a:	4413      	add	r3, r2
 800686c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006870:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006874:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	b29b      	uxth	r3, r3
 800687c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006880:	b29a      	uxth	r2, r3
 8006882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006886:	801a      	strh	r2, [r3, #0]
 8006888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800688c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	2b3e      	cmp	r3, #62	@ 0x3e
 8006896:	d92b      	bls.n	80068f0 <USB_EPStartXfer+0x1008>
 8006898:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800689c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	095b      	lsrs	r3, r3, #5
 80068a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d104      	bne.n	80068c8 <USB_EPStartXfer+0xfe0>
 80068be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068c2:	3b01      	subs	r3, #1
 80068c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	029b      	lsls	r3, r3, #10
 80068d8:	b29b      	uxth	r3, r3
 80068da:	4313      	orrs	r3, r2
 80068dc:	b29b      	uxth	r3, r3
 80068de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068ec:	801a      	strh	r2, [r3, #0]
 80068ee:	e070      	b.n	80069d2 <USB_EPStartXfer+0x10ea>
 80068f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10c      	bne.n	800691a <USB_EPStartXfer+0x1032>
 8006900:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006904:	881b      	ldrh	r3, [r3, #0]
 8006906:	b29b      	uxth	r3, r3
 8006908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800690c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006910:	b29a      	uxth	r2, r3
 8006912:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006916:	801a      	strh	r2, [r3, #0]
 8006918:	e05b      	b.n	80069d2 <USB_EPStartXfer+0x10ea>
 800691a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800691e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	085b      	lsrs	r3, r3, #1
 8006928:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800692c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006930:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b00      	cmp	r3, #0
 800693e:	d004      	beq.n	800694a <USB_EPStartXfer+0x1062>
 8006940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006944:	3301      	adds	r3, #1
 8006946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800694a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800694e:	881b      	ldrh	r3, [r3, #0]
 8006950:	b29a      	uxth	r2, r3
 8006952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006956:	b29b      	uxth	r3, r3
 8006958:	029b      	lsls	r3, r3, #10
 800695a:	b29b      	uxth	r3, r3
 800695c:	4313      	orrs	r3, r2
 800695e:	b29a      	uxth	r2, r3
 8006960:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006964:	801a      	strh	r2, [r3, #0]
 8006966:	e034      	b.n	80069d2 <USB_EPStartXfer+0x10ea>
 8006968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800696c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	785b      	ldrb	r3, [r3, #1]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d12c      	bne.n	80069d2 <USB_EPStartXfer+0x10ea>
 8006978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800697c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006986:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800698a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006994:	b29b      	uxth	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800699c:	4413      	add	r3, r2
 800699e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	011a      	lsls	r2, r3, #4
 80069b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80069b4:	4413      	add	r3, r2
 80069b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80069ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80069d0:	801a      	strh	r2, [r3, #0]
 80069d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80069e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	785b      	ldrb	r3, [r3, #1]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f040 809d 	bne.w	8006b2c <USB_EPStartXfer+0x1244>
 80069f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	461a      	mov	r2, r3
 8006a12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a16:	4413      	add	r3, r2
 8006a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	011a      	lsls	r2, r3, #4
 8006a2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a2e:	4413      	add	r3, r2
 8006a30:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006a34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a4a:	801a      	strh	r2, [r3, #0]
 8006a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a5a:	d92b      	bls.n	8006ab4 <USB_EPStartXfer+0x11cc>
 8006a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	095b      	lsrs	r3, r3, #5
 8006a6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	f003 031f 	and.w	r3, r3, #31
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d104      	bne.n	8006a8c <USB_EPStartXfer+0x11a4>
 8006a82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a86:	3b01      	subs	r3, #1
 8006a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a90:	881b      	ldrh	r3, [r3, #0]
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	029b      	lsls	r3, r3, #10
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ab0:	801a      	strh	r2, [r3, #0]
 8006ab2:	e069      	b.n	8006b88 <USB_EPStartXfer+0x12a0>
 8006ab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ab8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d10c      	bne.n	8006ade <USB_EPStartXfer+0x11f6>
 8006ac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006ada:	801a      	strh	r2, [r3, #0]
 8006adc:	e054      	b.n	8006b88 <USB_EPStartXfer+0x12a0>
 8006ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006af0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d004      	beq.n	8006b0e <USB_EPStartXfer+0x1226>
 8006b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b08:	3301      	adds	r3, #1
 8006b0a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	029b      	lsls	r3, r3, #10
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	4313      	orrs	r3, r2
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b28:	801a      	strh	r2, [r3, #0]
 8006b2a:	e02d      	b.n	8006b88 <USB_EPStartXfer+0x12a0>
 8006b2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	785b      	ldrb	r3, [r3, #1]
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d125      	bne.n	8006b88 <USB_EPStartXfer+0x12a0>
 8006b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b40:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006b52:	4413      	add	r3, r2
 8006b54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006b58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	011a      	lsls	r2, r3, #4
 8006b66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006b70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b86:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006b88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69db      	ldr	r3, [r3, #28]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f000 8218 	beq.w	8006fca <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006b9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	4413      	add	r3, r2
 8006bb4:	881b      	ldrh	r3, [r3, #0]
 8006bb6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006bba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d005      	beq.n	8006bd2 <USB_EPStartXfer+0x12ea>
 8006bc6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10d      	bne.n	8006bee <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006bd2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f040 81f5 	bne.w	8006fca <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006be0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f040 81ee 	bne.w	8006fca <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006bee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bf2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4413      	add	r3, r2
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c14:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	441a      	add	r2, r3
 8006c32:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c42:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	8013      	strh	r3, [r2, #0]
 8006c4a:	e1be      	b.n	8006fca <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	78db      	ldrb	r3, [r3, #3]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	f040 81b4 	bne.w	8006fc6 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006c5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	699a      	ldr	r2, [r3, #24]
 8006c6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	691b      	ldr	r3, [r3, #16]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d917      	bls.n	8006caa <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006c7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c9a:	1ad2      	subs	r2, r2, r3
 8006c9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ca0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	619a      	str	r2, [r3, #24]
 8006ca8:	e00e      	b.n	8006cc8 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006caa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006cba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ccc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	785b      	ldrb	r3, [r3, #1]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f040 8085 	bne.w	8006de4 <USB_EPStartXfer+0x14fc>
 8006cda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006cfe:	4413      	add	r3, r2
 8006d00:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	011a      	lsls	r2, r3, #4
 8006d12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006d16:	4413      	add	r3, r2
 8006d18:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d32:	801a      	strh	r2, [r3, #0]
 8006d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d38:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d3a:	d923      	bls.n	8006d84 <USB_EPStartXfer+0x149c>
 8006d3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d40:	095b      	lsrs	r3, r3, #5
 8006d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4a:	f003 031f 	and.w	r3, r3, #31
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d104      	bne.n	8006d5c <USB_EPStartXfer+0x1474>
 8006d52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d56:	3b01      	subs	r3, #1
 8006d58:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d60:	881b      	ldrh	r3, [r3, #0]
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	029b      	lsls	r3, r3, #10
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d80:	801a      	strh	r2, [r3, #0]
 8006d82:	e060      	b.n	8006e46 <USB_EPStartXfer+0x155e>
 8006d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10c      	bne.n	8006da6 <USB_EPStartXfer+0x14be>
 8006d8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d90:	881b      	ldrh	r3, [r3, #0]
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	e04f      	b.n	8006e46 <USB_EPStartXfer+0x155e>
 8006da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006daa:	085b      	lsrs	r3, r3, #1
 8006dac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d004      	beq.n	8006dc6 <USB_EPStartXfer+0x14de>
 8006dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006dc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	029b      	lsls	r3, r3, #10
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006de0:	801a      	strh	r2, [r3, #0]
 8006de2:	e030      	b.n	8006e46 <USB_EPStartXfer+0x155e>
 8006de4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006de8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	785b      	ldrb	r3, [r3, #1]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d128      	bne.n	8006e46 <USB_EPStartXfer+0x155e>
 8006df4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006df8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	461a      	mov	r2, r3
 8006e14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e18:	4413      	add	r3, r2
 8006e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	011a      	lsls	r2, r3, #4
 8006e2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e30:	4413      	add	r3, r2
 8006e32:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e3e:	b29a      	uxth	r2, r3
 8006e40:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006e44:	801a      	strh	r2, [r3, #0]
 8006e46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	785b      	ldrb	r3, [r3, #1]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f040 8085 	bne.w	8006f70 <USB_EPStartXfer+0x1688>
 8006e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006e74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	461a      	mov	r2, r3
 8006e86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006e90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	011a      	lsls	r2, r3, #4
 8006e9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ea2:	4413      	add	r3, r2
 8006ea4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006eac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ec6:	d923      	bls.n	8006f10 <USB_EPStartXfer+0x1628>
 8006ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ecc:	095b      	lsrs	r3, r3, #5
 8006ece:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed6:	f003 031f 	and.w	r3, r3, #31
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d104      	bne.n	8006ee8 <USB_EPStartXfer+0x1600>
 8006ede:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ee8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	029b      	lsls	r3, r3, #10
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	4313      	orrs	r3, r2
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f0c:	801a      	strh	r2, [r3, #0]
 8006f0e:	e05c      	b.n	8006fca <USB_EPStartXfer+0x16e2>
 8006f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10c      	bne.n	8006f32 <USB_EPStartXfer+0x164a>
 8006f18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f1c:	881b      	ldrh	r3, [r3, #0]
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f2e:	801a      	strh	r2, [r3, #0]
 8006f30:	e04b      	b.n	8006fca <USB_EPStartXfer+0x16e2>
 8006f32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f36:	085b      	lsrs	r3, r3, #1
 8006f38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d004      	beq.n	8006f52 <USB_EPStartXfer+0x166a>
 8006f48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f56:	881b      	ldrh	r3, [r3, #0]
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	029b      	lsls	r3, r3, #10
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	4313      	orrs	r3, r2
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f6c:	801a      	strh	r2, [r3, #0]
 8006f6e:	e02c      	b.n	8006fca <USB_EPStartXfer+0x16e2>
 8006f70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	785b      	ldrb	r3, [r3, #1]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d124      	bne.n	8006fca <USB_EPStartXfer+0x16e2>
 8006f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	461a      	mov	r2, r3
 8006f92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f96:	4413      	add	r3, r2
 8006f98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	011a      	lsls	r2, r3, #4
 8006faa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006fae:	4413      	add	r3, r2
 8006fb0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006fb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006fc2:	801a      	strh	r2, [r3, #0]
 8006fc4:	e001      	b.n	8006fca <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e03a      	b.n	8007040 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006fca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	4413      	add	r3, r2
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ff0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006ff4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006ff8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006ffc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007000:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007004:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007008:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800700c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007010:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800701a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	441a      	add	r2, r3
 8007026:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800702a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800702e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007032:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800703a:	b29b      	uxth	r3, r3
 800703c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800704a:	b480      	push	{r7}
 800704c:	b085      	sub	sp, #20
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	785b      	ldrb	r3, [r3, #1]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d020      	beq.n	800709e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	b29b      	uxth	r3, r3
 800706a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800706e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007072:	81bb      	strh	r3, [r7, #12]
 8007074:	89bb      	ldrh	r3, [r7, #12]
 8007076:	f083 0310 	eor.w	r3, r3, #16
 800707a:	81bb      	strh	r3, [r7, #12]
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	441a      	add	r2, r3
 8007086:	89bb      	ldrh	r3, [r7, #12]
 8007088:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800708c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007090:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007098:	b29b      	uxth	r3, r3
 800709a:	8013      	strh	r3, [r2, #0]
 800709c:	e01f      	b.n	80070de <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4413      	add	r3, r2
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070b4:	81fb      	strh	r3, [r7, #14]
 80070b6:	89fb      	ldrh	r3, [r7, #14]
 80070b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80070bc:	81fb      	strh	r3, [r7, #14]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	441a      	add	r2, r3
 80070c8:	89fb      	ldrh	r3, [r7, #14]
 80070ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070da:	b29b      	uxth	r3, r3
 80070dc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr

080070ea <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b087      	sub	sp, #28
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	7b1b      	ldrb	r3, [r3, #12]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f040 809d 	bne.w	8007238 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	785b      	ldrb	r3, [r3, #1]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d04c      	beq.n	80071a0 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	881b      	ldrh	r3, [r3, #0]
 8007112:	823b      	strh	r3, [r7, #16]
 8007114:	8a3b      	ldrh	r3, [r7, #16]
 8007116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711a:	2b00      	cmp	r3, #0
 800711c:	d01b      	beq.n	8007156 <USB_EPClearStall+0x6c>
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	881b      	ldrh	r3, [r3, #0]
 800712a:	b29b      	uxth	r3, r3
 800712c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007130:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007134:	81fb      	strh	r3, [r7, #14]
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	441a      	add	r2, r3
 8007140:	89fb      	ldrh	r3, [r7, #14]
 8007142:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007146:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800714a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800714e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007152:	b29b      	uxth	r3, r3
 8007154:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	78db      	ldrb	r3, [r3, #3]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d06c      	beq.n	8007238 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	b29b      	uxth	r3, r3
 800716c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007170:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007174:	81bb      	strh	r3, [r7, #12]
 8007176:	89bb      	ldrh	r3, [r7, #12]
 8007178:	f083 0320 	eor.w	r3, r3, #32
 800717c:	81bb      	strh	r3, [r7, #12]
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	441a      	add	r2, r3
 8007188:	89bb      	ldrh	r3, [r7, #12]
 800718a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800718e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800719a:	b29b      	uxth	r3, r3
 800719c:	8013      	strh	r3, [r2, #0]
 800719e:	e04b      	b.n	8007238 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	82fb      	strh	r3, [r7, #22]
 80071ae:	8afb      	ldrh	r3, [r7, #22]
 80071b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d01b      	beq.n	80071f0 <USB_EPClearStall+0x106>
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071ce:	82bb      	strh	r3, [r7, #20]
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	441a      	add	r2, r3
 80071da:	8abb      	ldrh	r3, [r7, #20]
 80071dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	4413      	add	r3, r2
 80071fa:	881b      	ldrh	r3, [r3, #0]
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007206:	827b      	strh	r3, [r7, #18]
 8007208:	8a7b      	ldrh	r3, [r7, #18]
 800720a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800720e:	827b      	strh	r3, [r7, #18]
 8007210:	8a7b      	ldrh	r3, [r7, #18]
 8007212:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007216:	827b      	strh	r3, [r7, #18]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	441a      	add	r2, r3
 8007222:	8a7b      	ldrh	r3, [r7, #18]
 8007224:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007228:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007230:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007234:	b29b      	uxth	r3, r3
 8007236:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	371c      	adds	r7, #28
 800723e:	46bd      	mov	sp, r7
 8007240:	bc80      	pop	{r7}
 8007242:	4770      	bx	lr

08007244 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	460b      	mov	r3, r1
 800724e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007250:	78fb      	ldrb	r3, [r7, #3]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d103      	bne.n	800725e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2280      	movs	r2, #128	@ 0x80
 800725a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	bc80      	pop	{r7}
 8007268:	4770      	bx	lr

0800726a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	bc80      	pop	{r7}
 800727c:	4770      	bx	lr

0800727e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800727e:	b480      	push	{r7}
 8007280:	b083      	sub	sp, #12
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007286:	2300      	movs	r3, #0
}
 8007288:	4618      	mov	r0, r3
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	bc80      	pop	{r7}
 8007290:	4770      	bx	lr

08007292 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80072a4:	68fb      	ldr	r3, [r7, #12]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bc80      	pop	{r7}
 80072ae:	4770      	bx	lr

080072b0 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bc80      	pop	{r7}
 80072c4:	4770      	bx	lr

080072c6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b08b      	sub	sp, #44	@ 0x2c
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	60f8      	str	r0, [r7, #12]
 80072ce:	60b9      	str	r1, [r7, #8]
 80072d0:	4611      	mov	r1, r2
 80072d2:	461a      	mov	r2, r3
 80072d4:	460b      	mov	r3, r1
 80072d6:	80fb      	strh	r3, [r7, #6]
 80072d8:	4613      	mov	r3, r2
 80072da:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80072dc:	88bb      	ldrh	r3, [r7, #4]
 80072de:	3301      	adds	r3, #1
 80072e0:	085b      	lsrs	r3, r3, #1
 80072e2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80072ec:	88fb      	ldrh	r3, [r7, #6]
 80072ee:	005a      	lsls	r2, r3, #1
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	4413      	add	r3, r2
 80072f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072f8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fe:	e01e      	b.n	800733e <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	3301      	adds	r3, #1
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	021b      	lsls	r3, r3, #8
 800730e:	b21a      	sxth	r2, r3
 8007310:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007314:	4313      	orrs	r3, r2
 8007316:	b21b      	sxth	r3, r3
 8007318:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800731a:	6a3b      	ldr	r3, [r7, #32]
 800731c:	8a7a      	ldrh	r2, [r7, #18]
 800731e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	3302      	adds	r3, #2
 8007324:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007326:	6a3b      	ldr	r3, [r7, #32]
 8007328:	3302      	adds	r3, #2
 800732a:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	3301      	adds	r3, #1
 8007330:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	3301      	adds	r3, #1
 8007336:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733a:	3b01      	subs	r3, #1
 800733c:	627b      	str	r3, [r7, #36]	@ 0x24
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1dd      	bne.n	8007300 <USB_WritePMA+0x3a>
  }
}
 8007344:	bf00      	nop
 8007346:	bf00      	nop
 8007348:	372c      	adds	r7, #44	@ 0x2c
 800734a:	46bd      	mov	sp, r7
 800734c:	bc80      	pop	{r7}
 800734e:	4770      	bx	lr

08007350 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007350:	b480      	push	{r7}
 8007352:	b08b      	sub	sp, #44	@ 0x2c
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	4611      	mov	r1, r2
 800735c:	461a      	mov	r2, r3
 800735e:	460b      	mov	r3, r1
 8007360:	80fb      	strh	r3, [r7, #6]
 8007362:	4613      	mov	r3, r2
 8007364:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007366:	88bb      	ldrh	r3, [r7, #4]
 8007368:	085b      	lsrs	r3, r3, #1
 800736a:	b29b      	uxth	r3, r3
 800736c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007376:	88fb      	ldrh	r3, [r7, #6]
 8007378:	005a      	lsls	r2, r3, #1
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	4413      	add	r3, r2
 800737e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007382:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	627b      	str	r3, [r7, #36]	@ 0x24
 8007388:	e01b      	b.n	80073c2 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	881b      	ldrh	r3, [r3, #0]
 800738e:	b29b      	uxth	r3, r3
 8007390:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007392:	6a3b      	ldr	r3, [r7, #32]
 8007394:	3302      	adds	r3, #2
 8007396:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	b2da      	uxtb	r2, r3
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	3301      	adds	r3, #1
 80073a4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	0a1b      	lsrs	r3, r3, #8
 80073aa:	b2da      	uxtb	r2, r3
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	3301      	adds	r3, #1
 80073b4:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	3302      	adds	r3, #2
 80073ba:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80073bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073be:	3b01      	subs	r3, #1
 80073c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80073c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1e0      	bne.n	800738a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80073c8:	88bb      	ldrh	r3, [r7, #4]
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d007      	beq.n	80073e4 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80073d4:	6a3b      	ldr	r3, [r7, #32]
 80073d6:	881b      	ldrh	r3, [r3, #0]
 80073d8:	b29b      	uxth	r3, r3
 80073da:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	701a      	strb	r2, [r3, #0]
  }
}
 80073e4:	bf00      	nop
 80073e6:	372c      	adds	r7, #44	@ 0x2c
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bc80      	pop	{r7}
 80073ec:	4770      	bx	lr
	...

080073f0 <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80073fc:	2300      	movs	r3, #0
 80073fe:	73fb      	strb	r3, [r7, #15]

  USBD_LL_OpenEP(pdev,
 8007400:	2340      	movs	r3, #64	@ 0x40
 8007402:	2202      	movs	r2, #2
 8007404:	2181      	movs	r1, #129	@ 0x81
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f001 fc49 	bl	8008c9e <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);

  USBD_LL_OpenEP(pdev,
 800740c:	2340      	movs	r3, #64	@ 0x40
 800740e:	2202      	movs	r2, #2
 8007410:	2101      	movs	r1, #1
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fc43 	bl	8008c9e <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);

  USBD_LL_PrepareReceive(pdev,
 8007418:	2340      	movs	r3, #64	@ 0x40
 800741a:	4a0f      	ldr	r2, [pc, #60]	@ (8007458 <USBD_MIDI_Init+0x68>)
 800741c:	2101      	movs	r1, #1
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f001 fd2d 	bl	8008e7e <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);

  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 8007424:	2010      	movs	r0, #16
 8007426:	f001 fd4d 	bl	8008ec4 <USBD_static_malloc>
 800742a:	4602      	mov	r2, r0
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if(pdev->pClassData == NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007438:	2b00      	cmp	r3, #0
 800743a:	d102      	bne.n	8007442 <USBD_MIDI_Init+0x52>
  {
    ret = 1;
 800743c:	2301      	movs	r3, #1
 800743e:	73fb      	strb	r3, [r7, #15]
 8007440:	e004      	b.n	800744c <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007448:	2200      	movs	r2, #0
 800744a:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800744c:	7bfb      	ldrb	r3, [r7, #15]
}
 800744e:	4618      	mov	r0, r3
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20000288 	.word	0x20000288

0800745c <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	460b      	mov	r3, r1
 8007466:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 8007468:	2140      	movs	r1, #64	@ 0x40
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 fc3d 	bl	8008cea <USBD_LL_CloseEP>

  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007476:	2b00      	cmp	r3, #0
 8007478:	d009      	beq.n	800748e <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007480:	4618      	mov	r0, r3
 8007482:	f001 fd2b 	bl	8008edc <USBD_static_free>
    pdev->pClassData = NULL;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return USBD_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	3708      	adds	r7, #8
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b086      	sub	sp, #24
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 80074a2:	2300      	movs	r3, #0
 80074a4:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 80074a6:	2300      	movs	r3, #0
 80074a8:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074b0:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d044      	beq.n	8007548 <USBD_MIDI_Setup+0xb0>
 80074be:	2b20      	cmp	r3, #32
 80074c0:	d171      	bne.n	80075a6 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	785b      	ldrb	r3, [r3, #1]
 80074c6:	3b02      	subs	r3, #2
 80074c8:	2b09      	cmp	r3, #9
 80074ca:	d836      	bhi.n	800753a <USBD_MIDI_Setup+0xa2>
 80074cc:	a201      	add	r2, pc, #4	@ (adr r2, 80074d4 <USBD_MIDI_Setup+0x3c>)
 80074ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d2:	bf00      	nop
 80074d4:	0800752b 	.word	0x0800752b
 80074d8:	0800750b 	.word	0x0800750b
 80074dc:	0800753b 	.word	0x0800753b
 80074e0:	0800753b 	.word	0x0800753b
 80074e4:	0800753b 	.word	0x0800753b
 80074e8:	0800753b 	.word	0x0800753b
 80074ec:	0800753b 	.word	0x0800753b
 80074f0:	0800753b 	.word	0x0800753b
 80074f4:	08007519 	.word	0x08007519
 80074f8:	080074fd 	.word	0x080074fd
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	885b      	ldrh	r3, [r3, #2]
 8007500:	b2db      	uxtb	r3, r3
 8007502:	461a      	mov	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	601a      	str	r2, [r3, #0]
        break;
 8007508:	e01d      	b.n	8007546 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->Protocol,
 800750a:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev,
 800750c:	2201      	movs	r2, #1
 800750e:	4619      	mov	r1, r3
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f001 f8fd 	bl	8008710 <USBD_CtlSendData>
                          1);
        break;
 8007516:	e016      	b.n	8007546 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	885b      	ldrh	r3, [r3, #2]
 800751c:	0a1b      	lsrs	r3, r3, #8
 800751e:	b29b      	uxth	r3, r3
 8007520:	b2db      	uxtb	r3, r3
 8007522:	461a      	mov	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	605a      	str	r2, [r3, #4]
        break;
 8007528:	e00d      	b.n	8007546 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->IdleState,
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev,
 800752e:	2201      	movs	r2, #1
 8007530:	4619      	mov	r1, r3
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f001 f8ec 	bl	8008710 <USBD_CtlSendData>
                          1);
        break;
 8007538:	e005      	b.n	8007546 <USBD_MIDI_Setup+0xae>

      default:
        USBD_CtlError (pdev, req);
 800753a:	6839      	ldr	r1, [r7, #0]
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 f87d 	bl	800863c <USBD_CtlError>
        return USBD_FAIL;
 8007542:	2302      	movs	r3, #2
 8007544:	e030      	b.n	80075a8 <USBD_MIDI_Setup+0x110>
    }
    break;
 8007546:	e02e      	b.n	80075a6 <USBD_MIDI_Setup+0x10e>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	785b      	ldrb	r3, [r3, #1]
 800754c:	2b0b      	cmp	r3, #11
 800754e:	d023      	beq.n	8007598 <USBD_MIDI_Setup+0x100>
 8007550:	2b0b      	cmp	r3, #11
 8007552:	dc28      	bgt.n	80075a6 <USBD_MIDI_Setup+0x10e>
 8007554:	2b06      	cmp	r3, #6
 8007556:	d002      	beq.n	800755e <USBD_MIDI_Setup+0xc6>
 8007558:	2b0a      	cmp	r3, #10
 800755a:	d015      	beq.n	8007588 <USBD_MIDI_Setup+0xf0>
 800755c:	e023      	b.n	80075a6 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR:
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	885b      	ldrh	r3, [r3, #2]
 8007562:	0a1b      	lsrs	r3, r3, #8
 8007564:	b29b      	uxth	r3, r3
 8007566:	2b21      	cmp	r3, #33	@ 0x21
 8007568:	d107      	bne.n	800757a <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 800756a:	4b11      	ldr	r3, [pc, #68]	@ (80075b0 <USBD_MIDI_Setup+0x118>)
 800756c:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	88db      	ldrh	r3, [r3, #6]
 8007572:	2b07      	cmp	r3, #7
 8007574:	bf28      	it	cs
 8007576:	2307      	movcs	r3, #7
 8007578:	82fb      	strh	r3, [r7, #22]
        }

        USBD_CtlSendData (pdev, pbuf, len);
 800757a:	8afb      	ldrh	r3, [r7, #22]
 800757c:	461a      	mov	r2, r3
 800757e:	6939      	ldr	r1, [r7, #16]
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f001 f8c5 	bl	8008710 <USBD_CtlSendData>
        break;
 8007586:	e00e      	b.n	80075a6 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 800758c:	2201      	movs	r2, #1
 800758e:	4619      	mov	r1, r3
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f001 f8bd 	bl	8008710 <USBD_CtlSendData>
                          1);
        break;
 8007596:	e006      	b.n	80075a6 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	885b      	ldrh	r3, [r3, #2]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	461a      	mov	r2, r3
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	609a      	str	r2, [r3, #8]
        break;
 80075a4:	bf00      	nop
    }
  }
  return USBD_OK;
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	2000006a 	.word	0x2000006a

080075b4 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c2:	7b1b      	ldrb	r3, [r3, #12]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bc80      	pop	{r7}
 80075cc:	4770      	bx	lr

080075ce <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev,
                                 uint8_t *data,
                                 uint16_t len)
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b086      	sub	sp, #24
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	60f8      	str	r0, [r7, #12]
 80075d6:	60b9      	str	r1, [r7, #8]
 80075d8:	4613      	mov	r3, r2
 80075da:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075e2:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ea:	2b03      	cmp	r3, #3
 80075ec:	d10c      	bne.n	8007608 <USBD_MIDI_SendPackets+0x3a>
  {
    if(hmidi->state == MIDI_IDLE)
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	7b1b      	ldrb	r3, [r3, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d108      	bne.n	8007608 <USBD_MIDI_SendPackets+0x3a>
    {
      hmidi->state = MIDI_BUSY;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	2201      	movs	r2, #1
 80075fa:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 80075fc:	88fb      	ldrh	r3, [r7, #6]
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	2181      	movs	r1, #129	@ 0x81
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f001 fc18 	bl	8008e38 <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
	...

08007614 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2253      	movs	r2, #83	@ 0x53
 8007620:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 8007622:	4b03      	ldr	r3, [pc, #12]	@ (8007630 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 8007624:	4618      	mov	r0, r3
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	bc80      	pop	{r7}
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	20000058 	.word	0x20000058

08007634 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	460b      	mov	r3, r1
 800763e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007646:	2200      	movs	r2, #0
 8007648:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800764a:	f000 f805 	bl	8007658 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <USBD_MIDI_OnPacketsSent>:
/**
  * @brief  USBD_MIDI_OnPacketsSent
  *         on usb midi packets sent to the host callback
  */
__weak extern void USBD_MIDI_OnPacketsSent(void)
{
 8007658:	b480      	push	{r7}
 800765a:	af00      	add	r7, sp, #0
}
 800765c:	bf00      	nop
 800765e:	46bd      	mov	sp, r7
 8007660:	bc80      	pop	{r7}
 8007662:	4770      	bx	lr

08007664 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 8007670:	78fb      	ldrb	r3, [r7, #3]
 8007672:	2b01      	cmp	r3, #1
 8007674:	d001      	beq.n	800767a <USBD_MIDI_DataOut+0x16>
 8007676:	2302      	movs	r3, #2
 8007678:	e015      	b.n	80076a6 <USBD_MIDI_DataOut+0x42>

  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007680:	78fa      	ldrb	r2, [r7, #3]
 8007682:	4611      	mov	r1, r2
 8007684:	4618      	mov	r0, r3
 8007686:	f7fa ffa0 	bl	80025ca <HAL_PCD_EP_GetRxCount>
 800768a:	4603      	mov	r3, r0
 800768c:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 800768e:	7bfb      	ldrb	r3, [r7, #15]
 8007690:	4619      	mov	r1, r3
 8007692:	4807      	ldr	r0, [pc, #28]	@ (80076b0 <USBD_MIDI_DataOut+0x4c>)
 8007694:	f000 f80e 	bl	80076b4 <USBD_MIDI_OnPacketsReceived>

  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);
 8007698:	2340      	movs	r3, #64	@ 0x40
 800769a:	4a05      	ldr	r2, [pc, #20]	@ (80076b0 <USBD_MIDI_DataOut+0x4c>)
 800769c:	2101      	movs	r1, #1
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f001 fbed 	bl	8008e7e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	20000288 	.word	0x20000288

080076b4 <USBD_MIDI_OnPacketsReceived>:
  *         on usb midi packets received from the host callback
  * @param  data: pointer to the data packet
  * @param  len: size of the data
  */
__weak extern void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	460b      	mov	r3, r1
 80076be:	70fb      	strb	r3, [r7, #3]
  UNUSED(data);
  UNUSED(len);
}
 80076c0:	bf00      	nop
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bc80      	pop	{r7}
 80076c8:	4770      	bx	lr
	...

080076cc <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	220a      	movs	r2, #10
 80076d8:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 80076da:	4b03      	ldr	r3, [pc, #12]	@ (80076e8 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 80076dc:	4618      	mov	r0, r3
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bc80      	pop	{r7}
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	200000ac 	.word	0x200000ac

080076ec <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	4613      	mov	r3, r2
 80076f8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d101      	bne.n	8007704 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007700:	2302      	movs	r3, #2
 8007702:	e01a      	b.n	800773a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800770a:	2b00      	cmp	r3, #0
 800770c:	d003      	beq.n	8007716 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d003      	beq.n	8007724 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	79fa      	ldrb	r2, [r7, #7]
 8007730:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f001 fa48 	bl	8008bc8 <USBD_LL_Init>

  return USBD_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800774c:	2300      	movs	r3, #0
 800774e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d006      	beq.n	8007764 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	683a      	ldr	r2, [r7, #0]
 800775a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	73fb      	strb	r3, [r7, #15]
 8007762:	e001      	b.n	8007768 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007764:	2302      	movs	r3, #2
 8007766:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007768:	7bfb      	ldrb	r3, [r7, #15]
}
 800776a:	4618      	mov	r0, r3
 800776c:	3714      	adds	r7, #20
 800776e:	46bd      	mov	sp, r7
 8007770:	bc80      	pop	{r7}
 8007772:	4770      	bx	lr

08007774 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f001 fa73 	bl	8008c68 <USBD_LL_Start>

  return USBD_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr

080077a0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	460b      	mov	r3, r1
 80077aa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80077ac:	2302      	movs	r3, #2
 80077ae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00c      	beq.n	80077d4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	78fa      	ldrb	r2, [r7, #3]
 80077c4:	4611      	mov	r1, r2
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	4798      	blx	r3
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d101      	bne.n	80077d4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b082      	sub	sp, #8
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
 80077e6:	460b      	mov	r3, r1
 80077e8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	78fa      	ldrb	r2, [r7, #3]
 80077f4:	4611      	mov	r1, r2
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	4798      	blx	r3

  return USBD_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007814:	6839      	ldr	r1, [r7, #0]
 8007816:	4618      	mov	r0, r3
 8007818:	f000 fed7 	bl	80085ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800782a:	461a      	mov	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007838:	f003 031f 	and.w	r3, r3, #31
 800783c:	2b02      	cmp	r3, #2
 800783e:	d016      	beq.n	800786e <USBD_LL_SetupStage+0x6a>
 8007840:	2b02      	cmp	r3, #2
 8007842:	d81c      	bhi.n	800787e <USBD_LL_SetupStage+0x7a>
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <USBD_LL_SetupStage+0x4a>
 8007848:	2b01      	cmp	r3, #1
 800784a:	d008      	beq.n	800785e <USBD_LL_SetupStage+0x5a>
 800784c:	e017      	b.n	800787e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007854:	4619      	mov	r1, r3
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f9ca 	bl	8007bf0 <USBD_StdDevReq>
      break;
 800785c:	e01a      	b.n	8007894 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007864:	4619      	mov	r1, r3
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 fa2c 	bl	8007cc4 <USBD_StdItfReq>
      break;
 800786c:	e012      	b.n	8007894 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007874:	4619      	mov	r1, r3
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 fa6c 	bl	8007d54 <USBD_StdEPReq>
      break;
 800787c:	e00a      	b.n	8007894 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007884:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007888:	b2db      	uxtb	r3, r3
 800788a:	4619      	mov	r1, r3
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f001 fa4b 	bl	8008d28 <USBD_LL_StallEP>
      break;
 8007892:	bf00      	nop
  }

  return USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b086      	sub	sp, #24
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	460b      	mov	r3, r1
 80078a8:	607a      	str	r2, [r7, #4]
 80078aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80078ac:	7afb      	ldrb	r3, [r7, #11]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d14b      	bne.n	800794a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80078b8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80078c0:	2b03      	cmp	r3, #3
 80078c2:	d134      	bne.n	800792e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	68da      	ldr	r2, [r3, #12]
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d919      	bls.n	8007904 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	68da      	ldr	r2, [r3, #12]
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	1ad2      	subs	r2, r2, r3
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	68da      	ldr	r2, [r3, #12]
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d203      	bcs.n	80078f2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	e002      	b.n	80078f8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	461a      	mov	r2, r3
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	68f8      	ldr	r0, [r7, #12]
 80078fe:	f000 ff35 	bl	800876c <USBD_CtlContinueRx>
 8007902:	e038      	b.n	8007976 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00a      	beq.n	8007926 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007916:	2b03      	cmp	r3, #3
 8007918:	d105      	bne.n	8007926 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f000 ff32 	bl	8008790 <USBD_CtlSendStatus>
 800792c:	e023      	b.n	8007976 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007934:	2b05      	cmp	r3, #5
 8007936:	d11e      	bne.n	8007976 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007940:	2100      	movs	r1, #0
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f001 f9f0 	bl	8008d28 <USBD_LL_StallEP>
 8007948:	e015      	b.n	8007976 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00d      	beq.n	8007972 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800795c:	2b03      	cmp	r3, #3
 800795e:	d108      	bne.n	8007972 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007966:	699b      	ldr	r3, [r3, #24]
 8007968:	7afa      	ldrb	r2, [r7, #11]
 800796a:	4611      	mov	r1, r2
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	4798      	blx	r3
 8007970:	e001      	b.n	8007976 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007972:	2302      	movs	r3, #2
 8007974:	e000      	b.n	8007978 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3718      	adds	r7, #24
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b086      	sub	sp, #24
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	460b      	mov	r3, r1
 800798a:	607a      	str	r2, [r7, #4]
 800798c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800798e:	7afb      	ldrb	r3, [r7, #11]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d17f      	bne.n	8007a94 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	3314      	adds	r3, #20
 8007998:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d15c      	bne.n	8007a5e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d915      	bls.n	80079dc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	68da      	ldr	r2, [r3, #12]
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	691b      	ldr	r3, [r3, #16]
 80079b8:	1ad2      	subs	r2, r2, r3
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	461a      	mov	r2, r3
 80079c6:	6879      	ldr	r1, [r7, #4]
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f000 febd 	bl	8008748 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079ce:	2300      	movs	r3, #0
 80079d0:	2200      	movs	r2, #0
 80079d2:	2100      	movs	r1, #0
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f001 fa52 	bl	8008e7e <USBD_LL_PrepareReceive>
 80079da:	e04e      	b.n	8007a7a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	6912      	ldr	r2, [r2, #16]
 80079e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80079e8:	fb01 f202 	mul.w	r2, r1, r2
 80079ec:	1a9b      	subs	r3, r3, r2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d11c      	bne.n	8007a2c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	689a      	ldr	r2, [r3, #8]
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d316      	bcc.n	8007a2c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	689a      	ldr	r2, [r3, #8]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d20f      	bcs.n	8007a2c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2100      	movs	r1, #0
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 fe99 	bl	8008748 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a1e:	2300      	movs	r3, #0
 8007a20:	2200      	movs	r2, #0
 8007a22:	2100      	movs	r1, #0
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f001 fa2a 	bl	8008e7e <USBD_LL_PrepareReceive>
 8007a2a:	e026      	b.n	8007a7a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d00a      	beq.n	8007a4e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007a3e:	2b03      	cmp	r3, #3
 8007a40:	d105      	bne.n	8007a4e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007a4e:	2180      	movs	r1, #128	@ 0x80
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f001 f969 	bl	8008d28 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f000 fead 	bl	80087b6 <USBD_CtlReceiveStatus>
 8007a5c:	e00d      	b.n	8007a7a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a64:	2b04      	cmp	r3, #4
 8007a66:	d004      	beq.n	8007a72 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d103      	bne.n	8007a7a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007a72:	2180      	movs	r1, #128	@ 0x80
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f001 f957 	bl	8008d28 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d11d      	bne.n	8007ac0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f7ff fe81 	bl	800778c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007a92:	e015      	b.n	8007ac0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a9a:	695b      	ldr	r3, [r3, #20]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d00d      	beq.n	8007abc <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d108      	bne.n	8007abc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	7afa      	ldrb	r2, [r7, #11]
 8007ab4:	4611      	mov	r1, r2
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	4798      	blx	r3
 8007aba:	e001      	b.n	8007ac0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007abc:	2302      	movs	r3, #2
 8007abe:	e000      	b.n	8007ac2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3718      	adds	r7, #24
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b082      	sub	sp, #8
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ad2:	2340      	movs	r3, #64	@ 0x40
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 f8e0 	bl	8008c9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2240      	movs	r2, #64	@ 0x40
 8007aea:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007aee:	2340      	movs	r3, #64	@ 0x40
 8007af0:	2200      	movs	r2, #0
 8007af2:	2180      	movs	r1, #128	@ 0x80
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f001 f8d2 	bl	8008c9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2240      	movs	r2, #64	@ 0x40
 8007b04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d009      	beq.n	8007b42 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6852      	ldr	r2, [r2, #4]
 8007b3a:	b2d2      	uxtb	r2, r2
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	4798      	blx	r3
  }

  return USBD_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3708      	adds	r7, #8
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	78fa      	ldrb	r2, [r7, #3]
 8007b5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bc80      	pop	{r7}
 8007b68:	4770      	bx	lr

08007b6a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b083      	sub	sp, #12
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2204      	movs	r2, #4
 8007b82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bc80      	pop	{r7}
 8007b90:	4770      	bx	lr

08007b92 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b083      	sub	sp, #12
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ba0:	2b04      	cmp	r3, #4
 8007ba2:	d105      	bne.n	8007bb0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007bb0:	2300      	movs	r3, #0
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bc80      	pop	{r7}
 8007bba:	4770      	bx	lr

08007bbc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b082      	sub	sp, #8
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d10b      	bne.n	8007be6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bd4:	69db      	ldr	r3, [r3, #28]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d005      	beq.n	8007be6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007be6:	2300      	movs	r3, #0
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3708      	adds	r7, #8
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c06:	2b40      	cmp	r3, #64	@ 0x40
 8007c08:	d005      	beq.n	8007c16 <USBD_StdDevReq+0x26>
 8007c0a:	2b40      	cmp	r3, #64	@ 0x40
 8007c0c:	d84f      	bhi.n	8007cae <USBD_StdDevReq+0xbe>
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d009      	beq.n	8007c26 <USBD_StdDevReq+0x36>
 8007c12:	2b20      	cmp	r3, #32
 8007c14:	d14b      	bne.n	8007cae <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	6839      	ldr	r1, [r7, #0]
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	4798      	blx	r3
      break;
 8007c24:	e048      	b.n	8007cb8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	785b      	ldrb	r3, [r3, #1]
 8007c2a:	2b09      	cmp	r3, #9
 8007c2c:	d839      	bhi.n	8007ca2 <USBD_StdDevReq+0xb2>
 8007c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c34 <USBD_StdDevReq+0x44>)
 8007c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c34:	08007c85 	.word	0x08007c85
 8007c38:	08007c99 	.word	0x08007c99
 8007c3c:	08007ca3 	.word	0x08007ca3
 8007c40:	08007c8f 	.word	0x08007c8f
 8007c44:	08007ca3 	.word	0x08007ca3
 8007c48:	08007c67 	.word	0x08007c67
 8007c4c:	08007c5d 	.word	0x08007c5d
 8007c50:	08007ca3 	.word	0x08007ca3
 8007c54:	08007c7b 	.word	0x08007c7b
 8007c58:	08007c71 	.word	0x08007c71
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007c5c:	6839      	ldr	r1, [r7, #0]
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 f9dc 	bl	800801c <USBD_GetDescriptor>
          break;
 8007c64:	e022      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007c66:	6839      	ldr	r1, [r7, #0]
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 fb3f 	bl	80082ec <USBD_SetAddress>
          break;
 8007c6e:	e01d      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 fb7e 	bl	8008374 <USBD_SetConfig>
          break;
 8007c78:	e018      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007c7a:	6839      	ldr	r1, [r7, #0]
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 fc07 	bl	8008490 <USBD_GetConfig>
          break;
 8007c82:	e013      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007c84:	6839      	ldr	r1, [r7, #0]
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fc37 	bl	80084fa <USBD_GetStatus>
          break;
 8007c8c:	e00e      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007c8e:	6839      	ldr	r1, [r7, #0]
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 fc65 	bl	8008560 <USBD_SetFeature>
          break;
 8007c96:	e009      	b.n	8007cac <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007c98:	6839      	ldr	r1, [r7, #0]
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fc74 	bl	8008588 <USBD_ClrFeature>
          break;
 8007ca0:	e004      	b.n	8007cac <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007ca2:	6839      	ldr	r1, [r7, #0]
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 fcc9 	bl	800863c <USBD_CtlError>
          break;
 8007caa:	bf00      	nop
      }
      break;
 8007cac:	e004      	b.n	8007cb8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007cae:	6839      	ldr	r1, [r7, #0]
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 fcc3 	bl	800863c <USBD_CtlError>
      break;
 8007cb6:	bf00      	nop
  }

  return ret;
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop

08007cc4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007cda:	2b40      	cmp	r3, #64	@ 0x40
 8007cdc:	d005      	beq.n	8007cea <USBD_StdItfReq+0x26>
 8007cde:	2b40      	cmp	r3, #64	@ 0x40
 8007ce0:	d82e      	bhi.n	8007d40 <USBD_StdItfReq+0x7c>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <USBD_StdItfReq+0x26>
 8007ce6:	2b20      	cmp	r3, #32
 8007ce8:	d12a      	bne.n	8007d40 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	2b02      	cmp	r3, #2
 8007cf4:	d81d      	bhi.n	8007d32 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	889b      	ldrh	r3, [r3, #4]
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d813      	bhi.n	8007d28 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	4798      	blx	r3
 8007d0e:	4603      	mov	r3, r0
 8007d10:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	88db      	ldrh	r3, [r3, #6]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d110      	bne.n	8007d3c <USBD_StdItfReq+0x78>
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d10d      	bne.n	8007d3c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fd35 	bl	8008790 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007d26:	e009      	b.n	8007d3c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007d28:	6839      	ldr	r1, [r7, #0]
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 fc86 	bl	800863c <USBD_CtlError>
          break;
 8007d30:	e004      	b.n	8007d3c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007d32:	6839      	ldr	r1, [r7, #0]
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 fc81 	bl	800863c <USBD_CtlError>
          break;
 8007d3a:	e000      	b.n	8007d3e <USBD_StdItfReq+0x7a>
          break;
 8007d3c:	bf00      	nop
      }
      break;
 8007d3e:	e004      	b.n	8007d4a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007d40:	6839      	ldr	r1, [r7, #0]
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 fc7a 	bl	800863c <USBD_CtlError>
      break;
 8007d48:	bf00      	nop
  }

  return USBD_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	889b      	ldrh	r3, [r3, #4]
 8007d66:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d70:	2b40      	cmp	r3, #64	@ 0x40
 8007d72:	d007      	beq.n	8007d84 <USBD_StdEPReq+0x30>
 8007d74:	2b40      	cmp	r3, #64	@ 0x40
 8007d76:	f200 8146 	bhi.w	8008006 <USBD_StdEPReq+0x2b2>
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d00a      	beq.n	8007d94 <USBD_StdEPReq+0x40>
 8007d7e:	2b20      	cmp	r3, #32
 8007d80:	f040 8141 	bne.w	8008006 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	4798      	blx	r3
      break;
 8007d92:	e13d      	b.n	8008010 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d9c:	2b20      	cmp	r3, #32
 8007d9e:	d10a      	bne.n	8007db6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	6839      	ldr	r1, [r7, #0]
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	4798      	blx	r3
 8007dae:	4603      	mov	r3, r0
 8007db0:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007db2:	7bfb      	ldrb	r3, [r7, #15]
 8007db4:	e12d      	b.n	8008012 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	785b      	ldrb	r3, [r3, #1]
 8007dba:	2b03      	cmp	r3, #3
 8007dbc:	d007      	beq.n	8007dce <USBD_StdEPReq+0x7a>
 8007dbe:	2b03      	cmp	r3, #3
 8007dc0:	f300 811b 	bgt.w	8007ffa <USBD_StdEPReq+0x2a6>
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d072      	beq.n	8007eae <USBD_StdEPReq+0x15a>
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d03a      	beq.n	8007e42 <USBD_StdEPReq+0xee>
 8007dcc:	e115      	b.n	8007ffa <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d002      	beq.n	8007dde <USBD_StdEPReq+0x8a>
 8007dd8:	2b03      	cmp	r3, #3
 8007dda:	d015      	beq.n	8007e08 <USBD_StdEPReq+0xb4>
 8007ddc:	e02b      	b.n	8007e36 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007dde:	7bbb      	ldrb	r3, [r7, #14]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00c      	beq.n	8007dfe <USBD_StdEPReq+0xaa>
 8007de4:	7bbb      	ldrb	r3, [r7, #14]
 8007de6:	2b80      	cmp	r3, #128	@ 0x80
 8007de8:	d009      	beq.n	8007dfe <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007dea:	7bbb      	ldrb	r3, [r7, #14]
 8007dec:	4619      	mov	r1, r3
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 ff9a 	bl	8008d28 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007df4:	2180      	movs	r1, #128	@ 0x80
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 ff96 	bl	8008d28 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007dfc:	e020      	b.n	8007e40 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007dfe:	6839      	ldr	r1, [r7, #0]
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fc1b 	bl	800863c <USBD_CtlError>
              break;
 8007e06:	e01b      	b.n	8007e40 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	885b      	ldrh	r3, [r3, #2]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10e      	bne.n	8007e2e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007e10:	7bbb      	ldrb	r3, [r7, #14]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00b      	beq.n	8007e2e <USBD_StdEPReq+0xda>
 8007e16:	7bbb      	ldrb	r3, [r7, #14]
 8007e18:	2b80      	cmp	r3, #128	@ 0x80
 8007e1a:	d008      	beq.n	8007e2e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	88db      	ldrh	r3, [r3, #6]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d104      	bne.n	8007e2e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007e24:	7bbb      	ldrb	r3, [r7, #14]
 8007e26:	4619      	mov	r1, r3
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 ff7d 	bl	8008d28 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fcae 	bl	8008790 <USBD_CtlSendStatus>

              break;
 8007e34:	e004      	b.n	8007e40 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007e36:	6839      	ldr	r1, [r7, #0]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fbff 	bl	800863c <USBD_CtlError>
              break;
 8007e3e:	bf00      	nop
          }
          break;
 8007e40:	e0e0      	b.n	8008004 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d002      	beq.n	8007e52 <USBD_StdEPReq+0xfe>
 8007e4c:	2b03      	cmp	r3, #3
 8007e4e:	d015      	beq.n	8007e7c <USBD_StdEPReq+0x128>
 8007e50:	e026      	b.n	8007ea0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00c      	beq.n	8007e72 <USBD_StdEPReq+0x11e>
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	2b80      	cmp	r3, #128	@ 0x80
 8007e5c:	d009      	beq.n	8007e72 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007e5e:	7bbb      	ldrb	r3, [r7, #14]
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 ff60 	bl	8008d28 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007e68:	2180      	movs	r1, #128	@ 0x80
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 ff5c 	bl	8008d28 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e70:	e01c      	b.n	8007eac <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 fbe1 	bl	800863c <USBD_CtlError>
              break;
 8007e7a:	e017      	b.n	8007eac <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	885b      	ldrh	r3, [r3, #2]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d112      	bne.n	8007eaa <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007e84:	7bbb      	ldrb	r3, [r7, #14]
 8007e86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d004      	beq.n	8007e98 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007e8e:	7bbb      	ldrb	r3, [r7, #14]
 8007e90:	4619      	mov	r1, r3
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 ff67 	bl	8008d66 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 fc79 	bl	8008790 <USBD_CtlSendStatus>
              }
              break;
 8007e9e:	e004      	b.n	8007eaa <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007ea0:	6839      	ldr	r1, [r7, #0]
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fbca 	bl	800863c <USBD_CtlError>
              break;
 8007ea8:	e000      	b.n	8007eac <USBD_StdEPReq+0x158>
              break;
 8007eaa:	bf00      	nop
          }
          break;
 8007eac:	e0aa      	b.n	8008004 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d002      	beq.n	8007ebe <USBD_StdEPReq+0x16a>
 8007eb8:	2b03      	cmp	r3, #3
 8007eba:	d032      	beq.n	8007f22 <USBD_StdEPReq+0x1ce>
 8007ebc:	e097      	b.n	8007fee <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ebe:	7bbb      	ldrb	r3, [r7, #14]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d007      	beq.n	8007ed4 <USBD_StdEPReq+0x180>
 8007ec4:	7bbb      	ldrb	r3, [r7, #14]
 8007ec6:	2b80      	cmp	r3, #128	@ 0x80
 8007ec8:	d004      	beq.n	8007ed4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007eca:	6839      	ldr	r1, [r7, #0]
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fbb5 	bl	800863c <USBD_CtlError>
                break;
 8007ed2:	e091      	b.n	8007ff8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ed4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	da0b      	bge.n	8007ef4 <USBD_StdEPReq+0x1a0>
 8007edc:	7bbb      	ldrb	r3, [r7, #14]
 8007ede:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	3310      	adds	r3, #16
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	4413      	add	r3, r2
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	e00b      	b.n	8007f0c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ef4:	7bbb      	ldrb	r3, [r7, #14]
 8007ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007efa:	4613      	mov	r3, r2
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	4413      	add	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	4413      	add	r3, r2
 8007f0a:	3304      	adds	r3, #4
 8007f0c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2200      	movs	r2, #0
 8007f12:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	2202      	movs	r2, #2
 8007f18:	4619      	mov	r1, r3
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 fbf8 	bl	8008710 <USBD_CtlSendData>
              break;
 8007f20:	e06a      	b.n	8007ff8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007f22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	da11      	bge.n	8007f4e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007f2a:	7bbb      	ldrb	r3, [r7, #14]
 8007f2c:	f003 020f 	and.w	r2, r3, #15
 8007f30:	6879      	ldr	r1, [r7, #4]
 8007f32:	4613      	mov	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4413      	add	r3, r2
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	440b      	add	r3, r1
 8007f3c:	3318      	adds	r3, #24
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d117      	bne.n	8007f74 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007f44:	6839      	ldr	r1, [r7, #0]
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fb78 	bl	800863c <USBD_CtlError>
                  break;
 8007f4c:	e054      	b.n	8007ff8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007f4e:	7bbb      	ldrb	r3, [r7, #14]
 8007f50:	f003 020f 	and.w	r2, r3, #15
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	4613      	mov	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	4413      	add	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	440b      	add	r3, r1
 8007f60:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d104      	bne.n	8007f74 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007f6a:	6839      	ldr	r1, [r7, #0]
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 fb65 	bl	800863c <USBD_CtlError>
                  break;
 8007f72:	e041      	b.n	8007ff8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	da0b      	bge.n	8007f94 <USBD_StdEPReq+0x240>
 8007f7c:	7bbb      	ldrb	r3, [r7, #14]
 8007f7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007f82:	4613      	mov	r3, r2
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	4413      	add	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	3310      	adds	r3, #16
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	4413      	add	r3, r2
 8007f90:	3304      	adds	r3, #4
 8007f92:	e00b      	b.n	8007fac <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f94:	7bbb      	ldrb	r3, [r7, #14]
 8007f96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	4413      	add	r3, r2
 8007faa:	3304      	adds	r3, #4
 8007fac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007fae:	7bbb      	ldrb	r3, [r7, #14]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <USBD_StdEPReq+0x266>
 8007fb4:	7bbb      	ldrb	r3, [r7, #14]
 8007fb6:	2b80      	cmp	r3, #128	@ 0x80
 8007fb8:	d103      	bne.n	8007fc2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	601a      	str	r2, [r3, #0]
 8007fc0:	e00e      	b.n	8007fe0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007fc2:	7bbb      	ldrb	r3, [r7, #14]
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 feec 	bl	8008da4 <USBD_LL_IsStallEP>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d003      	beq.n	8007fda <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]
 8007fd8:	e002      	b.n	8007fe0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	2202      	movs	r2, #2
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fb92 	bl	8008710 <USBD_CtlSendData>
              break;
 8007fec:	e004      	b.n	8007ff8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fb23 	bl	800863c <USBD_CtlError>
              break;
 8007ff6:	bf00      	nop
          }
          break;
 8007ff8:	e004      	b.n	8008004 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007ffa:	6839      	ldr	r1, [r7, #0]
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 fb1d 	bl	800863c <USBD_CtlError>
          break;
 8008002:	bf00      	nop
      }
      break;
 8008004:	e004      	b.n	8008010 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008006:	6839      	ldr	r1, [r7, #0]
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 fb17 	bl	800863c <USBD_CtlError>
      break;
 800800e:	bf00      	nop
  }

  return ret;
 8008010:	7bfb      	ldrb	r3, [r7, #15]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
	...

0800801c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	885b      	ldrh	r3, [r3, #2]
 8008036:	0a1b      	lsrs	r3, r3, #8
 8008038:	b29b      	uxth	r3, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	2b06      	cmp	r3, #6
 800803e:	f200 8128 	bhi.w	8008292 <USBD_GetDescriptor+0x276>
 8008042:	a201      	add	r2, pc, #4	@ (adr r2, 8008048 <USBD_GetDescriptor+0x2c>)
 8008044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008048:	08008065 	.word	0x08008065
 800804c:	0800807d 	.word	0x0800807d
 8008050:	080080bd 	.word	0x080080bd
 8008054:	08008293 	.word	0x08008293
 8008058:	08008293 	.word	0x08008293
 800805c:	08008233 	.word	0x08008233
 8008060:	0800825f 	.word	0x0800825f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	7c12      	ldrb	r2, [r2, #16]
 8008070:	f107 0108 	add.w	r1, r7, #8
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
 8008078:	60f8      	str	r0, [r7, #12]
      break;
 800807a:	e112      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	7c1b      	ldrb	r3, [r3, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10d      	bne.n	80080a0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800808a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808c:	f107 0208 	add.w	r2, r7, #8
 8008090:	4610      	mov	r0, r2
 8008092:	4798      	blx	r3
 8008094:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3301      	adds	r3, #1
 800809a:	2202      	movs	r2, #2
 800809c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800809e:	e100      	b.n	80082a2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a8:	f107 0208 	add.w	r2, r7, #8
 80080ac:	4610      	mov	r0, r2
 80080ae:	4798      	blx	r3
 80080b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	3301      	adds	r3, #1
 80080b6:	2202      	movs	r2, #2
 80080b8:	701a      	strb	r2, [r3, #0]
      break;
 80080ba:	e0f2      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	885b      	ldrh	r3, [r3, #2]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	2b05      	cmp	r3, #5
 80080c4:	f200 80ac 	bhi.w	8008220 <USBD_GetDescriptor+0x204>
 80080c8:	a201      	add	r2, pc, #4	@ (adr r2, 80080d0 <USBD_GetDescriptor+0xb4>)
 80080ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ce:	bf00      	nop
 80080d0:	080080e9 	.word	0x080080e9
 80080d4:	0800811d 	.word	0x0800811d
 80080d8:	08008151 	.word	0x08008151
 80080dc:	08008185 	.word	0x08008185
 80080e0:	080081b9 	.word	0x080081b9
 80080e4:	080081ed 	.word	0x080081ed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00b      	beq.n	800810c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	7c12      	ldrb	r2, [r2, #16]
 8008100:	f107 0108 	add.w	r1, r7, #8
 8008104:	4610      	mov	r0, r2
 8008106:	4798      	blx	r3
 8008108:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800810a:	e091      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fa94 	bl	800863c <USBD_CtlError>
            err++;
 8008114:	7afb      	ldrb	r3, [r7, #11]
 8008116:	3301      	adds	r3, #1
 8008118:	72fb      	strb	r3, [r7, #11]
          break;
 800811a:	e089      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00b      	beq.n	8008140 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	7c12      	ldrb	r2, [r2, #16]
 8008134:	f107 0108 	add.w	r1, r7, #8
 8008138:	4610      	mov	r0, r2
 800813a:	4798      	blx	r3
 800813c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800813e:	e077      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008140:	6839      	ldr	r1, [r7, #0]
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa7a 	bl	800863c <USBD_CtlError>
            err++;
 8008148:	7afb      	ldrb	r3, [r7, #11]
 800814a:	3301      	adds	r3, #1
 800814c:	72fb      	strb	r3, [r7, #11]
          break;
 800814e:	e06f      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	7c12      	ldrb	r2, [r2, #16]
 8008168:	f107 0108 	add.w	r1, r7, #8
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008172:	e05d      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008174:	6839      	ldr	r1, [r7, #0]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fa60 	bl	800863c <USBD_CtlError>
            err++;
 800817c:	7afb      	ldrb	r3, [r7, #11]
 800817e:	3301      	adds	r3, #1
 8008180:	72fb      	strb	r3, [r7, #11]
          break;
 8008182:	e055      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00b      	beq.n	80081a8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	7c12      	ldrb	r2, [r2, #16]
 800819c:	f107 0108 	add.w	r1, r7, #8
 80081a0:	4610      	mov	r0, r2
 80081a2:	4798      	blx	r3
 80081a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081a6:	e043      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081a8:	6839      	ldr	r1, [r7, #0]
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 fa46 	bl	800863c <USBD_CtlError>
            err++;
 80081b0:	7afb      	ldrb	r3, [r7, #11]
 80081b2:	3301      	adds	r3, #1
 80081b4:	72fb      	strb	r3, [r7, #11]
          break;
 80081b6:	e03b      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00b      	beq.n	80081dc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	7c12      	ldrb	r2, [r2, #16]
 80081d0:	f107 0108 	add.w	r1, r7, #8
 80081d4:	4610      	mov	r0, r2
 80081d6:	4798      	blx	r3
 80081d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081da:	e029      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fa2c 	bl	800863c <USBD_CtlError>
            err++;
 80081e4:	7afb      	ldrb	r3, [r7, #11]
 80081e6:	3301      	adds	r3, #1
 80081e8:	72fb      	strb	r3, [r7, #11]
          break;
 80081ea:	e021      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00b      	beq.n	8008210 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	7c12      	ldrb	r2, [r2, #16]
 8008204:	f107 0108 	add.w	r1, r7, #8
 8008208:	4610      	mov	r0, r2
 800820a:	4798      	blx	r3
 800820c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800820e:	e00f      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008210:	6839      	ldr	r1, [r7, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fa12 	bl	800863c <USBD_CtlError>
            err++;
 8008218:	7afb      	ldrb	r3, [r7, #11]
 800821a:	3301      	adds	r3, #1
 800821c:	72fb      	strb	r3, [r7, #11]
          break;
 800821e:	e007      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008220:	6839      	ldr	r1, [r7, #0]
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 fa0a 	bl	800863c <USBD_CtlError>
          err++;
 8008228:	7afb      	ldrb	r3, [r7, #11]
 800822a:	3301      	adds	r3, #1
 800822c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800822e:	e038      	b.n	80082a2 <USBD_GetDescriptor+0x286>
 8008230:	e037      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	7c1b      	ldrb	r3, [r3, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d109      	bne.n	800824e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008242:	f107 0208 	add.w	r2, r7, #8
 8008246:	4610      	mov	r0, r2
 8008248:	4798      	blx	r3
 800824a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800824c:	e029      	b.n	80082a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800824e:	6839      	ldr	r1, [r7, #0]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f9f3 	bl	800863c <USBD_CtlError>
        err++;
 8008256:	7afb      	ldrb	r3, [r7, #11]
 8008258:	3301      	adds	r3, #1
 800825a:	72fb      	strb	r3, [r7, #11]
      break;
 800825c:	e021      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	7c1b      	ldrb	r3, [r3, #16]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d10d      	bne.n	8008282 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800826c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826e:	f107 0208 	add.w	r2, r7, #8
 8008272:	4610      	mov	r0, r2
 8008274:	4798      	blx	r3
 8008276:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	3301      	adds	r3, #1
 800827c:	2207      	movs	r2, #7
 800827e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008280:	e00f      	b.n	80082a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 f9d9 	bl	800863c <USBD_CtlError>
        err++;
 800828a:	7afb      	ldrb	r3, [r7, #11]
 800828c:	3301      	adds	r3, #1
 800828e:	72fb      	strb	r3, [r7, #11]
      break;
 8008290:	e007      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008292:	6839      	ldr	r1, [r7, #0]
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f9d1 	bl	800863c <USBD_CtlError>
      err++;
 800829a:	7afb      	ldrb	r3, [r7, #11]
 800829c:	3301      	adds	r3, #1
 800829e:	72fb      	strb	r3, [r7, #11]
      break;
 80082a0:	bf00      	nop
  }

  if (err != 0U)
 80082a2:	7afb      	ldrb	r3, [r7, #11]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d11c      	bne.n	80082e2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80082a8:	893b      	ldrh	r3, [r7, #8]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d011      	beq.n	80082d2 <USBD_GetDescriptor+0x2b6>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	88db      	ldrh	r3, [r3, #6]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00d      	beq.n	80082d2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	88da      	ldrh	r2, [r3, #6]
 80082ba:	893b      	ldrh	r3, [r7, #8]
 80082bc:	4293      	cmp	r3, r2
 80082be:	bf28      	it	cs
 80082c0:	4613      	movcs	r3, r2
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80082c6:	893b      	ldrh	r3, [r7, #8]
 80082c8:	461a      	mov	r2, r3
 80082ca:	68f9      	ldr	r1, [r7, #12]
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fa1f 	bl	8008710 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	88db      	ldrh	r3, [r3, #6]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d104      	bne.n	80082e4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 fa58 	bl	8008790 <USBD_CtlSendStatus>
 80082e0:	e000      	b.n	80082e4 <USBD_GetDescriptor+0x2c8>
    return;
 80082e2:	bf00      	nop
    }
  }
}
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop

080082ec <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	889b      	ldrh	r3, [r3, #4]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d130      	bne.n	8008360 <USBD_SetAddress+0x74>
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	88db      	ldrh	r3, [r3, #6]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d12c      	bne.n	8008360 <USBD_SetAddress+0x74>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	885b      	ldrh	r3, [r3, #2]
 800830a:	2b7f      	cmp	r3, #127	@ 0x7f
 800830c:	d828      	bhi.n	8008360 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	885b      	ldrh	r3, [r3, #2]
 8008312:	b2db      	uxtb	r3, r3
 8008314:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008318:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008320:	2b03      	cmp	r3, #3
 8008322:	d104      	bne.n	800832e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f988 	bl	800863c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800832c:	e01d      	b.n	800836a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	7bfa      	ldrb	r2, [r7, #15]
 8008332:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008336:	7bfb      	ldrb	r3, [r7, #15]
 8008338:	4619      	mov	r1, r3
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fd5d 	bl	8008dfa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 fa25 	bl	8008790 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008346:	7bfb      	ldrb	r3, [r7, #15]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d004      	beq.n	8008356 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2202      	movs	r2, #2
 8008350:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008354:	e009      	b.n	800836a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800835e:	e004      	b.n	800836a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f96a 	bl	800863c <USBD_CtlError>
  }
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	885b      	ldrh	r3, [r3, #2]
 8008382:	b2da      	uxtb	r2, r3
 8008384:	4b41      	ldr	r3, [pc, #260]	@ (800848c <USBD_SetConfig+0x118>)
 8008386:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008388:	4b40      	ldr	r3, [pc, #256]	@ (800848c <USBD_SetConfig+0x118>)
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d904      	bls.n	800839a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008390:	6839      	ldr	r1, [r7, #0]
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f952 	bl	800863c <USBD_CtlError>
 8008398:	e075      	b.n	8008486 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	d002      	beq.n	80083aa <USBD_SetConfig+0x36>
 80083a4:	2b03      	cmp	r3, #3
 80083a6:	d023      	beq.n	80083f0 <USBD_SetConfig+0x7c>
 80083a8:	e062      	b.n	8008470 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80083aa:	4b38      	ldr	r3, [pc, #224]	@ (800848c <USBD_SetConfig+0x118>)
 80083ac:	781b      	ldrb	r3, [r3, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d01a      	beq.n	80083e8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80083b2:	4b36      	ldr	r3, [pc, #216]	@ (800848c <USBD_SetConfig+0x118>)
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	461a      	mov	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2203      	movs	r2, #3
 80083c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80083c4:	4b31      	ldr	r3, [pc, #196]	@ (800848c <USBD_SetConfig+0x118>)
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	4619      	mov	r1, r3
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f7ff f9e8 	bl	80077a0 <USBD_SetClassConfig>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d104      	bne.n	80083e0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80083d6:	6839      	ldr	r1, [r7, #0]
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f92f 	bl	800863c <USBD_CtlError>
            return;
 80083de:	e052      	b.n	8008486 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f9d5 	bl	8008790 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80083e6:	e04e      	b.n	8008486 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 f9d1 	bl	8008790 <USBD_CtlSendStatus>
        break;
 80083ee:	e04a      	b.n	8008486 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80083f0:	4b26      	ldr	r3, [pc, #152]	@ (800848c <USBD_SetConfig+0x118>)
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d112      	bne.n	800841e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2202      	movs	r2, #2
 80083fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008400:	4b22      	ldr	r3, [pc, #136]	@ (800848c <USBD_SetConfig+0x118>)
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800840a:	4b20      	ldr	r3, [pc, #128]	@ (800848c <USBD_SetConfig+0x118>)
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f7ff f9e4 	bl	80077de <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f9ba 	bl	8008790 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800841c:	e033      	b.n	8008486 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800841e:	4b1b      	ldr	r3, [pc, #108]	@ (800848c <USBD_SetConfig+0x118>)
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	429a      	cmp	r2, r3
 800842a:	d01d      	beq.n	8008468 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	b2db      	uxtb	r3, r3
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7ff f9d2 	bl	80077de <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800843a:	4b14      	ldr	r3, [pc, #80]	@ (800848c <USBD_SetConfig+0x118>)
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	461a      	mov	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008444:	4b11      	ldr	r3, [pc, #68]	@ (800848c <USBD_SetConfig+0x118>)
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff f9a8 	bl	80077a0 <USBD_SetClassConfig>
 8008450:	4603      	mov	r3, r0
 8008452:	2b02      	cmp	r3, #2
 8008454:	d104      	bne.n	8008460 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008456:	6839      	ldr	r1, [r7, #0]
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f8ef 	bl	800863c <USBD_CtlError>
            return;
 800845e:	e012      	b.n	8008486 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 f995 	bl	8008790 <USBD_CtlSendStatus>
        break;
 8008466:	e00e      	b.n	8008486 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f000 f991 	bl	8008790 <USBD_CtlSendStatus>
        break;
 800846e:	e00a      	b.n	8008486 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008470:	6839      	ldr	r1, [r7, #0]
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f8e2 	bl	800863c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008478:	4b04      	ldr	r3, [pc, #16]	@ (800848c <USBD_SetConfig+0x118>)
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	4619      	mov	r1, r3
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7ff f9ad 	bl	80077de <USBD_ClrClassConfig>
        break;
 8008484:	bf00      	nop
    }
  }
}
 8008486:	3708      	adds	r7, #8
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}
 800848c:	200002c8 	.word	0x200002c8

08008490 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	88db      	ldrh	r3, [r3, #6]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d004      	beq.n	80084ac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80084a2:	6839      	ldr	r1, [r7, #0]
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f8c9 	bl	800863c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80084aa:	e022      	b.n	80084f2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	dc02      	bgt.n	80084bc <USBD_GetConfig+0x2c>
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	dc03      	bgt.n	80084c2 <USBD_GetConfig+0x32>
 80084ba:	e015      	b.n	80084e8 <USBD_GetConfig+0x58>
 80084bc:	2b03      	cmp	r3, #3
 80084be:	d00b      	beq.n	80084d8 <USBD_GetConfig+0x48>
 80084c0:	e012      	b.n	80084e8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	3308      	adds	r3, #8
 80084cc:	2201      	movs	r2, #1
 80084ce:	4619      	mov	r1, r3
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f91d 	bl	8008710 <USBD_CtlSendData>
        break;
 80084d6:	e00c      	b.n	80084f2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	3304      	adds	r3, #4
 80084dc:	2201      	movs	r2, #1
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f915 	bl	8008710 <USBD_CtlSendData>
        break;
 80084e6:	e004      	b.n	80084f2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f8a6 	bl	800863c <USBD_CtlError>
        break;
 80084f0:	bf00      	nop
}
 80084f2:	bf00      	nop
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b082      	sub	sp, #8
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
 8008502:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800850a:	3b01      	subs	r3, #1
 800850c:	2b02      	cmp	r3, #2
 800850e:	d81e      	bhi.n	800854e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	88db      	ldrh	r3, [r3, #6]
 8008514:	2b02      	cmp	r3, #2
 8008516:	d004      	beq.n	8008522 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f88e 	bl	800863c <USBD_CtlError>
        break;
 8008520:	e01a      	b.n	8008558 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2201      	movs	r2, #1
 8008526:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800852e:	2b00      	cmp	r3, #0
 8008530:	d005      	beq.n	800853e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	f043 0202 	orr.w	r2, r3, #2
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	330c      	adds	r3, #12
 8008542:	2202      	movs	r2, #2
 8008544:	4619      	mov	r1, r3
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 f8e2 	bl	8008710 <USBD_CtlSendData>
      break;
 800854c:	e004      	b.n	8008558 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 f873 	bl	800863c <USBD_CtlError>
      break;
 8008556:	bf00      	nop
  }
}
 8008558:	bf00      	nop
 800855a:	3708      	adds	r7, #8
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	885b      	ldrh	r3, [r3, #2]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d106      	bne.n	8008580 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2201      	movs	r2, #1
 8008576:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f908 	bl	8008790 <USBD_CtlSendStatus>
  }
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008598:	3b01      	subs	r3, #1
 800859a:	2b02      	cmp	r3, #2
 800859c:	d80b      	bhi.n	80085b6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	885b      	ldrh	r3, [r3, #2]
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d10c      	bne.n	80085c0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 f8ee 	bl	8008790 <USBD_CtlSendStatus>
      }
      break;
 80085b4:	e004      	b.n	80085c0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80085b6:	6839      	ldr	r1, [r7, #0]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f83f 	bl	800863c <USBD_CtlError>
      break;
 80085be:	e000      	b.n	80085c2 <USBD_ClrFeature+0x3a>
      break;
 80085c0:	bf00      	nop
  }
}
 80085c2:	bf00      	nop
 80085c4:	3708      	adds	r7, #8
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b083      	sub	sp, #12
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
 80085d2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	781a      	ldrb	r2, [r3, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	785a      	ldrb	r2, [r3, #1]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	3302      	adds	r3, #2
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	461a      	mov	r2, r3
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	3303      	adds	r3, #3
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	021b      	lsls	r3, r3, #8
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	4413      	add	r3, r2
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	3304      	adds	r3, #4
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	461a      	mov	r2, r3
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	3305      	adds	r3, #5
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	b29b      	uxth	r3, r3
 8008610:	4413      	add	r3, r2
 8008612:	b29a      	uxth	r2, r3
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	3306      	adds	r3, #6
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	461a      	mov	r2, r3
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	3307      	adds	r3, #7
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	021b      	lsls	r3, r3, #8
 8008628:	b29b      	uxth	r3, r3
 800862a:	4413      	add	r3, r2
 800862c:	b29a      	uxth	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	80da      	strh	r2, [r3, #6]

}
 8008632:	bf00      	nop
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	bc80      	pop	{r7}
 800863a:	4770      	bx	lr

0800863c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008646:	2180      	movs	r1, #128	@ 0x80
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fb6d 	bl	8008d28 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800864e:	2100      	movs	r1, #0
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 fb69 	bl	8008d28 <USBD_LL_StallEP>
}
 8008656:	bf00      	nop
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800865e:	b580      	push	{r7, lr}
 8008660:	b086      	sub	sp, #24
 8008662:	af00      	add	r7, sp, #0
 8008664:	60f8      	str	r0, [r7, #12]
 8008666:	60b9      	str	r1, [r7, #8]
 8008668:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800866a:	2300      	movs	r3, #0
 800866c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d032      	beq.n	80086da <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f834 	bl	80086e2 <USBD_GetLen>
 800867a:	4603      	mov	r3, r0
 800867c:	3301      	adds	r3, #1
 800867e:	b29b      	uxth	r3, r3
 8008680:	005b      	lsls	r3, r3, #1
 8008682:	b29a      	uxth	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008688:	7dfb      	ldrb	r3, [r7, #23]
 800868a:	1c5a      	adds	r2, r3, #1
 800868c:	75fa      	strb	r2, [r7, #23]
 800868e:	461a      	mov	r2, r3
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	4413      	add	r3, r2
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	7812      	ldrb	r2, [r2, #0]
 8008698:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800869a:	7dfb      	ldrb	r3, [r7, #23]
 800869c:	1c5a      	adds	r2, r3, #1
 800869e:	75fa      	strb	r2, [r7, #23]
 80086a0:	461a      	mov	r2, r3
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	4413      	add	r3, r2
 80086a6:	2203      	movs	r2, #3
 80086a8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80086aa:	e012      	b.n	80086d2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	60fa      	str	r2, [r7, #12]
 80086b2:	7dfa      	ldrb	r2, [r7, #23]
 80086b4:	1c51      	adds	r1, r2, #1
 80086b6:	75f9      	strb	r1, [r7, #23]
 80086b8:	4611      	mov	r1, r2
 80086ba:	68ba      	ldr	r2, [r7, #8]
 80086bc:	440a      	add	r2, r1
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80086c2:	7dfb      	ldrb	r3, [r7, #23]
 80086c4:	1c5a      	adds	r2, r3, #1
 80086c6:	75fa      	strb	r2, [r7, #23]
 80086c8:	461a      	mov	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	4413      	add	r3, r2
 80086ce:	2200      	movs	r2, #0
 80086d0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1e8      	bne.n	80086ac <USBD_GetString+0x4e>
    }
  }
}
 80086da:	bf00      	nop
 80086dc:	3718      	adds	r7, #24
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086e2:	b480      	push	{r7}
 80086e4:	b085      	sub	sp, #20
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086ea:	2300      	movs	r3, #0
 80086ec:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80086ee:	e005      	b.n	80086fc <USBD_GetLen+0x1a>
  {
    len++;
 80086f0:	7bfb      	ldrb	r3, [r7, #15]
 80086f2:	3301      	adds	r3, #1
 80086f4:	73fb      	strb	r3, [r7, #15]
    buf++;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	3301      	adds	r3, #1
 80086fa:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1f5      	bne.n	80086f0 <USBD_GetLen+0xe>
  }

  return len;
 8008704:	7bfb      	ldrb	r3, [r7, #15]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	bc80      	pop	{r7}
 800870e:	4770      	bx	lr

08008710 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	4613      	mov	r3, r2
 800871c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2202      	movs	r2, #2
 8008722:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008726:	88fa      	ldrh	r2, [r7, #6]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800872c:	88fa      	ldrh	r2, [r7, #6]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008732:	88fb      	ldrh	r3, [r7, #6]
 8008734:	68ba      	ldr	r2, [r7, #8]
 8008736:	2100      	movs	r1, #0
 8008738:	68f8      	ldr	r0, [r7, #12]
 800873a:	f000 fb7d 	bl	8008e38 <USBD_LL_Transmit>

  return USBD_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3710      	adds	r7, #16
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	4613      	mov	r3, r2
 8008754:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008756:	88fb      	ldrh	r3, [r7, #6]
 8008758:	68ba      	ldr	r2, [r7, #8]
 800875a:	2100      	movs	r1, #0
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f000 fb6b 	bl	8008e38 <USBD_LL_Transmit>

  return USBD_OK;
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3710      	adds	r7, #16
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	4613      	mov	r3, r2
 8008778:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800877a:	88fb      	ldrh	r3, [r7, #6]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	2100      	movs	r1, #0
 8008780:	68f8      	ldr	r0, [r7, #12]
 8008782:	f000 fb7c 	bl	8008e7e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3710      	adds	r7, #16
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2204      	movs	r2, #4
 800879c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087a0:	2300      	movs	r3, #0
 80087a2:	2200      	movs	r2, #0
 80087a4:	2100      	movs	r1, #0
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fb46 	bl	8008e38 <USBD_LL_Transmit>

  return USBD_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3708      	adds	r7, #8
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b082      	sub	sp, #8
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2205      	movs	r2, #5
 80087c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087c6:	2300      	movs	r3, #0
 80087c8:	2200      	movs	r2, #0
 80087ca:	2100      	movs	r1, #0
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fb56 	bl	8008e7e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087d2:	2300      	movs	r3, #0
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3708      	adds	r7, #8
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80087e0:	2200      	movs	r2, #0
 80087e2:	490e      	ldr	r1, [pc, #56]	@ (800881c <MX_USB_DEVICE_Init+0x40>)
 80087e4:	480e      	ldr	r0, [pc, #56]	@ (8008820 <MX_USB_DEVICE_Init+0x44>)
 80087e6:	f7fe ff81 	bl	80076ec <USBD_Init>
 80087ea:	4603      	mov	r3, r0
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80087f0:	f7f7 ff92 	bl	8000718 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 80087f4:	490b      	ldr	r1, [pc, #44]	@ (8008824 <MX_USB_DEVICE_Init+0x48>)
 80087f6:	480a      	ldr	r0, [pc, #40]	@ (8008820 <MX_USB_DEVICE_Init+0x44>)
 80087f8:	f7fe ffa3 	bl	8007742 <USBD_RegisterClass>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008802:	f7f7 ff89 	bl	8000718 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008806:	4806      	ldr	r0, [pc, #24]	@ (8008820 <MX_USB_DEVICE_Init+0x44>)
 8008808:	f7fe ffb4 	bl	8007774 <USBD_Start>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d001      	beq.n	8008816 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8008812:	f7f7 ff81 	bl	8000718 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008816:	bf00      	nop
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	200000b8 	.word	0x200000b8
 8008820:	200002cc 	.word	0x200002cc
 8008824:	20000020 	.word	0x20000020

08008828 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	4603      	mov	r3, r0
 8008830:	6039      	str	r1, [r7, #0]
 8008832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2212      	movs	r2, #18
 8008838:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800883a:	4b03      	ldr	r3, [pc, #12]	@ (8008848 <USBD_FS_DeviceDescriptor+0x20>)
}
 800883c:	4618      	mov	r0, r3
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	bc80      	pop	{r7}
 8008844:	4770      	bx	lr
 8008846:	bf00      	nop
 8008848:	200000d4 	.word	0x200000d4

0800884c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	4603      	mov	r3, r0
 8008854:	6039      	str	r1, [r7, #0]
 8008856:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2204      	movs	r2, #4
 800885c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800885e:	4b03      	ldr	r3, [pc, #12]	@ (800886c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008860:	4618      	mov	r0, r3
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	bc80      	pop	{r7}
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop
 800886c:	200000e8 	.word	0x200000e8

08008870 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	4603      	mov	r3, r0
 8008878:	6039      	str	r1, [r7, #0]
 800887a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800887c:	79fb      	ldrb	r3, [r7, #7]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d105      	bne.n	800888e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	4907      	ldr	r1, [pc, #28]	@ (80088a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008886:	4808      	ldr	r0, [pc, #32]	@ (80088a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008888:	f7ff fee9 	bl	800865e <USBD_GetString>
 800888c:	e004      	b.n	8008898 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800888e:	683a      	ldr	r2, [r7, #0]
 8008890:	4904      	ldr	r1, [pc, #16]	@ (80088a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008892:	4805      	ldr	r0, [pc, #20]	@ (80088a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008894:	f7ff fee3 	bl	800865e <USBD_GetString>
  }
  return USBD_StrDesc;
 8008898:	4b02      	ldr	r3, [pc, #8]	@ (80088a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800889a:	4618      	mov	r0, r3
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	20000590 	.word	0x20000590
 80088a8:	08009208 	.word	0x08009208

080088ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	4603      	mov	r3, r0
 80088b4:	6039      	str	r1, [r7, #0]
 80088b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80088b8:	683a      	ldr	r2, [r7, #0]
 80088ba:	4904      	ldr	r1, [pc, #16]	@ (80088cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80088bc:	4804      	ldr	r0, [pc, #16]	@ (80088d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80088be:	f7ff fece 	bl	800865e <USBD_GetString>
  return USBD_StrDesc;
 80088c2:	4b02      	ldr	r3, [pc, #8]	@ (80088cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3708      	adds	r7, #8
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	20000590 	.word	0x20000590
 80088d0:	08009220 	.word	0x08009220

080088d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	4603      	mov	r3, r0
 80088dc:	6039      	str	r1, [r7, #0]
 80088de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	221a      	movs	r2, #26
 80088e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80088e6:	f000 f843 	bl	8008970 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80088ea:	4b02      	ldr	r3, [pc, #8]	@ (80088f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3708      	adds	r7, #8
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}
 80088f4:	200000ec 	.word	0x200000ec

080088f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	4603      	mov	r3, r0
 8008900:	6039      	str	r1, [r7, #0]
 8008902:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008904:	79fb      	ldrb	r3, [r7, #7]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d105      	bne.n	8008916 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	4907      	ldr	r1, [pc, #28]	@ (800892c <USBD_FS_ConfigStrDescriptor+0x34>)
 800890e:	4808      	ldr	r0, [pc, #32]	@ (8008930 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008910:	f7ff fea5 	bl	800865e <USBD_GetString>
 8008914:	e004      	b.n	8008920 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	4904      	ldr	r1, [pc, #16]	@ (800892c <USBD_FS_ConfigStrDescriptor+0x34>)
 800891a:	4805      	ldr	r0, [pc, #20]	@ (8008930 <USBD_FS_ConfigStrDescriptor+0x38>)
 800891c:	f7ff fe9f 	bl	800865e <USBD_GetString>
  }
  return USBD_StrDesc;
 8008920:	4b02      	ldr	r3, [pc, #8]	@ (800892c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008922:	4618      	mov	r0, r3
 8008924:	3708      	adds	r7, #8
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	20000590 	.word	0x20000590
 8008930:	08009230 	.word	0x08009230

08008934 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	4603      	mov	r3, r0
 800893c:	6039      	str	r1, [r7, #0]
 800893e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d105      	bne.n	8008952 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	4907      	ldr	r1, [pc, #28]	@ (8008968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800894a:	4808      	ldr	r0, [pc, #32]	@ (800896c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800894c:	f7ff fe87 	bl	800865e <USBD_GetString>
 8008950:	e004      	b.n	800895c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	4904      	ldr	r1, [pc, #16]	@ (8008968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008956:	4805      	ldr	r0, [pc, #20]	@ (800896c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008958:	f7ff fe81 	bl	800865e <USBD_GetString>
  }
  return USBD_StrDesc;
 800895c:	4b02      	ldr	r3, [pc, #8]	@ (8008968 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800895e:	4618      	mov	r0, r3
 8008960:	3708      	adds	r7, #8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	20000590 	.word	0x20000590
 800896c:	0800923c 	.word	0x0800923c

08008970 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008976:	4b0f      	ldr	r3, [pc, #60]	@ (80089b4 <Get_SerialNum+0x44>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800897c:	4b0e      	ldr	r3, [pc, #56]	@ (80089b8 <Get_SerialNum+0x48>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008982:	4b0e      	ldr	r3, [pc, #56]	@ (80089bc <Get_SerialNum+0x4c>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4413      	add	r3, r2
 800898e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d009      	beq.n	80089aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008996:	2208      	movs	r2, #8
 8008998:	4909      	ldr	r1, [pc, #36]	@ (80089c0 <Get_SerialNum+0x50>)
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f000 f814 	bl	80089c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80089a0:	2204      	movs	r2, #4
 80089a2:	4908      	ldr	r1, [pc, #32]	@ (80089c4 <Get_SerialNum+0x54>)
 80089a4:	68b8      	ldr	r0, [r7, #8]
 80089a6:	f000 f80f 	bl	80089c8 <IntToUnicode>
  }
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	1ffff7e8 	.word	0x1ffff7e8
 80089b8:	1ffff7ec 	.word	0x1ffff7ec
 80089bc:	1ffff7f0 	.word	0x1ffff7f0
 80089c0:	200000ee 	.word	0x200000ee
 80089c4:	200000fe 	.word	0x200000fe

080089c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b087      	sub	sp, #28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	4613      	mov	r3, r2
 80089d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80089d6:	2300      	movs	r3, #0
 80089d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80089da:	2300      	movs	r3, #0
 80089dc:	75fb      	strb	r3, [r7, #23]
 80089de:	e027      	b.n	8008a30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	0f1b      	lsrs	r3, r3, #28
 80089e4:	2b09      	cmp	r3, #9
 80089e6:	d80b      	bhi.n	8008a00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	0f1b      	lsrs	r3, r3, #28
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	7dfb      	ldrb	r3, [r7, #23]
 80089f0:	005b      	lsls	r3, r3, #1
 80089f2:	4619      	mov	r1, r3
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	440b      	add	r3, r1
 80089f8:	3230      	adds	r2, #48	@ 0x30
 80089fa:	b2d2      	uxtb	r2, r2
 80089fc:	701a      	strb	r2, [r3, #0]
 80089fe:	e00a      	b.n	8008a16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	0f1b      	lsrs	r3, r3, #28
 8008a04:	b2da      	uxtb	r2, r3
 8008a06:	7dfb      	ldrb	r3, [r7, #23]
 8008a08:	005b      	lsls	r3, r3, #1
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	440b      	add	r3, r1
 8008a10:	3237      	adds	r2, #55	@ 0x37
 8008a12:	b2d2      	uxtb	r2, r2
 8008a14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	011b      	lsls	r3, r3, #4
 8008a1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008a1c:	7dfb      	ldrb	r3, [r7, #23]
 8008a1e:	005b      	lsls	r3, r3, #1
 8008a20:	3301      	adds	r3, #1
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	4413      	add	r3, r2
 8008a26:	2200      	movs	r2, #0
 8008a28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008a2a:	7dfb      	ldrb	r3, [r7, #23]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	75fb      	strb	r3, [r7, #23]
 8008a30:	7dfa      	ldrb	r2, [r7, #23]
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d3d3      	bcc.n	80089e0 <IntToUnicode+0x18>
  }
}
 8008a38:	bf00      	nop
 8008a3a:	bf00      	nop
 8008a3c:	371c      	adds	r7, #28
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bc80      	pop	{r7}
 8008a42:	4770      	bx	lr

08008a44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a0d      	ldr	r2, [pc, #52]	@ (8008a88 <HAL_PCD_MspInit+0x44>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d113      	bne.n	8008a7e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008a56:	4b0d      	ldr	r3, [pc, #52]	@ (8008a8c <HAL_PCD_MspInit+0x48>)
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8008a8c <HAL_PCD_MspInit+0x48>)
 8008a5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008a60:	61d3      	str	r3, [r2, #28]
 8008a62:	4b0a      	ldr	r3, [pc, #40]	@ (8008a8c <HAL_PCD_MspInit+0x48>)
 8008a64:	69db      	ldr	r3, [r3, #28]
 8008a66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2100      	movs	r1, #0
 8008a72:	2014      	movs	r0, #20
 8008a74:	f7f9 f891 	bl	8001b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008a78:	2014      	movs	r0, #20
 8008a7a:	f7f9 f8aa 	bl	8001bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008a7e:	bf00      	nop
 8008a80:	3710      	adds	r7, #16
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	40005c00 	.word	0x40005c00
 8008a8c:	40021000 	.word	0x40021000

08008a90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	4610      	mov	r0, r2
 8008aa8:	f7fe feac 	bl	8007804 <USBD_LL_SetupStage>
}
 8008aac:	bf00      	nop
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	460b      	mov	r3, r1
 8008abe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008ac6:	78fa      	ldrb	r2, [r7, #3]
 8008ac8:	6879      	ldr	r1, [r7, #4]
 8008aca:	4613      	mov	r3, r2
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	4413      	add	r3, r2
 8008ad0:	00db      	lsls	r3, r3, #3
 8008ad2:	440b      	add	r3, r1
 8008ad4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	78fb      	ldrb	r3, [r7, #3]
 8008adc:	4619      	mov	r1, r3
 8008ade:	f7fe fede 	bl	800789e <USBD_LL_DataOutStage>
}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b082      	sub	sp, #8
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	460b      	mov	r3, r1
 8008af4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008afc:	78fa      	ldrb	r2, [r7, #3]
 8008afe:	6879      	ldr	r1, [r7, #4]
 8008b00:	4613      	mov	r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4413      	add	r3, r2
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	440b      	add	r3, r1
 8008b0a:	3324      	adds	r3, #36	@ 0x24
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	78fb      	ldrb	r3, [r7, #3]
 8008b10:	4619      	mov	r1, r3
 8008b12:	f7fe ff35 	bl	8007980 <USBD_LL_DataInStage>
}
 8008b16:	bf00      	nop
 8008b18:	3708      	adds	r7, #8
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b082      	sub	sp, #8
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff f845 	bl	8007bbc <USBD_LL_SOF>
}
 8008b32:	bf00      	nop
 8008b34:	3708      	adds	r7, #8
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}

08008b3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b084      	sub	sp, #16
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b42:	2301      	movs	r3, #1
 8008b44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	799b      	ldrb	r3, [r3, #6]
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d001      	beq.n	8008b52 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008b4e:	f7f7 fde3 	bl	8000718 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b58:	7bfa      	ldrb	r2, [r7, #15]
 8008b5a:	4611      	mov	r1, r2
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7fe fff5 	bl	8007b4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe ffae 	bl	8007aca <USBD_LL_Reset>
}
 8008b6e:	bf00      	nop
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
	...

08008b78 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7fe ffef 	bl	8007b6a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	7a9b      	ldrb	r3, [r3, #10]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d005      	beq.n	8008ba0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008b94:	4b04      	ldr	r3, [pc, #16]	@ (8008ba8 <HAL_PCD_SuspendCallback+0x30>)
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	4a03      	ldr	r2, [pc, #12]	@ (8008ba8 <HAL_PCD_SuspendCallback+0x30>)
 8008b9a:	f043 0306 	orr.w	r3, r3, #6
 8008b9e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008ba0:	bf00      	nop
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}
 8008ba8:	e000ed00 	.word	0xe000ed00

08008bac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe ffe9 	bl	8007b92 <USBD_LL_Resume>
}
 8008bc0:	bf00      	nop
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008bd0:	4a23      	ldr	r2, [pc, #140]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a21      	ldr	r2, [pc, #132]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008bdc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008be0:	4b1f      	ldr	r3, [pc, #124]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008be2:	4a20      	ldr	r2, [pc, #128]	@ (8008c64 <USBD_LL_Init+0x9c>)
 8008be4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008be6:	4b1e      	ldr	r3, [pc, #120]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008be8:	2208      	movs	r2, #8
 8008bea:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008bec:	4b1c      	ldr	r3, [pc, #112]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008bee:	2202      	movs	r2, #2
 8008bf0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008bf8:	4b19      	ldr	r3, [pc, #100]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008bfe:	4b18      	ldr	r3, [pc, #96]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008c00:	2200      	movs	r2, #0
 8008c02:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008c04:	4816      	ldr	r0, [pc, #88]	@ (8008c60 <USBD_LL_Init+0x98>)
 8008c06:	f7f9 f99a 	bl	8001f3e <HAL_PCD_Init>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d001      	beq.n	8008c14 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008c10:	f7f7 fd82 	bl	8000718 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c1a:	2318      	movs	r3, #24
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	2100      	movs	r1, #0
 8008c20:	f7fa feab 	bl	800397a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c2a:	2358      	movs	r3, #88	@ 0x58
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	2180      	movs	r1, #128	@ 0x80
 8008c30:	f7fa fea3 	bl	800397a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xC0);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c3a:	23c0      	movs	r3, #192	@ 0xc0
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2101      	movs	r1, #1
 8008c40:	f7fa fe9b 	bl	800397a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008c4e:	2200      	movs	r2, #0
 8008c50:	2181      	movs	r1, #129	@ 0x81
 8008c52:	f7fa fe92 	bl	800397a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3708      	adds	r7, #8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	20000790 	.word	0x20000790
 8008c64:	40005c00 	.word	0x40005c00

08008c68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c70:	2300      	movs	r3, #0
 8008c72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c74:	2300      	movs	r3, #0
 8008c76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7f9 fa53 	bl	800212a <HAL_PCD_Start>
 8008c84:	4603      	mov	r3, r0
 8008c86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c88:	7bfb      	ldrb	r3, [r7, #15]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f000 f93a 	bl	8008f04 <USBD_Get_USB_Status>
 8008c90:	4603      	mov	r3, r0
 8008c92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c94:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	4608      	mov	r0, r1
 8008ca8:	4611      	mov	r1, r2
 8008caa:	461a      	mov	r2, r3
 8008cac:	4603      	mov	r3, r0
 8008cae:	70fb      	strb	r3, [r7, #3]
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	70bb      	strb	r3, [r7, #2]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008cc6:	78bb      	ldrb	r3, [r7, #2]
 8008cc8:	883a      	ldrh	r2, [r7, #0]
 8008cca:	78f9      	ldrb	r1, [r7, #3]
 8008ccc:	f7f9 fba7 	bl	800241e <HAL_PCD_EP_Open>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f000 f914 	bl	8008f04 <USBD_Get_USB_Status>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ce0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b084      	sub	sp, #16
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008d04:	78fa      	ldrb	r2, [r7, #3]
 8008d06:	4611      	mov	r1, r2
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7f9 fbe5 	bl	80024d8 <HAL_PCD_EP_Close>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d12:	7bfb      	ldrb	r3, [r7, #15]
 8008d14:	4618      	mov	r0, r3
 8008d16:	f000 f8f5 	bl	8008f04 <USBD_Get_USB_Status>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	460b      	mov	r3, r1
 8008d32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d34:	2300      	movs	r3, #0
 8008d36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	4611      	mov	r1, r2
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7f9 fc8d 	bl	8002666 <HAL_PCD_EP_SetStall>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d50:	7bfb      	ldrb	r3, [r7, #15]
 8008d52:	4618      	mov	r0, r3
 8008d54:	f000 f8d6 	bl	8008f04 <USBD_Get_USB_Status>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b084      	sub	sp, #16
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
 8008d6e:	460b      	mov	r3, r1
 8008d70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d72:	2300      	movs	r3, #0
 8008d74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d76:	2300      	movs	r3, #0
 8008d78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008d80:	78fa      	ldrb	r2, [r7, #3]
 8008d82:	4611      	mov	r1, r2
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7f9 fcce 	bl	8002726 <HAL_PCD_EP_ClrStall>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d8e:	7bfb      	ldrb	r3, [r7, #15]
 8008d90:	4618      	mov	r0, r3
 8008d92:	f000 f8b7 	bl	8008f04 <USBD_Get_USB_Status>
 8008d96:	4603      	mov	r3, r0
 8008d98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3710      	adds	r7, #16
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	460b      	mov	r3, r1
 8008dae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008db6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008db8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	da0b      	bge.n	8008dd8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dc6:	68f9      	ldr	r1, [r7, #12]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	440b      	add	r3, r1
 8008dd2:	3312      	adds	r3, #18
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	e00b      	b.n	8008df0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008dd8:	78fb      	ldrb	r3, [r7, #3]
 8008dda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dde:	68f9      	ldr	r1, [r7, #12]
 8008de0:	4613      	mov	r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	4413      	add	r3, r2
 8008de6:	00db      	lsls	r3, r3, #3
 8008de8:	440b      	add	r3, r1
 8008dea:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008dee:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bc80      	pop	{r7}
 8008df8:	4770      	bx	lr

08008dfa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008dfa:	b580      	push	{r7, lr}
 8008dfc:	b084      	sub	sp, #16
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
 8008e02:	460b      	mov	r3, r1
 8008e04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e06:	2300      	movs	r3, #0
 8008e08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008e14:	78fa      	ldrb	r2, [r7, #3]
 8008e16:	4611      	mov	r1, r2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7f9 fadc 	bl	80023d6 <HAL_PCD_SetAddress>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e22:	7bfb      	ldrb	r3, [r7, #15]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f000 f86d 	bl	8008f04 <USBD_Get_USB_Status>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	607a      	str	r2, [r7, #4]
 8008e42:	461a      	mov	r2, r3
 8008e44:	460b      	mov	r3, r1
 8008e46:	72fb      	strb	r3, [r7, #11]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008e5a:	893b      	ldrh	r3, [r7, #8]
 8008e5c:	7af9      	ldrb	r1, [r7, #11]
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	f7f9 fbca 	bl	80025f8 <HAL_PCD_EP_Transmit>
 8008e64:	4603      	mov	r3, r0
 8008e66:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e68:	7dfb      	ldrb	r3, [r7, #23]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f000 f84a 	bl	8008f04 <USBD_Get_USB_Status>
 8008e70:	4603      	mov	r3, r0
 8008e72:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008e74:	7dbb      	ldrb	r3, [r7, #22]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3718      	adds	r7, #24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b086      	sub	sp, #24
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	607a      	str	r2, [r7, #4]
 8008e88:	461a      	mov	r2, r3
 8008e8a:	460b      	mov	r3, r1
 8008e8c:	72fb      	strb	r3, [r7, #11]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e96:	2300      	movs	r3, #0
 8008e98:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008ea0:	893b      	ldrh	r3, [r7, #8]
 8008ea2:	7af9      	ldrb	r1, [r7, #11]
 8008ea4:	687a      	ldr	r2, [r7, #4]
 8008ea6:	f7f9 fb5f 	bl	8002568 <HAL_PCD_EP_Receive>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008eae:	7dfb      	ldrb	r3, [r7, #23]
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f000 f827 	bl	8008f04 <USBD_Get_USB_Status>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008eba:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3718      	adds	r7, #24
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];;/* On 32-bit boundary */
  return mem;
 8008ecc:	4b02      	ldr	r3, [pc, #8]	@ (8008ed8 <USBD_static_malloc+0x14>)
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	370c      	adds	r7, #12
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bc80      	pop	{r7}
 8008ed6:	4770      	bx	lr
 8008ed8:	20000a68 	.word	0x20000a68

08008edc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]

}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bc80      	pop	{r7}
 8008eec:	4770      	bx	lr

08008eee <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008efa:	bf00      	nop
 8008efc:	370c      	adds	r7, #12
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bc80      	pop	{r7}
 8008f02:	4770      	bx	lr

08008f04 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f12:	79fb      	ldrb	r3, [r7, #7]
 8008f14:	2b03      	cmp	r3, #3
 8008f16:	d817      	bhi.n	8008f48 <USBD_Get_USB_Status+0x44>
 8008f18:	a201      	add	r2, pc, #4	@ (adr r2, 8008f20 <USBD_Get_USB_Status+0x1c>)
 8008f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f1e:	bf00      	nop
 8008f20:	08008f31 	.word	0x08008f31
 8008f24:	08008f37 	.word	0x08008f37
 8008f28:	08008f3d 	.word	0x08008f3d
 8008f2c:	08008f43 	.word	0x08008f43
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008f30:	2300      	movs	r3, #0
 8008f32:	73fb      	strb	r3, [r7, #15]
    break;
 8008f34:	e00b      	b.n	8008f4e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008f36:	2302      	movs	r3, #2
 8008f38:	73fb      	strb	r3, [r7, #15]
    break;
 8008f3a:	e008      	b.n	8008f4e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	73fb      	strb	r3, [r7, #15]
    break;
 8008f40:	e005      	b.n	8008f4e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008f42:	2302      	movs	r3, #2
 8008f44:	73fb      	strb	r3, [r7, #15]
    break;
 8008f46:	e002      	b.n	8008f4e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008f4c:	bf00      	nop
  }
  return usb_status;
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3714      	adds	r7, #20
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bc80      	pop	{r7}
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop

08008f5c <malloc>:
 8008f5c:	4b02      	ldr	r3, [pc, #8]	@ (8008f68 <malloc+0xc>)
 8008f5e:	4601      	mov	r1, r0
 8008f60:	6818      	ldr	r0, [r3, #0]
 8008f62:	f000 b82d 	b.w	8008fc0 <_malloc_r>
 8008f66:	bf00      	nop
 8008f68:	20000108 	.word	0x20000108

08008f6c <free>:
 8008f6c:	4b02      	ldr	r3, [pc, #8]	@ (8008f78 <free+0xc>)
 8008f6e:	4601      	mov	r1, r0
 8008f70:	6818      	ldr	r0, [r3, #0]
 8008f72:	f000 b8f5 	b.w	8009160 <_free_r>
 8008f76:	bf00      	nop
 8008f78:	20000108 	.word	0x20000108

08008f7c <sbrk_aligned>:
 8008f7c:	b570      	push	{r4, r5, r6, lr}
 8008f7e:	4e0f      	ldr	r6, [pc, #60]	@ (8008fbc <sbrk_aligned+0x40>)
 8008f80:	460c      	mov	r4, r1
 8008f82:	6831      	ldr	r1, [r6, #0]
 8008f84:	4605      	mov	r5, r0
 8008f86:	b911      	cbnz	r1, 8008f8e <sbrk_aligned+0x12>
 8008f88:	f000 f8ae 	bl	80090e8 <_sbrk_r>
 8008f8c:	6030      	str	r0, [r6, #0]
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4628      	mov	r0, r5
 8008f92:	f000 f8a9 	bl	80090e8 <_sbrk_r>
 8008f96:	1c43      	adds	r3, r0, #1
 8008f98:	d103      	bne.n	8008fa2 <sbrk_aligned+0x26>
 8008f9a:	f04f 34ff 	mov.w	r4, #4294967295
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	bd70      	pop	{r4, r5, r6, pc}
 8008fa2:	1cc4      	adds	r4, r0, #3
 8008fa4:	f024 0403 	bic.w	r4, r4, #3
 8008fa8:	42a0      	cmp	r0, r4
 8008faa:	d0f8      	beq.n	8008f9e <sbrk_aligned+0x22>
 8008fac:	1a21      	subs	r1, r4, r0
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f000 f89a 	bl	80090e8 <_sbrk_r>
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	d1f2      	bne.n	8008f9e <sbrk_aligned+0x22>
 8008fb8:	e7ef      	b.n	8008f9a <sbrk_aligned+0x1e>
 8008fba:	bf00      	nop
 8008fbc:	20000a7c 	.word	0x20000a7c

08008fc0 <_malloc_r>:
 8008fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc4:	1ccd      	adds	r5, r1, #3
 8008fc6:	f025 0503 	bic.w	r5, r5, #3
 8008fca:	3508      	adds	r5, #8
 8008fcc:	2d0c      	cmp	r5, #12
 8008fce:	bf38      	it	cc
 8008fd0:	250c      	movcc	r5, #12
 8008fd2:	2d00      	cmp	r5, #0
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	db01      	blt.n	8008fdc <_malloc_r+0x1c>
 8008fd8:	42a9      	cmp	r1, r5
 8008fda:	d904      	bls.n	8008fe6 <_malloc_r+0x26>
 8008fdc:	230c      	movs	r3, #12
 8008fde:	6033      	str	r3, [r6, #0]
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fe6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090bc <_malloc_r+0xfc>
 8008fea:	f000 f869 	bl	80090c0 <__malloc_lock>
 8008fee:	f8d8 3000 	ldr.w	r3, [r8]
 8008ff2:	461c      	mov	r4, r3
 8008ff4:	bb44      	cbnz	r4, 8009048 <_malloc_r+0x88>
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7ff ffbf 	bl	8008f7c <sbrk_aligned>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	4604      	mov	r4, r0
 8009002:	d158      	bne.n	80090b6 <_malloc_r+0xf6>
 8009004:	f8d8 4000 	ldr.w	r4, [r8]
 8009008:	4627      	mov	r7, r4
 800900a:	2f00      	cmp	r7, #0
 800900c:	d143      	bne.n	8009096 <_malloc_r+0xd6>
 800900e:	2c00      	cmp	r4, #0
 8009010:	d04b      	beq.n	80090aa <_malloc_r+0xea>
 8009012:	6823      	ldr	r3, [r4, #0]
 8009014:	4639      	mov	r1, r7
 8009016:	4630      	mov	r0, r6
 8009018:	eb04 0903 	add.w	r9, r4, r3
 800901c:	f000 f864 	bl	80090e8 <_sbrk_r>
 8009020:	4581      	cmp	r9, r0
 8009022:	d142      	bne.n	80090aa <_malloc_r+0xea>
 8009024:	6821      	ldr	r1, [r4, #0]
 8009026:	4630      	mov	r0, r6
 8009028:	1a6d      	subs	r5, r5, r1
 800902a:	4629      	mov	r1, r5
 800902c:	f7ff ffa6 	bl	8008f7c <sbrk_aligned>
 8009030:	3001      	adds	r0, #1
 8009032:	d03a      	beq.n	80090aa <_malloc_r+0xea>
 8009034:	6823      	ldr	r3, [r4, #0]
 8009036:	442b      	add	r3, r5
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	f8d8 3000 	ldr.w	r3, [r8]
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	bb62      	cbnz	r2, 800909c <_malloc_r+0xdc>
 8009042:	f8c8 7000 	str.w	r7, [r8]
 8009046:	e00f      	b.n	8009068 <_malloc_r+0xa8>
 8009048:	6822      	ldr	r2, [r4, #0]
 800904a:	1b52      	subs	r2, r2, r5
 800904c:	d420      	bmi.n	8009090 <_malloc_r+0xd0>
 800904e:	2a0b      	cmp	r2, #11
 8009050:	d917      	bls.n	8009082 <_malloc_r+0xc2>
 8009052:	1961      	adds	r1, r4, r5
 8009054:	42a3      	cmp	r3, r4
 8009056:	6025      	str	r5, [r4, #0]
 8009058:	bf18      	it	ne
 800905a:	6059      	strne	r1, [r3, #4]
 800905c:	6863      	ldr	r3, [r4, #4]
 800905e:	bf08      	it	eq
 8009060:	f8c8 1000 	streq.w	r1, [r8]
 8009064:	5162      	str	r2, [r4, r5]
 8009066:	604b      	str	r3, [r1, #4]
 8009068:	4630      	mov	r0, r6
 800906a:	f000 f82f 	bl	80090cc <__malloc_unlock>
 800906e:	f104 000b 	add.w	r0, r4, #11
 8009072:	1d23      	adds	r3, r4, #4
 8009074:	f020 0007 	bic.w	r0, r0, #7
 8009078:	1ac2      	subs	r2, r0, r3
 800907a:	bf1c      	itt	ne
 800907c:	1a1b      	subne	r3, r3, r0
 800907e:	50a3      	strne	r3, [r4, r2]
 8009080:	e7af      	b.n	8008fe2 <_malloc_r+0x22>
 8009082:	6862      	ldr	r2, [r4, #4]
 8009084:	42a3      	cmp	r3, r4
 8009086:	bf0c      	ite	eq
 8009088:	f8c8 2000 	streq.w	r2, [r8]
 800908c:	605a      	strne	r2, [r3, #4]
 800908e:	e7eb      	b.n	8009068 <_malloc_r+0xa8>
 8009090:	4623      	mov	r3, r4
 8009092:	6864      	ldr	r4, [r4, #4]
 8009094:	e7ae      	b.n	8008ff4 <_malloc_r+0x34>
 8009096:	463c      	mov	r4, r7
 8009098:	687f      	ldr	r7, [r7, #4]
 800909a:	e7b6      	b.n	800900a <_malloc_r+0x4a>
 800909c:	461a      	mov	r2, r3
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	42a3      	cmp	r3, r4
 80090a2:	d1fb      	bne.n	800909c <_malloc_r+0xdc>
 80090a4:	2300      	movs	r3, #0
 80090a6:	6053      	str	r3, [r2, #4]
 80090a8:	e7de      	b.n	8009068 <_malloc_r+0xa8>
 80090aa:	230c      	movs	r3, #12
 80090ac:	4630      	mov	r0, r6
 80090ae:	6033      	str	r3, [r6, #0]
 80090b0:	f000 f80c 	bl	80090cc <__malloc_unlock>
 80090b4:	e794      	b.n	8008fe0 <_malloc_r+0x20>
 80090b6:	6005      	str	r5, [r0, #0]
 80090b8:	e7d6      	b.n	8009068 <_malloc_r+0xa8>
 80090ba:	bf00      	nop
 80090bc:	20000a80 	.word	0x20000a80

080090c0 <__malloc_lock>:
 80090c0:	4801      	ldr	r0, [pc, #4]	@ (80090c8 <__malloc_lock+0x8>)
 80090c2:	f000 b84b 	b.w	800915c <__retarget_lock_acquire_recursive>
 80090c6:	bf00      	nop
 80090c8:	20000bc0 	.word	0x20000bc0

080090cc <__malloc_unlock>:
 80090cc:	4801      	ldr	r0, [pc, #4]	@ (80090d4 <__malloc_unlock+0x8>)
 80090ce:	f000 b846 	b.w	800915e <__retarget_lock_release_recursive>
 80090d2:	bf00      	nop
 80090d4:	20000bc0 	.word	0x20000bc0

080090d8 <memset>:
 80090d8:	4603      	mov	r3, r0
 80090da:	4402      	add	r2, r0
 80090dc:	4293      	cmp	r3, r2
 80090de:	d100      	bne.n	80090e2 <memset+0xa>
 80090e0:	4770      	bx	lr
 80090e2:	f803 1b01 	strb.w	r1, [r3], #1
 80090e6:	e7f9      	b.n	80090dc <memset+0x4>

080090e8 <_sbrk_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	2300      	movs	r3, #0
 80090ec:	4d05      	ldr	r5, [pc, #20]	@ (8009104 <_sbrk_r+0x1c>)
 80090ee:	4604      	mov	r4, r0
 80090f0:	4608      	mov	r0, r1
 80090f2:	602b      	str	r3, [r5, #0]
 80090f4:	f7f7 ff5e 	bl	8000fb4 <_sbrk>
 80090f8:	1c43      	adds	r3, r0, #1
 80090fa:	d102      	bne.n	8009102 <_sbrk_r+0x1a>
 80090fc:	682b      	ldr	r3, [r5, #0]
 80090fe:	b103      	cbz	r3, 8009102 <_sbrk_r+0x1a>
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	bd38      	pop	{r3, r4, r5, pc}
 8009104:	20000bbc 	.word	0x20000bbc

08009108 <__errno>:
 8009108:	4b01      	ldr	r3, [pc, #4]	@ (8009110 <__errno+0x8>)
 800910a:	6818      	ldr	r0, [r3, #0]
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	20000108 	.word	0x20000108

08009114 <__libc_init_array>:
 8009114:	b570      	push	{r4, r5, r6, lr}
 8009116:	2600      	movs	r6, #0
 8009118:	4d0c      	ldr	r5, [pc, #48]	@ (800914c <__libc_init_array+0x38>)
 800911a:	4c0d      	ldr	r4, [pc, #52]	@ (8009150 <__libc_init_array+0x3c>)
 800911c:	1b64      	subs	r4, r4, r5
 800911e:	10a4      	asrs	r4, r4, #2
 8009120:	42a6      	cmp	r6, r4
 8009122:	d109      	bne.n	8009138 <__libc_init_array+0x24>
 8009124:	f000 f864 	bl	80091f0 <_init>
 8009128:	2600      	movs	r6, #0
 800912a:	4d0a      	ldr	r5, [pc, #40]	@ (8009154 <__libc_init_array+0x40>)
 800912c:	4c0a      	ldr	r4, [pc, #40]	@ (8009158 <__libc_init_array+0x44>)
 800912e:	1b64      	subs	r4, r4, r5
 8009130:	10a4      	asrs	r4, r4, #2
 8009132:	42a6      	cmp	r6, r4
 8009134:	d105      	bne.n	8009142 <__libc_init_array+0x2e>
 8009136:	bd70      	pop	{r4, r5, r6, pc}
 8009138:	f855 3b04 	ldr.w	r3, [r5], #4
 800913c:	4798      	blx	r3
 800913e:	3601      	adds	r6, #1
 8009140:	e7ee      	b.n	8009120 <__libc_init_array+0xc>
 8009142:	f855 3b04 	ldr.w	r3, [r5], #4
 8009146:	4798      	blx	r3
 8009148:	3601      	adds	r6, #1
 800914a:	e7f2      	b.n	8009132 <__libc_init_array+0x1e>
 800914c:	0800928c 	.word	0x0800928c
 8009150:	0800928c 	.word	0x0800928c
 8009154:	0800928c 	.word	0x0800928c
 8009158:	08009290 	.word	0x08009290

0800915c <__retarget_lock_acquire_recursive>:
 800915c:	4770      	bx	lr

0800915e <__retarget_lock_release_recursive>:
 800915e:	4770      	bx	lr

08009160 <_free_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	4605      	mov	r5, r0
 8009164:	2900      	cmp	r1, #0
 8009166:	d040      	beq.n	80091ea <_free_r+0x8a>
 8009168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800916c:	1f0c      	subs	r4, r1, #4
 800916e:	2b00      	cmp	r3, #0
 8009170:	bfb8      	it	lt
 8009172:	18e4      	addlt	r4, r4, r3
 8009174:	f7ff ffa4 	bl	80090c0 <__malloc_lock>
 8009178:	4a1c      	ldr	r2, [pc, #112]	@ (80091ec <_free_r+0x8c>)
 800917a:	6813      	ldr	r3, [r2, #0]
 800917c:	b933      	cbnz	r3, 800918c <_free_r+0x2c>
 800917e:	6063      	str	r3, [r4, #4]
 8009180:	6014      	str	r4, [r2, #0]
 8009182:	4628      	mov	r0, r5
 8009184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009188:	f7ff bfa0 	b.w	80090cc <__malloc_unlock>
 800918c:	42a3      	cmp	r3, r4
 800918e:	d908      	bls.n	80091a2 <_free_r+0x42>
 8009190:	6820      	ldr	r0, [r4, #0]
 8009192:	1821      	adds	r1, r4, r0
 8009194:	428b      	cmp	r3, r1
 8009196:	bf01      	itttt	eq
 8009198:	6819      	ldreq	r1, [r3, #0]
 800919a:	685b      	ldreq	r3, [r3, #4]
 800919c:	1809      	addeq	r1, r1, r0
 800919e:	6021      	streq	r1, [r4, #0]
 80091a0:	e7ed      	b.n	800917e <_free_r+0x1e>
 80091a2:	461a      	mov	r2, r3
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	b10b      	cbz	r3, 80091ac <_free_r+0x4c>
 80091a8:	42a3      	cmp	r3, r4
 80091aa:	d9fa      	bls.n	80091a2 <_free_r+0x42>
 80091ac:	6811      	ldr	r1, [r2, #0]
 80091ae:	1850      	adds	r0, r2, r1
 80091b0:	42a0      	cmp	r0, r4
 80091b2:	d10b      	bne.n	80091cc <_free_r+0x6c>
 80091b4:	6820      	ldr	r0, [r4, #0]
 80091b6:	4401      	add	r1, r0
 80091b8:	1850      	adds	r0, r2, r1
 80091ba:	4283      	cmp	r3, r0
 80091bc:	6011      	str	r1, [r2, #0]
 80091be:	d1e0      	bne.n	8009182 <_free_r+0x22>
 80091c0:	6818      	ldr	r0, [r3, #0]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	4408      	add	r0, r1
 80091c6:	6010      	str	r0, [r2, #0]
 80091c8:	6053      	str	r3, [r2, #4]
 80091ca:	e7da      	b.n	8009182 <_free_r+0x22>
 80091cc:	d902      	bls.n	80091d4 <_free_r+0x74>
 80091ce:	230c      	movs	r3, #12
 80091d0:	602b      	str	r3, [r5, #0]
 80091d2:	e7d6      	b.n	8009182 <_free_r+0x22>
 80091d4:	6820      	ldr	r0, [r4, #0]
 80091d6:	1821      	adds	r1, r4, r0
 80091d8:	428b      	cmp	r3, r1
 80091da:	bf01      	itttt	eq
 80091dc:	6819      	ldreq	r1, [r3, #0]
 80091de:	685b      	ldreq	r3, [r3, #4]
 80091e0:	1809      	addeq	r1, r1, r0
 80091e2:	6021      	streq	r1, [r4, #0]
 80091e4:	6063      	str	r3, [r4, #4]
 80091e6:	6054      	str	r4, [r2, #4]
 80091e8:	e7cb      	b.n	8009182 <_free_r+0x22>
 80091ea:	bd38      	pop	{r3, r4, r5, pc}
 80091ec:	20000a80 	.word	0x20000a80

080091f0 <_init>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr

080091fc <_fini>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	bf00      	nop
 8009200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009202:	bc08      	pop	{r3}
 8009204:	469e      	mov	lr, r3
 8009206:	4770      	bx	lr
