{"vcs1":{"timestamp_begin":1685168330.903651856, "rt":1.27, "ut":0.29, "st":0.19}}
{"vcselab":{"timestamp_begin":1685168332.239327370, "rt":1.32, "ut":0.28, "st":0.06}}
{"link":{"timestamp_begin":1685168333.611306511, "rt":0.56, "ut":0.28, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685168330.434082296}
{"VCS_COMP_START_TIME": 1685168330.434082296}
{"VCS_COMP_END_TIME": 1685168335.584001146}
{"VCS_USER_OPTIONS": "checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349216}}
{"stitch_vcselab": {"peak_mem": 222004}}
