@book{baumgartner:2002,
	title = {E-Learning Praxishandbuch : Auswahl von Lernplattformen; Markt체bersicht, Funktionen, Fachbegriffe},
	author = {Baumgartner, Peter and H채fele, Hartmut and Maier-H채fele, Kornelia},
	address = {Innsbruck},
	publisher = {StudienVerl.},
	year = {2002},
	isbn = {3-7065-1771-X}
}


@Online{sifive:clint,
	author = {SiFive},
	title = {SiFive Interrupt Coockbook},
	url = {https://sifive.cdn.prismic.io/sifive/0d163928-2128-42be-a75a-464df65e04e0_sifive-interrupt-cookbook.pdf},
	year = {2019},
}

@TechReport{dreyfus:1980,
	author = {Dreyfus, Stuart E and Dreyfus, Hubert L},
	title = {A Five-Stage Model Of The Mental Activities Involved In Directed Skill Acquisition},
	institution = {University of California, Berkley},
	year = {1980},
	url = {http://www.dtic.mil/cgi-bin/GetTRDoc?AD=ADA084551&Location=U2&doc=GetTRDoc.pdf}
}

@Online{xilinx:2017,
	author = {Xilinx},
	title = {Understanding FPGA Architecture},
	url = {https://www.xilinx.com/html_docs/xilinx2017_2/sdaccel_doc/topics/devices/con-fpga-architecture.html},
	year = {2017}
}

@Online{micro:2018,
	author = {Scott Thornton},
	title = {RISC vs. CISC Architectures},
	url = {https://www.microcontrollertips.com/risc-vs-cisc-architectures-one-better/},
	year = {2018}
}

@Online{coremark,
	author = {Embedded Microprocessor Benchmark Consortium},
	title = {Coremark github repository},
	url = {https://github.com/eembc/coremark},
	year = {2009}
}

@Online{specint,
	author = {SPEC},
	title = {CINT2006 (Integer Component of SPEC CPU2006)},
	url = {https://www.spec.org/cpu2006/CINT2006/},
	year = {2006}
}


@online{RV:software,
	author = {RISC-V},
	title = {RISC-V Exchange: Available Software},
	date = {17.07.2021},
	url = {https://riscv.org/exchange/software/}
}


@online{riscv:unprivileged,
	author = {Andrew Waterman, Krste Asanovic, SiFive Inc.},
	title = {The RISC-V Instruction Set Manual},
	subtitle = {Volume I: Unprivileged ISA},
	date = {2019},
	url = {https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf},
	note = {Accessed: 17.07.2021}
}

@online{riscv:privileged,
	author = {Andrew Waterman, Krste Asanovic, SiFive Inc.},
	title = {The RISC-V Instruction Set Manual},
	subtitle = {Volume II: Privileged Achitecture},
	date = {2019},
	url = {https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMFDQC-and-Priv-v1.11/riscv-privileged-20190608.pdf},
	note = {Accessed: 17.07.2021}
}



@online{riscv:debug,
	author = {Tim Newsome, Megan Wachs},
	title = {RISC-V External Debug Support},
	subtitle = {Version 0.13.2},
	date = {2019},
	url = {https://github.com/riscv/riscv-debug-spec/blob/release/riscv-debug-release.pdf},
	note = {Accessed: 17.07.2021}
}

@online{AMBA:AXI,
	author = {ARM},
	title = {AMBA AXI and ACE Protocoll Specification},
	subtitle = {AXI3, AXi4, and AXI4-Lite, ACE and ACE-Lite},
	date = {2013},
	url = {https://www.arm.com},
	note = {Accessed: 18.07.2021}
}

@book{patterson:2017,
	author = {Hennesy, JL and Patterson, DA},
	title = {Computer Organization and Design RISC-V Edition: The Hardware Software Interface},
	date = {2017},
	publisher = {Elsevier Science & Technology Books},
	location = {o. O.}
}

@book{ORegan:2021,
	author = {O'Regan, Gerard},
	title = {A Brief History of Computing},
	date = {2021},
	edition = {3},
	publisher = {Springer International Publishing},
	location = {Cham}
}

@book{patterson:2020,
	author = {Hennesy, JL and Patterson, DA},
	title = {Computer Organization and Design MIPS Edition: The Hardware Software Interface},
	date = {2020},
	edition = {6},
	publisher = {Elsevier Science & Technology Books},
	location = {o. O.}
}

@book{gessler2014,
	title={Entwicklung Eingebetteter Systeme},
	author={Gessler, Ralf},
	year={2014},
	publisher={Springer},
	location={Wiesbaden}
}

@book{hellmann2013,
	title={Rechnerarchitektur},
	author={Hellmann, Roland},
	year={2016},
	publisher={De Gruyter Oldenbourg},
	location={Berlin}
}

@book{kesel:2018,
	title={FPGA Hardwareentwurf, Schaltungs- und System-Design mit VHDL und C/C++},
	author={F. Kesel},
	edition = {4},
	year={2018},
	publisher={De Gruyter Oldenbourg},
	location={Oldenburg}
}

@book{kounev2020systems,
	title={Systems Benchmarking},
	author={Kounev, Samuel and Lange, Klaus-Dieter and von Kistowski, J{\'o}akim},
	year={2020},
	publisher={Springer},
	location={W체rzburg, Germany}
}

@online{picture:memoryhierarchy,
	author={Dive into Systems},
	date = {2019},
	url = {https://diveintosystems.org/antora/diveintosystems/1.0/MemHierarchy/mem_hierarchy.html},
	note = {Accessed: 18.07.2021}
}

@online{apple,
	title = {Apple Silicon: The Complete Guide}
	author={J. Clover},
	date = {2021},
	url = {https://www.macrumors.com/guide/apple-silicon/},
	note = {Accessed: 18.07.2021}
}

@online{hifive,
	title = {HiFive Unmatched}
	author={SiFive},
	date = {2021},
	url = {https://www.sifive.com/boards/hifive-unmatched},
	note = {Accessed: 18.07.2021}
}

@online{arma9,
	title = {Micro Magic RISC-V core delivers 110,000 CoreMarks/Watt}
	author={N. Dahad},
	date = {2020},
	url = {https://www.embedded.com/risc-v-core-said-to-outperform-apple-m1-and-arm-cortex-a9/
	},
	note = {Accessed: 18.07.2021}
}

@online{gcc,
	title = {riscv-gnu-toolchain}
	author={Regents of the University of California},
	date = {2021},
	url = {https://github.com/riscv/riscv-gnu-toolchain
	},
	note = {Accessed: 18.07.2021}
}



@online{micromagic,
	title = {Micro Magic, Inc. Delivers Ultra Low Power 64-Bit RISC-v Core}
	author={Micro Magic, Inc.},
	date = {2021},
	url = {https://www.prnewswire.com/news-releases/micro-magic-inc-delivers-ultra-low-power-64-bit-risc-v-core-301227471.html},
	note = {Accessed: 18.07.2021}
}
