It's a Self-Biased sub-1V Bandgap reference circuit 

Specs:

Technology --> 65-nm CMOS

Supply voltage --> 2 V

Change versus Temperature --> < 1 mV

Change across Corners --> < 10 mV

Current consumption --> < 10 uA

Phase margin --> > 60Â°

The Design using Analog designers toolbox (ADT) and simulations on Cadence virtuoso.
