

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 30 23:01:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  196421668|  196421668|  1.964 sec|  1.964 sec|  196421669|  196421669|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TILE_J_TILE_I     |  8585550|  8585550|     38158|          -|          -|   225|        no|
        | + OUT_BUFFER_NOUT  |    19649|    19649|       307|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 38 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 37 
35 --> 36 
36 --> 33 
37 --> 24 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 50 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 51 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 53 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:6]   --->   Operation 54 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 55 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 56 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:6]   --->   Operation 57 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 58 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 59 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:6]   --->   Operation 60 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:34]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:35]   --->   Operation 62 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:36]   --->   Operation 63 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 64 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 65 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 66 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten7" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 67 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 68 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 69 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 70 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34" [src/srcnn.cpp:34]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 4161600" [src/srcnn.cpp:34]   --->   Operation 72 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 73 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 74 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 75 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 76 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 77 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 78 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 79 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 79 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 80 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln35" [src/srcnn.cpp:35]   --->   Operation 81 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 2080800" [src/srcnn.cpp:35]   --->   Operation 82 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 83 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 84 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 85 [5/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 85 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [4/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 86 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [3/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 87 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [2/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 88 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [1/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 89 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 90 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln36" [src/srcnn.cpp:36]   --->   Operation 91 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (7.30ns)   --->   "%empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 65025" [src/srcnn.cpp:36]   --->   Operation 92 'writereq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 93 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 94 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 95 [5/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 95 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 96 [4/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 96 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 97 [3/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 97 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 98 [2/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 98 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_28" [src/srcnn.cpp:6]   --->   Operation 99 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_12, void @empty_13, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_20, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_21, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_23, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_24, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_25, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_26, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_27, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 123 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc47.i" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 124 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.76>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i8 %indvar_flatten7" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 125 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten7_load, i8 225" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 126 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten7_load, i8 1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 127 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc50.i, void %_Z5conv1PA255_A255_fPA1_A9_A9_fPfS1_.exit" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 128 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 129 'call' 'call_ln42' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:6]   --->   Operation 130 'partselect' 'p_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [src/srcnn.cpp:6]   --->   Operation 131 'sext' 'p_cast_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast_cast" [src/srcnn.cpp:6]   --->   Operation 132 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 133 [8/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 133 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 134 [7/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 134 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 135 [6/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 135 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 136 [5/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 136 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 137 [4/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 137 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 138 [3/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 138 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 139 [2/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 139 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 140 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 140 'load' 'ti_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 141 'load' 'tj_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 142 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_J_TILE_I_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 145 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 146 'select' 'select_ln30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 147 [1/1] (0.39ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 147 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_1, i4 0" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 148 'bitconcatenate' 'p_shl_mid2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 149 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 150 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [1/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 151 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 152 [1/1] (0.42ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 152 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 33 <SV = 32> <Delay = 0.77>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln114, void %OUT_BUFFER_TY.i.i.split, i7 0, void %for.inc50.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 153 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (0.77ns)   --->   "%icmp_ln114 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 155 [1/1] (0.77ns)   --->   "%add_ln114 = add i7 %nout, i7 1" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 155 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln114_1, void %OUT_BUFFER_TY.i.i.split, i24 0, void %for.inc50.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 156 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.93ns)   --->   "%add_ln114_1 = add i24 %phi_mul, i24 260100" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 157 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %OUT_BUFFER_TY.i.i.split, void %memset.loop.i9.i.preheader" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 158 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 159 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 160 'call' 'call_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 161 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 161 'add' 'add_ln31' <Predicate = (icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_1, i8 %indvar_flatten7" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 162 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_34 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_1, i4 %tj" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 163 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_34 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 164 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nout" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 165 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 166 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i11 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 167 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln118_5 = add i12 %zext_ln118_10, i12 %zext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 168 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %gmem_addr_3_read" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 169 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 170 [2/2] (2.77ns)   --->   "%call_ln30 = call void @srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i32 %gmem, i4 %select_ln30_1, i8 %p_shl_mid2, i12 %add_ln118_5, i32 %empty_48, i4 %select_ln30, i8 %tmp_3, i24 %phi_mul, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 170 'call' 'call_ln30' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 172 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln30 = call void @srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i32 %gmem, i4 %select_ln30_1, i8 %p_shl_mid2, i12 %add_ln118_5, i32 %empty_48, i4 %select_ln30, i8 %tmp_3, i24 %phi_mul, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 173 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 174 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 37 <SV = 34> <Delay = 0.00>
ST_37 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 175 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc47.i" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 176 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 38 <SV = 24> <Delay = 0.00>
ST_38 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 177 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 25> <Delay = 7.30>
ST_39 : Operation 178 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 26> <Delay = 7.30>
ST_40 : Operation 179 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 179 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 27> <Delay = 7.30>
ST_41 : Operation 180 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 180 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 28> <Delay = 7.30>
ST_42 : Operation 181 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 181 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 29> <Delay = 7.30>
ST_43 : Operation 182 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 30> <Delay = 7.30>
ST_44 : Operation 183 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 183 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 31> <Delay = 7.30>
ST_45 : Operation 184 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 32> <Delay = 7.30>
ST_46 : Operation 185 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 185 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 33> <Delay = 7.30>
ST_47 : Operation 186 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/srcnn.cpp:6]   --->   Operation 186 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 34> <Delay = 0.00>
ST_48 : Operation 187 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %gmem_addr_4_read" [src/srcnn.cpp:6]   --->   Operation 187 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_50, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 188 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 35> <Delay = 0.00>
ST_49 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_50, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 189 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [src/srcnn.cpp:47]   --->   Operation 190 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_ftmap_read', src/srcnn.cpp:6) on port 'output_ftmap' (src/srcnn.cpp:6) [52]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/srcnn.cpp:34) [62]  (0.000 ns)
	bus request operation ('empty', src/srcnn.cpp:34) on port 'gmem' (src/srcnn.cpp:34) [63]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', src/srcnn.cpp:35) on port 'gmem' (src/srcnn.cpp:35) [65]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', src/srcnn.cpp:35) on port 'gmem' (src/srcnn.cpp:35) [65]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', src/srcnn.cpp:35) on port 'gmem' (src/srcnn.cpp:35) [65]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', src/srcnn.cpp:35) on port 'gmem' (src/srcnn.cpp:35) [65]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', src/srcnn.cpp:35) on port 'gmem' (src/srcnn.cpp:35) [65]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_45', src/srcnn.cpp:36) on port 'gmem' (src/srcnn.cpp:36) [71]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_45', src/srcnn.cpp:36) on port 'gmem' (src/srcnn.cpp:36) [71]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_45', src/srcnn.cpp:36) on port 'gmem' (src/srcnn.cpp:36) [71]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_45', src/srcnn.cpp:36) on port 'gmem' (src/srcnn.cpp:36) [71]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_45', src/srcnn.cpp:36) on port 'gmem' (src/srcnn.cpp:36) [71]  (7.300 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_47', src/conv1.cpp:10->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:10->src/srcnn.cpp:39) [77]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_47', src/conv1.cpp:10->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:10->src/srcnn.cpp:39) [77]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_47', src/conv1.cpp:10->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:10->src/srcnn.cpp:39) [77]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_47', src/conv1.cpp:10->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:10->src/srcnn.cpp:39) [77]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_47', src/conv1.cpp:10->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:10->src/srcnn.cpp:39) [77]  (7.300 ns)

 <State 24>: 0.765ns
The critical path consists of the following:
	'load' operation ('indvar_flatten7_load', src/conv1.cpp:30->src/srcnn.cpp:39) on local variable 'indvar_flatten7' [86]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/conv1.cpp:30->src/srcnn.cpp:39) [87]  (0.765 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [102]  (7.300 ns)

 <State 33>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) with incoming values : ('add_ln114', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [105]  (0.000 ns)
	'icmp' operation ('icmp_ln114', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [108]  (0.773 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) on port 'gmem' (src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39) [118]  (7.300 ns)

 <State 35>: 3.577ns
The critical path consists of the following:
	'add' operation ('add_ln118_5', src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39) [115]  (0.798 ns)
	'call' operation ('call_ln30', src/conv1.cpp:30->src/srcnn.cpp:39) to 'srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX' [120]  (2.779 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [134]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', src/srcnn.cpp:6) on port 'gmem' (src/srcnn.cpp:6) [135]  (7.300 ns)

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
