Warning: duplicate option '-cell_power' overrides previous value. (CMD-018)
****************************************
Report : Time Based Power
	-cell_power
	-hierarchy
	-levels 1
	-sort_by cell_internal_power
Design : traditionalMac
Version: U-2022.12-SP1
Date   : Sat Jan 17 00:53:47 2026
****************************************



  Attributes
  ----------
      a  -  Annotated internal | leakage | switching power 
      b  -  Black-box (unresolved) cell
      c  -  Clock pin internal power only
      d  -  Does not include clock pin internal power
      h  -  Hierarchical cell

                        Internal  Switching Leakage   Total
Cell                    Power     Power     Power     Power    (     %)   Attrs
--------------------------------------------------------------------------------
u_ADDER                 1.673e-05 2.423e-06 1.570e-08 1.917e-05 (40.22%)  h
u_MULTIPLIER_tMAC       7.752e-06 3.468e-06 9.961e-09 1.123e-05 (23.56%)  h
output_result_reg[5]    6.364e-07 9.459e-09 3.363e-10 6.462e-07 ( 1.36%)  
output_result_reg[4]    6.333e-07 6.121e-09 3.308e-10 6.398e-07 ( 1.34%)  
output_result_reg[9]    6.276e-07 9.459e-09 3.375e-10 6.374e-07 ( 1.34%)  
output_result_reg[8]    6.131e-07 8.903e-09 3.283e-10 6.223e-07 ( 1.31%)  
output_result_reg[7]    5.975e-07 8.903e-09 3.334e-10 6.067e-07 ( 1.27%)  
output_result_reg[3]    5.969e-07 9.459e-09 3.284e-10 6.066e-07 ( 1.27%)  
output_result_reg[6]    5.856e-07 8.903e-09 3.289e-10 5.948e-07 ( 1.25%)  
output_result_reg[2]    5.853e-07 7.790e-09 3.284e-10 5.934e-07 ( 1.25%)  
output_result_reg[20]   5.662e-07 7.391e-09 3.062e-10 5.739e-07 ( 1.20%)  
output_result_reg[10]   5.633e-07 5.008e-09 3.208e-10 5.687e-07 ( 1.19%)  
output_result_reg[13]   5.572e-07 3.339e-09 3.042e-10 5.609e-07 ( 1.18%)  
output_result_reg[14]   5.572e-07 3.339e-09 3.044e-10 5.609e-07 ( 1.18%)  
output_result_reg[15]   5.532e-07 3.339e-09 3.046e-10 5.569e-07 ( 1.17%)  
output_result_reg[16]   5.532e-07 3.339e-09 3.048e-10 5.569e-07 ( 1.17%)  
output_result_reg[17]   5.532e-07 3.339e-09 3.049e-10 5.569e-07 ( 1.17%)  
output_result_reg[18]   5.532e-07 3.339e-09 3.051e-10 5.569e-07 ( 1.17%)  
output_result_reg[19]   5.532e-07 3.339e-09 3.052e-10 5.569e-07 ( 1.17%)  
output_result_reg[1]    5.532e-07 6.677e-09 3.305e-10 5.602e-07 ( 1.18%)  
clk_gate_output_result_reg
                        5.327e-07 8.299e-07 2.817e-10 1.363e-06 ( 2.86%)  h
output_result_reg[12]   5.305e-07 3.339e-09 3.039e-10 5.341e-07 ( 1.12%)  
output_result_reg[11]   4.942e-07 3.895e-09 3.062e-10 4.984e-07 ( 1.05%)  
output_result_reg[0]    4.667e-07 1.369e-08 3.180e-10 4.807e-07 ( 1.01%)  
U32                     1.899e-07 6.778e-08 6.973e-11 2.577e-07 ( 0.54%)  
U36                     1.876e-07 6.778e-08 7.125e-11 2.554e-07 ( 0.54%)  
U31                     1.794e-07 6.488e-08 7.008e-11 2.444e-07 ( 0.51%)  
U35                     1.790e-07 6.391e-08 6.856e-11 2.430e-07 ( 0.51%)  
U33                     1.740e-07 6.294e-08 7.012e-11 2.370e-07 ( 0.50%)  
U30                     1.604e-07 5.810e-08 6.945e-11 2.186e-07 ( 0.46%)  
U34                     1.604e-07 5.810e-08 7.075e-11 2.186e-07 ( 0.46%)  
U47                     1.523e-07 5.519e-08 6.567e-11 2.076e-07 ( 0.44%)  
U37                     1.415e-07 5.132e-08 6.894e-11 1.929e-07 ( 0.40%)  
U29                     1.384e-07 4.938e-08 6.899e-11 1.878e-07 ( 0.39%)  
U40                     1.198e-07 4.357e-08 6.540e-11 1.634e-07 ( 0.34%)  
U41                     1.198e-07 4.357e-08 6.542e-11 1.634e-07 ( 0.34%)  
U42                     1.144e-07 4.164e-08 6.546e-11 1.561e-07 ( 0.33%)  
U43                     1.144e-07 4.164e-08 6.548e-11 1.561e-07 ( 0.33%)  
U44                     1.144e-07 4.164e-08 6.550e-11 1.561e-07 ( 0.33%)  
U45                     1.144e-07 4.164e-08 6.553e-11 1.561e-07 ( 0.33%)  
U46                     1.144e-07 4.164e-08 6.555e-11 1.561e-07 ( 0.33%)  
U39                     1.008e-07 3.680e-08 6.538e-11 1.377e-07 ( 0.29%)  
U28                     1.004e-07 3.583e-08 6.990e-11 1.363e-07 ( 0.29%)  
U38                     8.725e-08 3.195e-08 6.609e-11 1.193e-07 ( 0.25%)  
U27                     4.514e-08 1.646e-08 6.864e-11 6.167e-08 ( 0.13%)  
U48                     9.140e-10 9.342e-10 1.106e-10 1.959e-09 ( 0.00%)  
--------------------------------------------------------------------------------
Totals (46 cells)       3.976e-05 7.869e-06 3.414e-08 4.766e-05 (100.0%)


  Attributes
  ----------
      a  -  Annotated internal | leakage | switching power 
      b  -  Black-box (unresolved) cell
      c  -  Clock pin internal power only
      d  -  Does not include clock pin internal power
      h  -  Hierarchical cell

                          Peak         Peak            Glitch    X-tran
Cell                      Power        Time            Power     Power    Attrs
--------------------------------------------------------------------------------
u_ADDER                 4.321e-04 1340.00-1340.01       0.0000    0.0000  h
u_MULTIPLIER_tMAC       5.121e-04  360.00-360.01     3.795e-08    0.0000  h
output_result_reg[5]    4.714e-05  141.99-142.00        0.0000    0.0000  
output_result_reg[4]    4.714e-05  122.42-122.43        0.0000    0.0000  
output_result_reg[9]    4.714e-05  102.02-102.03        0.0000    0.0000  
output_result_reg[8]    4.714e-05  102.16-102.17        0.0000    0.0000  
output_result_reg[7]    4.714e-05  141.81-141.82        0.0000    0.0000  
output_result_reg[3]    4.714e-05  182.74-182.75        0.0000    0.0000  
output_result_reg[6]    4.714e-05  161.99-162.00        0.0000    0.0000  
output_result_reg[2]    4.714e-05  121.56-121.57        0.0000    0.0000  
output_result_reg[20]   4.714e-05  102.35-102.36        0.0000    0.0000  
output_result_reg[10]   4.714e-05  102.38-102.39        0.0000    0.0000  
output_result_reg[13]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[14]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[15]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[16]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[17]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[18]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[19]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[1]    4.714e-05  101.48-101.49        0.0000    0.0000  
clk_gate_output_result_reg
                        3.696e-04   80.00-80.01         0.0000    0.0000  h
output_result_reg[12]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[11]   4.713e-05  102.59-102.60        0.0000    0.0000  
output_result_reg[0]    4.624e-05  100.83-100.84        0.0000    0.0000  
U32                     1.957e-05   81.81-81.82         0.0000    0.0000  
U36                     1.957e-05  101.84-101.85        0.0000    0.0000  
U31                     1.957e-05   71.82-71.83         0.0000    0.0000  
U35                     1.957e-05  222.75-222.76        0.0000    0.0000  
U33                     1.957e-05   71.82-71.83         0.0000    0.0000  
U30                     1.957e-05  132.04-132.05        0.0000    0.0000  
U34                     1.957e-05   92.32-92.33         0.0000    0.0000  
U47                     1.958e-05   91.75-91.76         0.0000    0.0000  
U37                     1.957e-05  141.93-141.94        0.0000    0.0000  
U29                     1.957e-05   62.24-62.25         0.0000    0.0000  
U40                     1.955e-05  142.14-142.15        0.0000    0.0000  
U41                     1.955e-05  102.41-102.42        0.0000    0.0000  
U42                     1.955e-05  102.41-102.42        0.0000    0.0000  
U43                     1.955e-05  102.41-102.42        0.0000    0.0000  
U44                     1.955e-05  142.14-142.15        0.0000    0.0000  
U45                     1.955e-05  102.41-102.42        0.0000    0.0000  
U46                     1.955e-05  102.41-102.42        0.0000    0.0000  
U39                     1.955e-05  142.14-142.15        0.0000    0.0000  
U28                     1.956e-05  101.30-101.31        0.0000    0.0000  
U38                     1.955e-05  102.41-102.42        0.0000    0.0000  
U27                     1.413e-05  640.61-640.62        0.0000    0.0000  
U48                     4.690e-05 1340.00-1340.01       0.0000    0.0000  
--------------------------------------------------------------------------------
Totals (46 cells)                                    3.795e-08    0.0000


                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
traditionalMac                        3.98e-05 7.87e-06 3.41e-08 4.77e-05 100.0
  u_ADDER (ADDER_tMAC)                1.67e-05 2.42e-06 1.57e-08 1.92e-05  40.2
  u_MULTIPLIER_tMAC (MULTIPLIER_tMAC) 7.75e-06 3.47e-06 9.96e-09 1.12e-05  23.6
  clk_gate_output_result_reg (SNPS_CLOCK_GATE_HIGH_traditionalMac) 5.33e-07 8.30e-07 2.82e-10 1.36e-06   2.9


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
traditionalMac                        1.30e-03 1340.00-1340.01 3.79e-08    0.000
  u_ADDER (ADDER_tMAC)                4.32e-04 1340.00-1340.01    0.000    0.000
  u_MULTIPLIER_tMAC (MULTIPLIER_tMAC) 5.12e-04  360.00-360.01  3.79e-08    0.000
  clk_gate_output_result_reg (SNPS_CLOCK_GATE_HIGH_traditionalMac) 3.70e-04   80.00-80.01      0.000    0.000
1
