User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/LeakagePower/RRAM/128KB/128KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 2
 - Row Activation   : 1 / 1
 - Column Activation: 2 / 2
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 60.741um x 220.089um = 13368.391um^2
 |--- Mat Area      = 60.741um x 110.045um = 6684.195um^2   (15.185%)
 |--- Subarray Area = 30.370um x 51.568um = 1566.140um^2   (16.203%)
 - Area Efficiency = 15.185%
Timing:
 -  Read Latency = 2.441ns
 |--- H-Tree Latency = 16.596ps
 |--- Mat Latency    = 2.425ns
    |--- Predecoder Latency = 181.090ps
    |--- Subarray Latency   = 2.244ns
       |--- Row Decoder Latency = 208.961ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 56.554ps
       |--- Precharge Latency   = 701.849ps
 - Write Latency = 21.052ns
 |--- H-Tree Latency = 8.298ps
 |--- Mat Latency    = 21.044ns
    |--- Predecoder Latency = 181.090ps
    |--- Subarray Latency   = 20.863ns
       |--- Row Decoder Latency = 208.961ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 5.847GB/s
 - Write Bandwidth = 766.916MB/s
Power:
 -  Read Dynamic Energy = 31.466pJ
 |--- H-Tree Dynamic Energy = 2.924pJ
 |--- Mat Dynamic Energy    = 14.271pJ per mat
    |--- Predecoder Dynamic Energy = 0.044pJ
    |--- Subarray Dynamic Energy   = 3.557pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.875pJ
       |--- Bitline & Cell Read Energy = 0.007pJ
       |--- Senseamp Dynamic Energy    = 2.406pJ
       |--- Mux Dynamic Energy         = 0.037pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 102.664pJ
 |--- H-Tree Dynamic Energy = 2.924pJ
 |--- Mat Dynamic Energy    = 49.870pJ per mat
    |--- Predecoder Dynamic Energy = 0.044pJ
    |--- Subarray Dynamic Energy   = 12.456pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.875pJ
       |--- Mux Dynamic Energy         = 0.037pJ
 - Leakage Power = 20.499uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 10.250uW per mat

Finished!
