#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 23 13:07:03 2022
# Process ID: 7180
# Current directory: D:/FPGA/LEADx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5336 D:\FPGA\LEADx\LEADx.xpr
# Log file: D:/FPGA/LEADx/vivado.log
# Journal file: D:/FPGA/LEADx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/LEADx/LEADx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 829.410 ; gain = 147.227
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/LEADx/LEADx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Leadx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/LEADx/LEADx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Leadx_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/LEADx/LEADx.srcs/sources_1/new/AAd1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AAd1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/LEADx/LEADx.srcs/sources_1/new/AAd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AAd2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/LEADx/LEADx.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/LEADx/LEADx.srcs/sources_1/new/Addm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/LEADx/LEADx.srcs/sources_1/new/Leadx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Leadx
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/LEADx/LEADx.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6ae072d3c140209f88bab1dab0c2a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Leadx_behav xil_defaultlib.Leadx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I5 [D:/FPGA/LEADx/LEADx.srcs/sources_1/new/AAd2.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2(INIT=64'b1001100001100000...
Compiling module xil_defaultlib.AAd2
Compiling module xil_defaultlib.AAd1
Compiling module xil_defaultlib.Addm
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.Leadx
Compiling module xil_defaultlib.glbl
Built simulation snapshot Leadx_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 836.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/LEADx/LEADx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Leadx_behav -key {Behavioral:sim_1:Functional:Leadx} -tclbatch {Leadx.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Leadx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Leadx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 853.277 ; gain = 17.555
add_force {/Leadx/A} -radix bin {0111010011110110 0ns}
add_force {/Leadx/B} -radix bin {0011000110100001 0ns}
add_force {/Leadx/Cin} -radix bin {0 0ns}
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/LEADx/LEADx.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Feb 23 13:12:38 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/LEADx/LEADx.runs/synth_1/runme.log
[Wed Feb 23 13:12:38 2022] Launched impl_1...
Run output will be captured here: D:/FPGA/LEADx/LEADx.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1224.125 ; gain = 0.141
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1224.125 ; gain = 0.141
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 3 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1325.691 ; gain = 445.473
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Test D:/FPGA/Test -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
file mkdir D:/FPGA/Test/Test.srcs/sources_1/new
close [ open D:/FPGA/Test/Test.srcs/sources_1/new/test.v w ]
add_files D:/FPGA/Test/Test.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Wed Feb 23 13:21:23 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/Test/Test.runs/synth_1/runme.log
[Wed Feb 23 13:21:23 2022] Launched impl_1...
Run output will be captured here: D:/FPGA/Test/Test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1822.625 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1822.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 14:58:56 2022...
