Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 01:05:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.885        0.000                      0                 1530        0.047        0.000                      0                 1530       54.305        0.000                       0                   564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.885        0.000                      0                 1526        0.047        0.000                      0                 1526       54.305        0.000                       0                   564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.742        0.000                      0                    4        1.037        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.361ns  (logic 60.454ns (58.488%)  route 42.907ns (41.512%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=29 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.598   106.736    sm/M_alum_out[0]
    SLICE_X42Y5          LUT5 (Prop_lut5_I4_O)        0.150   106.886 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.553   107.439    sm/brams/override_address[0]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.322   107.761 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.747   108.508    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.394    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.394    
                         arrival time                        -108.508    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.356ns  (logic 60.452ns (58.489%)  route 42.904ns (41.511%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.598   106.736    sm/M_alum_out[0]
    SLICE_X42Y5          LUT5 (Prop_lut5_I4_O)        0.150   106.886 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.567   107.453    sm/brams/override_address[0]
    SLICE_X46Y5          LUT5 (Prop_lut5_I2_O)        0.320   107.773 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.730   108.503    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770   115.392    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.392    
                         arrival time                        -108.503    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.649ns  (logic 60.550ns (58.418%)  route 43.099ns (41.582%))
  Logic Levels:           326  (CARRY4=287 LUT2=2 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.287   106.425    sm/M_alum_out[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.118   106.543 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.847   107.391    sm/D_states_q[4]_i_18_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.326   107.717 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.615   108.332    sm/D_states_q[3]_i_5_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124   108.456 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.340   108.796    sm/D_states_d__0[3]
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.258    
                         clock uncertainty           -0.035   116.223    
    SLICE_X33Y10         FDSE (Setup_fdse_C_D)       -0.067   116.156    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -108.796    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.408ns  (logic 60.354ns (58.365%)  route 43.054ns (41.635%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.237   106.375    sm/M_alum_out[0]
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.124   106.499 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.491   106.990    sm/D_states_q[2]_i_19_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124   107.114 f  sm/D_states_q[2]_i_4/O
                         net (fo=1, routed)           0.800   107.914    sm/D_states_q[2]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I2_O)        0.124   108.038 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.517   108.555    sm/D_states_d__0[2]
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)       -0.067   116.129    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -108.555    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.352ns  (logic 60.354ns (58.397%)  route 42.998ns (41.603%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.357   106.495    sm/M_alum_out[0]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.619 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.601   107.220    sm/D_states_q[1]_i_20_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124   107.344 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.560   107.904    sm/D_states_q[1]_i_6_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124   108.028 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.499    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)       -0.047   116.150    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.150    
                         arrival time                        -108.499    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.856ns  (logic 60.354ns (58.678%)  route 42.502ns (41.322%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.299   106.437    sm/M_alum_out[0]
    SLICE_X30Y12         LUT5 (Prop_lut5_I2_O)        0.124   106.561 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.447   107.008    sm/D_states_q[4]_i_15_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.124   107.132 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.558   107.690    sm/D_states_q[4]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I2_O)        0.124   107.814 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.189   108.003    sm/D_states_d__0[4]
    SLICE_X33Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X33Y9          FDSE (Setup_fdse_C_D)       -0.067   116.131    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -108.003    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.911ns  (logic 60.354ns (58.647%)  route 42.557ns (41.354%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.357   106.495    sm/M_alum_out[0]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.619 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.601   107.220    sm/D_states_q[1]_i_20_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124   107.344 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.591   107.935    sm/D_states_q[1]_i_6_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124   108.059 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.059    sm/D_states_d__0[1]
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029   116.226    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.226    
                         arrival time                        -108.059    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.573ns  (logic 60.447ns (58.931%)  route 42.126ns (41.069%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.299   106.437    sm/M_alum_out[0]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.117   106.554 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.306   106.860    sm/D_states_q[7]_i_11_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.348   107.208 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.512   107.720    sm/D_states_d__0[6]
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)       -0.061   116.135    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.135    
                         arrival time                        -107.720    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.552ns  (logic 60.447ns (58.943%)  route 42.105ns (41.057%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.299   106.437    sm/M_alum_out[0]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.117   106.554 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.315   106.869    sm/D_states_q[7]_i_11_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I2_O)        0.348   107.217 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.482   107.699    sm/D_states_d__0[7]
    SLICE_X32Y12         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.231    
                         clock uncertainty           -0.035   116.196    
    SLICE_X32Y12         FDSE (Setup_fdse_C_D)       -0.058   116.138    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -107.699    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.312ns  (logic 60.106ns (58.748%)  route 42.206ns (41.252%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.622     7.226    sm/D_states_q[3]
    SLICE_X42Y17         LUT4 (Prop_lut4_I0_O)        0.146     7.372 r  sm/ram_reg_i_91/O
                         net (fo=1, routed)           0.928     8.300    sm/ram_reg_i_91_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.328     8.628 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.551     9.179    sm/ram_reg_i_76_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.303 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.262    10.565    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.689 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.100    11.789    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.150    11.939 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.167    13.106    sm/M_alum_a[31]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.434 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.434    alum/S[0]
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.947 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.947    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.181 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.181    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.298 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.298    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.415 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.415    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.532    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.009    14.658    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.775 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.775    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.029 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.145    16.174    alum/temp_out0[31]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.997 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.339 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.339    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.453 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.453    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.576    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.690 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.690    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.804 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.804    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.961 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.073    19.035    alum/temp_out0[30]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.329    19.364 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.364    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.914 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    20.493    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.721 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.721    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.878 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.947    21.825    alum/temp_out0[29]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    22.154 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.154    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.687 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.687    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.921 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.921    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.038 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.038    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.272 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.272    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.389 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    23.398    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.515 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.515    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.672 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.274    24.946    alum/temp_out0[28]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    25.278 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    25.278    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.679 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.679    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.793    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.907 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.907    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.021 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.021    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.135 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.135    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.249 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.249    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.363 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.363    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.477 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.477    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.634 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.899    27.533    alum/temp_out0[27]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.862 r  alum/D_registers_q[7][26]_i_55/O
                         net (fo=1, routed)           0.000    27.862    alum/D_registers_q[7][26]_i_55_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.412 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.412    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.526 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.526    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.640 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.640    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.754 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.754    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.868 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.868    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.982 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.982    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.096 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.105    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.262 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.200    30.461    alum/temp_out0[26]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    31.246 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.246    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.360 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.360    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.474 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.588 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.588    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.702 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.702    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.816 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.816    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.930 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.930    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.044 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.053    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.210 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.059    33.270    alum/temp_out0[25]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    33.599 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.132 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.132    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.366    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.483 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.600 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.600    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.717 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.717    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.834 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.834    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.951 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.951    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.108 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.915    36.022    alum/temp_out0[24]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.354 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.354    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.904 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.904    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.018    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.132    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.246    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.360 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.360    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.474 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.474    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.588 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.588    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.702 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.702    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.859 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.946    38.805    alum/temp_out0[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.134 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.134    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.684 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.684    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.798 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.798    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.912 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.912    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.026 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.026    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.140 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.140    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.254 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.254    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.368 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.368    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.482 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.482    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.639 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.019    41.658    alum/temp_out0[22]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.443 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.443    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.557 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.557    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.671 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.671    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.785    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.899    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.013 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.013    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.127    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.241 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.250    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.407 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.016    44.423    alum/temp_out0[21]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.752 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.752    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.302    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.416 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.416    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.530 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.530    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.644 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.644    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.758 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.758    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.872 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.872    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.986 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.986    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.100 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.176    47.441    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.770 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.770    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.303 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.303    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.420 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.420    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.537 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.654 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.654    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.771 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.771    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.888 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.888    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.005 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.005    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.122 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.122    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.279 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.010    50.289    alum/temp_out0[19]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.332    50.621 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.621    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.171    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.285    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.399    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.513 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.513    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.627    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.741    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.855    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.126 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.964    53.090    alum/temp_out0[18]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.875 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.875    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.989 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.989    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.103 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.103    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.217 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.217    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.331 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.331    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.445 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.445    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.559 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.559    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.673 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.673    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.830 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.109    55.939    alum/temp_out0[17]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.268 r  alum/D_registers_q[7][16]_i_69/O
                         net (fo=1, routed)           0.000    56.268    alum/D_registers_q[7][16]_i_69_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.648 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.648    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.765 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.765    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.882 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.882    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.999 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.999    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.116 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.116    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.233 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.233    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.350 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.350    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.107    58.731    alum/temp_out0[16]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.332    59.063 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.063    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.613 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.613    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.727 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.727    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.841 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.841    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.955 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.955    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.069 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.069    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.183 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.183    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.297 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.297    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.411 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.411    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.568 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.795    61.364    alum/temp_out0[15]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    61.693 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.243 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.243    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.357 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.357    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.471 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.471    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.585 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.585    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.699 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.699    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.813 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.813    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.927 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.927    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.041 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.198 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.888    64.086    alum/temp_out0[14]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    64.415 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.965 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.965    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.079 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.079    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.193 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.193    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.307 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.307    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.421    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.535 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.535    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.649 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.649    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.763 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.763    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.920 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.145    67.065    alum/temp_out0[13]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.394 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.944 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.944    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.058 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.058    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.172 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.172    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.286 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.286    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.400 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.400    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.514 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.514    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.628 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.628    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.742 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.742    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.899 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.002    69.902    alum/temp_out0[12]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    70.231 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.231    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.764 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.764    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.881 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.881    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.998 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.998    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.115 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.115    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.232 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.349 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.349    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.466 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.466    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.583 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.583    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.740 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.940    72.680    alum/temp_out0[11]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.332    73.012 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.012    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.562 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.562    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.676 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.676    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.790 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.790    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.904 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.904    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.018 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.018    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.132 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.132    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.246 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.246    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.360 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.360    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.517 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.560    alum/temp_out0[10]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.889 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.889    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.439 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.439    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.553 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.553    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.667 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.667    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.781 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.781    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.895    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.009    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.123    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.237 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.237    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.394 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.906    78.300    alum/temp_out0[9]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.629 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.629    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.279 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.279    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.396 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.513 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.513    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.630 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.630    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.747 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.864 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.864    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.981 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.981    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.138 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.913    81.051    alum/temp_out0[8]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.383 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.383    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.933 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.933    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.047 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.047    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.161 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.161    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.275 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.275    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.389 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.389    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.503 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.503    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.617 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.617    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.731 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.731    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.888 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.961    83.849    alum/temp_out0[7]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.178 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.178    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.728 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.728    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.842 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.842    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.956 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.956    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.070 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.070    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.184 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.184    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.298 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.298    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.412 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.412    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.526 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.526    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.683 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.998    86.681    alum/temp_out0[6]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.010 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.010    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.543 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.660 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.660    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.777 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.777    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.894 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.894    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.011 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.011    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.128 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.128    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.245 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.245    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.362 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.362    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.519 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.112    89.632    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.964 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.964    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.497 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.614 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.614    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.731 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.731    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.848 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.848    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.965 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.965    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.082 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.082    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.199 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.199    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.316 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.316    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.473 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.199    92.671    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    93.003 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.003    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.536 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.536    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.887 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.887    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.004 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.004    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.121 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.121    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.238 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.238    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.355 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.355    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.512 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.042    95.554    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.886 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.886    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.436 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.436    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.550 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.550    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.664 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.664    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.778 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.778    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.892 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.892    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.006 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.006    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.120 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.120    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.234 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.234    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.391 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.984    98.375    alum/temp_out0[2]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.704 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.704    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.254 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.254    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.368 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.368    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.482 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.482    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.596 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.596    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.710 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.710    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.824 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.824    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.938 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.938    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.052 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.052    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.209 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.833   101.042    alum/temp_out0[1]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.329   101.371 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.371    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.921 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.921    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.035 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.876 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.707   103.583    sm/temp_out0[0]
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.575   104.487    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X51Y18         LUT4 (Prop_lut4_I1_O)        0.124   104.611 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.403   105.014    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   105.138 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.154   106.292    sm/M_alum_out[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I4_O)        0.124   106.416 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.043   107.459    L_reg/D[0]
    SLICE_X47Y2          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.449   115.965    L_reg/clk_IBUF_BUFG
    SLICE_X47Y2          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.187   116.152    
                         clock uncertainty           -0.035   116.117    
    SLICE_X47Y2          FDRE (Setup_fdre_C_D)       -0.103   116.014    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        116.014    
                         arrival time                        -107.459    
  -------------------------------------------------------------------
                         slack                                  8.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.553     1.497    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.553     1.497    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.553     1.497    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.821     2.011    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.866%)  route 0.331ns (70.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.866%)  route 0.331ns (70.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.974    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.866%)  route 0.331ns (70.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.558     1.502    sr3/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.974    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y3    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y4    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y7    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y5    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y8    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y8    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.742ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.842ns (21.377%)  route 3.097ns (78.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.358     6.924    sm/D_states_q_reg[1]_rep_0
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.299     7.223 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.853     8.075    sm/D_stage_q[3]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.886     9.085    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X30Y21         FDPE (Recov_fdpe_C_PRE)     -0.361   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                106.742    

Slack (MET) :             106.742ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.842ns (21.377%)  route 3.097ns (78.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.358     6.924    sm/D_states_q_reg[1]_rep_0
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.299     7.223 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.853     8.075    sm/D_stage_q[3]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.886     9.085    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X30Y21         FDPE (Recov_fdpe_C_PRE)     -0.361   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                106.742    

Slack (MET) :             106.742ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.842ns (21.377%)  route 3.097ns (78.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.358     6.924    sm/D_states_q_reg[1]_rep_0
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.299     7.223 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.853     8.075    sm/D_stage_q[3]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.886     9.085    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X30Y21         FDPE (Recov_fdpe_C_PRE)     -0.361   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                106.742    

Slack (MET) :             106.742ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.842ns (21.377%)  route 3.097ns (78.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         1.358     6.924    sm/D_states_q_reg[1]_rep_0
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.299     7.223 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.853     8.075    sm/D_stage_q[3]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.199 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.886     9.085    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X30Y21         FDPE (Recov_fdpe_C_PRE)     -0.361   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                106.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.115%)  route 0.787ns (80.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.445     2.090    sm/D_states_q[6]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.477    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X30Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.115%)  route 0.787ns (80.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.445     2.090    sm/D_states_q[6]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.477    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X30Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.115%)  route 0.787ns (80.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.445     2.090    sm/D_states_q[6]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.477    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X30Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.115%)  route 0.787ns (80.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.445     2.090    sm/D_states_q[6]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.135 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.342     2.477    fifo_reset_cond/AS[0]
    SLICE_X30Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X30Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X30Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  1.037    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.496ns  (logic 12.233ns (31.777%)  route 26.263ns (68.223%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 f  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.383    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.507 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.961    34.467    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I2_O)        0.152    34.619 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.274    39.893    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    43.650 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.650    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.358ns  (logic 12.235ns (31.896%)  route 26.123ns (68.104%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.390    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.514 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.816    34.330    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I0_O)        0.150    34.480 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.271    39.751    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    43.512 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.512    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.314ns  (logic 12.003ns (31.329%)  route 26.310ns (68.671%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 f  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.383    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.507 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.148    34.655    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I2_O)        0.124    34.779 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.134    39.913    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.468 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.468    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.098ns  (logic 12.001ns (31.501%)  route 26.097ns (68.499%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.390    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.514 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.982    34.495    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X32Y4          LUT3 (Prop_lut3_I1_O)        0.124    34.619 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.080    39.700    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.253 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.253    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.886ns  (logic 11.992ns (31.653%)  route 25.894ns (68.347%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 f  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.383    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.507 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.961    34.467    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I0_O)        0.124    34.591 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.905    39.496    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.041 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.041    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.723ns  (logic 12.228ns (32.417%)  route 25.494ns (67.583%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 f  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.825    33.383    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.507 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.148    34.655    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I2_O)        0.154    34.809 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.318    39.127    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.877 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.877    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.665ns  (logic 11.999ns (31.856%)  route 25.666ns (68.144%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.442     8.053    L_reg/M_sm_timer[8]
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.124     8.177 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.817     8.994    L_reg/L_39c31d2a_remainder0_carry__1_i_8__1_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.118 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.854     9.972    L_reg/L_39c31d2a_remainder0_carry__1_i_7__1_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.152    10.124 f  L_reg/L_39c31d2a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.808    L_reg/L_39c31d2a_remainder0_carry_i_20__1_n_0
    SLICE_X38Y1          LUT5 (Prop_lut5_I4_O)        0.374    11.182 r  L_reg/L_39c31d2a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.994    L_reg/L_39c31d2a_remainder0_carry_i_10__1_n_0
    SLICE_X37Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.322 r  L_reg/L_39c31d2a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.322    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.872 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.872    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.206 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.361    14.568    L_reg/L_39c31d2a_remainder0_3[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.871 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.975    15.846    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.970 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.422    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.572 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.469    18.041    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y3          LUT5 (Prop_lut5_I4_O)        0.354    18.395 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    19.047    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I0_O)        0.354    19.401 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.955    20.356    L_reg/i__carry_i_11__3_n_0
    SLICE_X32Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.688 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.490    21.178    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.698 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.698    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.917 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.826    22.743    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I2_O)        0.323    23.066 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.388    24.455    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X30Y1          LUT2 (Prop_lut2_I1_O)        0.358    24.813 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.644    25.457    L_reg/i__carry_i_13__3_0
    SLICE_X30Y0          LUT5 (Prop_lut5_I0_O)        0.381    25.838 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.596    26.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.524    27.286    L_reg/i__carry_i_13__3_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.117    27.403 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.355    27.758    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.348    28.106 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.656 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.656    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.770 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.770    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.884 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.884    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.106 r  timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.940    timerseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X30Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.239 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.269    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.393 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.041    32.434    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.558 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.390    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.514 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.816    34.330    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X32Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.454 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.814    39.269    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.819 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.819    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.358ns  (logic 11.986ns (32.083%)  route 25.373ns (67.917%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.208     7.815    L_reg/M_sm_pac[6]
    SLICE_X59Y0          LUT5 (Prop_lut5_I3_O)        0.124     7.939 f  L_reg/L_39c31d2a_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.954     8.893    L_reg/L_39c31d2a_remainder0_carry_i_24_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.017 f  L_reg/L_39c31d2a_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.003    10.020    L_reg/L_39c31d2a_remainder0_carry_i_12_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.172 f  L_reg/L_39c31d2a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.609    10.781    L_reg/L_39c31d2a_remainder0_carry_i_20_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.326    11.107 r  L_reg/L_39c31d2a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.508    11.614    L_reg/L_39c31d2a_remainder0_carry_i_10_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124    11.738 r  L_reg/L_39c31d2a_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.738    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.318 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/O[2]
                         net (fo=1, routed)           0.815    13.133    L_reg/L_39c31d2a_remainder0[2]
    SLICE_X60Y2          LUT4 (Prop_lut4_I1_O)        0.326    13.459 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.902    15.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.328    15.689 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.802    16.491    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.146    16.637 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.777    17.414    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.768 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.853    18.621    L_reg/i__carry_i_19_n_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.975 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.888    19.862    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.348    20.210 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.542    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.049 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.049    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.163 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.163    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.476 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.441    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.747 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.180    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.304 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.570    23.874    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.117    23.991 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.885    24.876    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.358    25.234 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.791    26.025    L_reg/i__carry_i_23_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.351 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.746    27.097    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.247 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.590    27.837    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.169 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.169    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.719 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.719    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.833 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.833    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.947 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.947    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.169 f  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.990    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.289 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.944    31.233    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.357 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.174    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.298 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    33.106    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.230 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.170    34.400    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I0_O)        0.146    34.546 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.184    38.730    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    42.510 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.510    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.019ns  (logic 11.114ns (30.023%)  route 25.905ns (69.977%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=3 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.203     7.810    L_reg/M_sm_pbc[7]
    SLICE_X56Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.934 r  L_reg/L_39c31d2a_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.932     8.866    L_reg/L_39c31d2a_remainder0_carry__1_i_8__0_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.990 f  L_reg/L_39c31d2a_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.253    10.243    L_reg/L_39c31d2a_remainder0_carry__1_i_7__0_n_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I2_O)        0.150    10.393 f  L_reg/L_39c31d2a_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.609    11.002    L_reg/L_39c31d2a_remainder0_carry_i_20__0_n_0
    SLICE_X54Y4          LUT5 (Prop_lut5_I4_O)        0.320    11.322 r  L_reg/L_39c31d2a_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    12.193    L_reg/L_39c31d2a_remainder0_carry_i_10__0_n_0
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.521 r  L_reg/L_39c31d2a_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.521    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.071 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.071    bseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.293 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.323    14.616    L_reg/L_39c31d2a_remainder0_1[4]
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.327    14.943 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.181    16.124    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I4_O)        0.332    16.456 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.908    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y2          LUT5 (Prop_lut5_I3_O)        0.150    17.058 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.022    18.080    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X53Y0          LUT5 (Prop_lut5_I4_O)        0.356    18.436 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.806    19.241    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I1_O)        0.326    19.567 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.965    20.532    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I3_O)        0.124    20.656 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.997    21.653    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X52Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.777 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.777    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X52Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.157 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.157    bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.472 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.834    23.306    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.613 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.762    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.886 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.785    24.671    L_reg/i__carry_i_14__0_0
    SLICE_X48Y2          LUT3 (Prop_lut3_I0_O)        0.150    24.821 r  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.029    25.850    L_reg/i__carry_i_25__1_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.176 r  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.223    27.399    L_reg/i__carry_i_14__0_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.523 r  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.834    28.356    L_reg/i__carry_i_9__1_n_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.124    28.480 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.472    28.952    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[2]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    29.348 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.348    bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.465 r  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.465    bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.684 f  bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    30.542    bseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X51Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.837 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.834    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.958 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    32.692    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.816 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.955    33.771    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.895 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.655    34.550    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y1          LUT4 (Prop_lut4_I0_O)        0.150    34.700 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.768    38.468    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.702    42.171 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.171    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.809ns  (logic 11.752ns (31.927%)  route 25.057ns (68.073%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X45Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.208     7.815    L_reg/M_sm_pac[6]
    SLICE_X59Y0          LUT5 (Prop_lut5_I3_O)        0.124     7.939 f  L_reg/L_39c31d2a_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.954     8.893    L_reg/L_39c31d2a_remainder0_carry_i_24_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.017 f  L_reg/L_39c31d2a_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.003    10.020    L_reg/L_39c31d2a_remainder0_carry_i_12_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I0_O)        0.152    10.172 f  L_reg/L_39c31d2a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.609    10.781    L_reg/L_39c31d2a_remainder0_carry_i_20_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.326    11.107 r  L_reg/L_39c31d2a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.508    11.614    L_reg/L_39c31d2a_remainder0_carry_i_10_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124    11.738 r  L_reg/L_39c31d2a_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.738    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.318 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_carry/O[2]
                         net (fo=1, routed)           0.815    13.133    L_reg/L_39c31d2a_remainder0[2]
    SLICE_X60Y2          LUT4 (Prop_lut4_I1_O)        0.326    13.459 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.902    15.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.328    15.689 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.802    16.491    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I3_O)        0.146    16.637 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.777    17.414    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.768 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.853    18.621    L_reg/i__carry_i_19_n_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.975 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.888    19.862    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.348    20.210 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.542    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.049 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.049    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.163 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.163    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.476 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.441    L_reg/L_39c31d2a_remainder0_inferred__1/i__carry__2[3]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.747 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.180    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.304 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.570    23.874    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.117    23.991 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.885    24.876    L_reg/i__carry_i_13_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.358    25.234 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.791    26.025    L_reg/i__carry_i_23_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.351 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.746    27.097    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.247 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.590    27.837    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.169 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.169    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.719 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.719    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.833 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.833    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.947 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.947    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.169 r  aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.990    aseg_driver/decimal_renderer/L_39c31d2a_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.289 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.944    31.233    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.357 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.174    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.298 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.807    33.106    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.230 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.170    34.400    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.524 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.868    38.392    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.960 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.960    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.409ns (65.647%)  route 0.738ns (34.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.738     2.385    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.654 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.654    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.408ns (65.432%)  route 0.744ns (34.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.744     2.392    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.659 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.659    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.420ns (64.699%)  route 0.775ns (35.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.775     2.422    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.702 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.702    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.430ns (63.852%)  route 0.810ns (36.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.810     2.478    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.745 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.745    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.430ns (63.236%)  route 0.831ns (36.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.831     2.500    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.766 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.766    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.432ns (61.146%)  route 0.910ns (38.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.910     2.558    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.849 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.849    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.373ns (50.201%)  route 1.361ns (49.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.361     3.031    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.240 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.240    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.360ns (49.396%)  route 1.394ns (50.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           1.394     3.040    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.260 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.260    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.383ns (49.022%)  route 1.438ns (50.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=9, routed)           1.438     3.085    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     4.327 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.327    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.372ns (48.112%)  route 1.479ns (51.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=13, routed)          1.479     3.126    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     4.357 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.357    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 1.643ns (33.965%)  route 3.194ns (66.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.168     3.686    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.027     4.837    reset_cond/M_reset_cond_in
    SLICE_X45Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X45Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.474ns (33.622%)  route 2.910ns (66.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.910     4.383    butt_cond/sync/D[0]
    SLICE_X46Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.442     4.847    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.630ns (37.911%)  route 2.670ns (62.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.670     4.176    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.300 r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.300    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433     4.838    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.643ns (39.015%)  route 2.568ns (60.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.168     3.686    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.400     4.211    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.643ns (39.015%)  route 2.568ns (60.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.168     3.686    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.400     4.211    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.643ns (39.015%)  route 2.568ns (60.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.168     3.686    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.810 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.400     4.211    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.641ns (40.455%)  route 2.416ns (59.545%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.416     3.933    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.057 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.057    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.444     4.849    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.624ns (40.679%)  route 2.369ns (59.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.369     3.869    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.432     4.837    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.640ns (41.123%)  route 2.348ns (58.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.348     3.864    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.988 r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.988    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.435     4.840    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.658ns (41.856%)  route 2.304ns (58.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.304     3.838    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.962 r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.962    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.431     4.836    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.341ns (30.709%)  route 0.770ns (69.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.770     1.067    forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.112 r  forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.112    forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.821     2.011    forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1397064351[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.327ns (25.211%)  route 0.970ns (74.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.970     1.252    forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.297 r  forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.297    forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.816     2.006    forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_1796740750[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.347ns (25.502%)  route 1.013ns (74.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.013     1.314    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.359 r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.359    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  forLoop_idx_0_1397064351[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.313ns (22.997%)  route 1.048ns (77.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.048     1.315    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.360 r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.360    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  forLoop_idx_0_1397064351[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.329ns (23.936%)  route 1.044ns (76.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.044     1.328    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.373 r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.373    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.821     2.011    forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  forLoop_idx_0_1796740750[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.330ns (23.481%)  route 1.075ns (76.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.360    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.405 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.405    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.331ns (22.626%)  route 1.133ns (77.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.001     1.287    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.132     1.464    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.331ns (22.626%)  route 1.133ns (77.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.001     1.287    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.132     1.464    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.331ns (22.626%)  route 1.133ns (77.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.001     1.287    reset_cond/butt_reset_IBUF
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.132     1.464    reset_cond/M_reset_cond_in
    SLICE_X35Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.319ns (21.288%)  route 1.179ns (78.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.179     1.453    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.498 r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.498    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  forLoop_idx_0_1397064351[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





