=====
SETUP
6.145
9.150
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.170
n50_s4
8.601
9.150
direction_s6
9.150
=====
SETUP
6.179
9.115
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_5_s0
9.115
=====
SETUP
6.186
9.108
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.866
uart_inst/tx_s2
9.108
=====
SETUP
6.208
9.086
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_0_s2
9.086
=====
SETUP
6.208
9.086
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_1_s0
9.086
=====
SETUP
6.208
9.086
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_2_s0
9.086
=====
SETUP
6.208
9.086
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_3_s0
9.086
=====
SETUP
6.208
9.086
15.294
Clock_ibuf
0.000
2.088
count_value_reg_18_s0
5.329
5.561
n58_s9
5.980
6.550
n58_s4
6.722
7.239
n58_s1
7.653
8.202
led_state_5_s4
8.380
8.929
led_state_4_s0
9.086
=====
SETUP
6.268
9.026
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_8_s2
9.026
=====
SETUP
6.268
9.026
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_7_s2
9.026
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_6_s2
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_5_s2
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_4_s2
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_3_s2
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/bit_index_1_s1
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/bit_index_2_s1
9.000
=====
SETUP
6.294
9.000
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/bit_index_3_s1
9.000
=====
SETUP
6.310
8.984
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n209_s0
8.301
8.628
uart_inst/transmitting_s0
8.984
=====
SETUP
6.399
8.896
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n11_s0
8.347
8.896
uart_inst/shift_reg_6_s2
8.896
=====
SETUP
6.399
8.896
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n13_s0
8.347
8.896
uart_inst/shift_reg_4_s2
8.896
=====
SETUP
6.399
8.896
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n14_s0
8.347
8.896
uart_inst/shift_reg_3_s2
8.896
=====
SETUP
6.423
8.871
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n19_s4
8.301
8.871
uart_inst/bit_index_2_s1
8.871
=====
SETUP
6.425
8.869
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/n12_s0
8.299
8.869
uart_inst/shift_reg_5_s2
8.869
=====
SETUP
6.455
8.839
15.294
Clock_ibuf
0.000
2.088
uart_counter_28_s0
5.329
5.561
n172_s10
5.722
6.292
n172_s4
6.294
6.811
n172_s11
7.235
7.790
uart_start_s0
8.839
=====
SETUP
6.478
8.817
15.294
Clock_ibuf
0.000
2.088
uart_inst/baud_counter_7_s0
5.329
5.561
uart_inst/n49_s7
5.811
6.381
uart_inst/n49_s3
6.553
7.123
uart_inst/n49_s2
7.296
7.851
uart_inst/bit_index_3_s5
8.093
8.663
uart_inst/shift_reg_2_s2
8.817
=====
HOLD
0.424
4.018
3.594
Clock_ibuf
0.000
1.392
uart_counter_2_s0
3.583
3.785
n119_s
3.786
4.018
uart_counter_2_s0
4.018
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_0_s3
3.583
3.785
uart_inst/n21_s4
3.787
4.019
uart_inst/bit_index_0_s3
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_0_s0
3.583
3.785
uart_inst/n39_s2
3.787
4.019
uart_inst/baud_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_2_s0
3.583
3.785
uart_inst/n37_s
3.787
4.019
uart_inst/baud_counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_6_s0
3.583
3.785
uart_inst/n33_s
3.787
4.019
uart_inst/baud_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_8_s0
3.583
3.785
uart_inst/n31_s
3.787
4.019
uart_inst/baud_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_12_s0
3.583
3.785
uart_inst/n27_s
3.787
4.019
uart_inst/baud_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_inst/baud_counter_14_s0
3.583
3.785
uart_inst/n25_s
3.787
4.019
uart_inst/baud_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_index_3_s0
3.583
3.785
n132_s0
3.787
4.019
uart_index_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_0_s0
3.583
3.785
n121_s2
3.787
4.019
uart_counter_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_6_s0
3.583
3.785
n115_s
3.787
4.019
uart_counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_8_s0
3.583
3.785
n113_s
3.787
4.019
uart_counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_12_s0
3.583
3.785
n109_s
3.787
4.019
uart_counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_14_s0
3.583
3.785
n107_s
3.787
4.019
uart_counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_18_s0
3.583
3.785
n103_s
3.787
4.019
uart_counter_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_20_s0
3.583
3.785
n101_s
3.787
4.019
uart_counter_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_24_s0
3.583
3.785
n97_s
3.787
4.019
uart_counter_24_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_26_s0
3.583
3.785
n95_s
3.787
4.019
uart_counter_26_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
uart_counter_30_s0
3.583
3.785
n91_s
3.787
4.019
uart_counter_30_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n29_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n23_s
3.787
4.019
count_value_reg_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n19_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n11_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
uart_inst/bit_index_2_s1
3.583
3.785
uart_inst/n19_s4
3.789
4.021
uart_inst/bit_index_2_s1
4.021
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n31_s2
3.789
4.021
count_value_reg_0_s0
4.021
