Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 12 14:30:36 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BLE_Decryption_wrapper_timing_summary_routed.rpt -rpx BLE_Decryption_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BLE_Decryption_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_0/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_0/inst/L3/temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_1/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_1/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/Seven_seg_1/inst/L3/temp_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.704        0.000                      0                  171        0.206        0.000                      0                  171        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.704        0.000                      0                  171        0.206        0.000                      0                  171        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.746%)  route 2.755ns (72.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.829     8.945    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.494    14.841    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[5]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y69         FDRE (Setup_fdre_C_R)       -0.429    14.649    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.746%)  route 2.755ns (72.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.829     8.945    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.494    14.841    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[6]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y69         FDRE (Setup_fdre_C_R)       -0.429    14.649    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.746%)  route 2.755ns (72.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.829     8.945    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.494    14.841    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[7]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y69         FDRE (Setup_fdre_C_R)       -0.429    14.649    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.058ns (27.746%)  route 2.755ns (72.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.829     8.945    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.494    14.841    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y69         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[8]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y69         FDRE (Setup_fdre_C_R)       -0.429    14.649    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.964%)  route 2.778ns (77.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.141    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/Q
                         net (fo=10, routed)          0.994     6.591    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg_n_0_[3]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.715 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.606     7.321    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.469     7.914    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.038 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.709     8.747    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.842    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[0]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y68         FDSE (Setup_fdse_C_S)       -0.524    14.555    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.964%)  route 2.778ns (77.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.141    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/Q
                         net (fo=10, routed)          0.994     6.591    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg_n_0_[3]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.715 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.606     7.321    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.469     7.914    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.038 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.709     8.747    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.842    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y68         FDSE (Setup_fdse_C_S)       -0.524    14.555    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.964%)  route 2.778ns (77.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.141    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/Q
                         net (fo=10, routed)          0.994     6.591    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg_n_0_[3]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.715 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.606     7.321    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.469     7.914    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.038 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.709     8.747    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.842    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[8]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y68         FDSE (Setup_fdse_C_S)       -0.524    14.555    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.964%)  route 2.778ns (77.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.615     5.141    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/Q
                         net (fo=10, routed)          0.994     6.591    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg_n_0_[3]
    SLICE_X59Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.715 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.606     7.321    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.469     7.914    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.038 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.709     8.747    BLE_Decryption_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.842    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[9]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y68         FDSE (Setup_fdse_C_S)       -0.524    14.555    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.058ns (28.658%)  route 2.634ns (71.342%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.708     8.824    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[17]/C
                         clock pessimism              0.294    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y72         FDRE (Setup_fdre_C_R)       -0.429    14.668    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.058ns (28.658%)  route 2.634ns (71.342%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.606     5.132    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/Q
                         net (fo=2, routed)           0.976     6.564    BLE_Decryption_i/Seven_seg_0/inst/L2/count[19]
    SLICE_X58Y70         LUT5 (Prop_lut5_I1_O)        0.152     6.716 f  BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5/O
                         net (fo=2, routed)           0.498     7.214    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.326     7.540 f  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4/O
                         net (fo=1, routed)           0.452     7.992    BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_4_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count[20]_i_1/O
                         net (fo=20, routed)          0.708     8.824    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y72         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[18]/C
                         clock pessimism              0.294    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y72         FDRE (Setup_fdre_C_R)       -0.429    14.668    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.587     1.473    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.155     1.770    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg_n_0_[2]
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    BLE_Decryption_i/UART_Tx_0/inst/r_counter[5]
    SLICE_X60Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.856     1.987    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X60Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.120     1.608    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.031%)  route 0.129ns (40.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.471    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X59Y66         FDRE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BLE_Decryption_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          0.129     1.741    BLE_Decryption_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X58Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    BLE_Decryption_i/UART_Rx_0/inst/r_count[3]_i_1_n_0
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.984    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X58Y66         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X58Y66         FDSE (Hold_fdse_C_D)         0.091     1.575    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.920%)  route 0.172ns (48.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.471    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X61Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[1]/Q
                         net (fo=9, routed)           0.172     1.785    BLE_Decryption_i/UART_Tx_0/inst/r_states[1]
    SLICE_X60Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  BLE_Decryption_i/UART_Tx_0/inst/r_states[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    BLE_Decryption_i/UART_Tx_0/inst/r_states[0]_i_1_n_0
    SLICE_X60Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.984    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X60Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121     1.605    BLE_Decryption_i/UART_Tx_0/inst/r_states_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.471    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X60Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/Q
                         net (fo=3, routed)           0.137     1.772    BLE_Decryption_i/UART_Tx_0/inst/r_index[2]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  BLE_Decryption_i/UART_Tx_0/inst/r_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    BLE_Decryption_i/UART_Tx_0/inst/r_index[2]_i_1_n_0
    SLICE_X60Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.984    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X60Y66         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121     1.592    BLE_Decryption_i/UART_Tx_0/inst/r_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.472    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/Q
                         net (fo=4, routed)           0.168     1.782    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg_n_0_[7]
    SLICE_X59Y63         LUT5 (Prop_lut5_I0_O)        0.042     1.824 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.824    BLE_Decryption_i/UART_Tx_0/inst/r_counter[8]
    SLICE_X59Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.986    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[8]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.107     1.579    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.587     1.473    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[3]/Q
                         net (fo=5, routed)           0.117     1.719    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg_n_0_[3]
    SLICE_X59Y62         LUT6 (Prop_lut6_I4_O)        0.098     1.817 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    BLE_Decryption_i/UART_Tx_0/inst/r_counter[4]
    SLICE_X59Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.856     1.987    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y62         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.092     1.565    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_data_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.992%)  route 0.182ns (49.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.470    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X63Y68         FDRE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[6]/Q
                         net (fo=11, routed)          0.182     1.793    BLE_Decryption_i/Decrypter_0/inst/Encrypted[6]
    SLICE_X62Y67         LUT2 (Prop_lut2_I1_O)        0.048     1.841 r  BLE_Decryption_i/Decrypter_0/inst/Normal[6]_INST_0/O
                         net (fo=9, routed)           0.000     1.841    BLE_Decryption_i/UART_Tx_0/inst/data_byte[6]
    SLICE_X62Y67         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_data_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.985    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X62Y67         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_data_byte_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.101     1.586    BLE_Decryption_i/UART_Tx_0/inst/r_data_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.310%)  route 0.207ns (52.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.472    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X59Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[7]/Q
                         net (fo=4, routed)           0.207     1.820    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg_n_0_[7]
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  BLE_Decryption_i/UART_Tx_0/inst/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.865    BLE_Decryption_i/UART_Tx_0/inst/r_counter[9]
    SLICE_X60Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.986    BLE_Decryption_i/UART_Tx_0/inst/mclk
    SLICE_X60Y63         FDRE                                         r  BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.120     1.607    BLE_Decryption_i/UART_Tx_0/inst/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.769%)  route 0.173ns (45.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.469    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDSE (Prop_fdse_C_Q)         0.164     1.633 r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/Q
                         net (fo=12, routed)          0.173     1.806    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg_n_0_[1]
    SLICE_X60Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  BLE_Decryption_i/UART_Rx_0/inst/r_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    BLE_Decryption_i/UART_Rx_0/inst/r_count[1]_i_1_n_0
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.982    BLE_Decryption_i/UART_Rx_0/inst/mclk
    SLICE_X60Y68         FDSE                                         r  BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X60Y68         FDSE (Hold_fdse_C_D)         0.121     1.590    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.466    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y71         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.725    BLE_Decryption_i/Seven_seg_0/inst/L2/count[16]
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    BLE_Decryption_i/Seven_seg_0/inst/L2/data0[16]
    SLICE_X59Y71         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.979    BLE_Decryption_i/Seven_seg_0/inst/L2/mclk
    SLICE_X59Y71         FDRE                                         r  BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.105     1.571    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    BLE_Decryption_i/Seven_seg_0/inst/L2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y72    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68    BLE_Decryption_i/Seven_seg_0/inst/L2/count_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    BLE_Decryption_i/Seven_seg_1/inst/L2/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    BLE_Decryption_i/Seven_seg_1/inst/L2/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    BLE_Decryption_i/Seven_seg_1/inst/L2/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    BLE_Decryption_i/Seven_seg_1/inst/L2/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    BLE_Decryption_i/UART_Rx_0/inst/r_byte_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67    BLE_Decryption_i/UART_Rx_0/inst/r_count_reg[7]/C



