<profile>

<section name = "Vivado HLS Report for 'dense_1'" level="0">
<item name = "Date">Sat Aug 10 20:32:39 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn_ap_lp</item>
<item name = "Solution">d2_fp2_u10_ap5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 9.634, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40151, 40151, 40151, 40151, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DENSE_LOOP">40150, 40150, 803, -, -, 50, no</column>
<column name=" + FLAT_LOOP">800, 800, 2, -, -, 400, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 194, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">18, -, 6, 5, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">-, -, 127, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">6, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cnn_mac_muladd_9skbM_U22">cnn_mac_muladd_9skbM, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_1_bias_V_U">dense_1_dense_1_bjbC, 0, 6, 5, 0, 50, 6, 1, 300</column>
<column name="dense_1_weights_V_U">dense_1_dense_1_wibs, 18, 0, 0, 0, 20000, 9, 1, 180000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1117_10_fu_302_p2">+, 0, 0, 21, 15, 6</column>
<column name="add_ln1117_fu_308_p2">+, 0, 0, 21, 15, 15</column>
<column name="add_ln203_fu_371_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln22_fu_410_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln703_fu_365_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln9_fu_259_p2">+, 0, 0, 17, 13, 7</column>
<column name="i_fu_271_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_fu_291_p2">+, 0, 0, 15, 9, 1</column>
<column name="icmp_ln13_fu_285_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln22_fu_416_p2">icmp, 0, 0, 11, 6, 3</column>
<column name="icmp_ln9_fu_265_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="select_ln19_fu_397_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln22_fu_422_p3">select, 0, 0, 6, 1, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="i_0_reg_190">9, 2, 6, 12</column>
<column name="j_0_reg_237">9, 2, 9, 18</column>
<column name="p_Val2_s_reg_225">9, 2, 14, 28</column>
<column name="phi_mul1_reg_201">9, 2, 13, 26</column>
<column name="phi_mul_reg_248">9, 2, 15, 30</column>
<column name="phi_urem_reg_213">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1117_10_reg_470">15, 0, 15, 0</column>
<column name="add_ln9_reg_439">13, 0, 13, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="i_0_reg_190">6, 0, 6, 0</column>
<column name="i_reg_447">6, 0, 6, 0</column>
<column name="j_0_reg_237">9, 0, 9, 0</column>
<column name="j_reg_465">9, 0, 9, 0</column>
<column name="p_Val2_s_reg_225">14, 0, 14, 0</column>
<column name="phi_mul1_reg_201">13, 0, 13, 0</column>
<column name="phi_mul_reg_248">15, 0, 15, 0</column>
<column name="phi_urem_reg_213">6, 0, 6, 0</column>
<column name="tmp_7_reg_490">4, 0, 4, 0</column>
<column name="zext_ln13_reg_457">6, 0, 15, 9</column>
<column name="zext_ln14_reg_452">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_1, return value</column>
<column name="flat_array_V_address0">out, 9, ap_memory, flat_array_V, array</column>
<column name="flat_array_V_ce0">out, 1, ap_memory, flat_array_V, array</column>
<column name="flat_array_V_q0">in, 14, ap_memory, flat_array_V, array</column>
<column name="dense_1_out_0_V_address0">out, 4, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_ce0">out, 1, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_we0">out, 1, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_d0">out, 13, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_1_V_address0">out, 4, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_ce0">out, 1, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_we0">out, 1, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_d0">out, 13, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_2_V_address0">out, 4, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_ce0">out, 1, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_we0">out, 1, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_d0">out, 13, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_3_V_address0">out, 4, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_ce0">out, 1, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_we0">out, 1, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_d0">out, 13, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_4_V_address0">out, 4, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_ce0">out, 1, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_we0">out, 1, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_d0">out, 13, ap_memory, dense_1_out_4_V, array</column>
</table>
</item>
</section>
</profile>
