<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="FracNet" language="c" vlnv="xilinx.com:hls:FracNet:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_IMG" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_BUS512" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DDR512" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_BUS32" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="image_thermo_V" addressQualifier="1" id="0" port="M_AXI_IMG" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="conv_weight_1x1_all_V" addressQualifier="1" id="1" port="M_AXI_BUS512" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="conv_weight_3x3_all_V" addressQualifier="1" id="2" port="M_AXI_BUS512" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="weights_all_V" addressQualifier="1" id="3" port="M_AXI_BUS512" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="linear_weight_all_V" addressQualifier="1" id="4" port="M_AXI_BUS512" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="linear_bias_all_V" addressQualifier="1" id="5" port="M_AXI_BUS512" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="DDR_buff_merge_V" addressQualifier="1" id="6" port="M_AXI_DDR512" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="*"/>
      <arg name="out_r" addressQualifier="1" id="7" port="M_AXI_BUS32" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
