#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b[12].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[12].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7014 side:TOP (18,0))                                        0.000     1.078
| (CHANX:719590 L4 length:3 (18,0)->(21,0))                          0.120     1.198
| (CHANY:1203930 L4 length:2 (21,1)->(21,3))                         0.120     1.318
| (IPIN:36771 side:RIGHT (21,3))                                     0.164     1.482
| (intra 'dsp' routing)                                              0.000     1.482
z_out[0].b[12] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.482
data arrival time                                                              1.482

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.482
------------------------------------------------------------------------------------
slack (MET)                                                                    1.204


#Path 2
Startpoint: b[8].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[8].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:6206 side:TOP (16,0))                                        0.000     1.078
| (CHANX:719464 L4 length:3 (16,0)->(19,0))                          0.120     1.198
| (CHANX:719614 L4 length:3 (18,0)->(21,0))                          0.120     1.318
| (CHANY:1203906 L4 length:2 (21,1)->(21,3))                         0.120     1.438
| (IPIN:36758 side:RIGHT (21,2))                                     0.164     1.602
| (intra 'dsp' routing)                                              0.000     1.602
z_out[0].b[8] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.602
data arrival time                                                              1.602

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.602
------------------------------------------------------------------------------------
slack (MET)                                                                    1.324


#Path 3
Startpoint: b[13].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[13].inpad[0] (.input at (18,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7030 side:TOP (18,0))                                        0.000     1.078
| (CHANX:719618 L4 length:3 (18,0)->(21,0))                          0.120     1.198
| (CHANY:1199022 L4 length:2 (20,1)->(20,3))                         0.120     1.318
| (CHANX:736958 L1 length:0 (21,3)->(21,3))                          0.108     1.426
| (CHANY:1204057 L1 length:0 (21,3)->(21,3))                         0.108     1.534
| (IPIN:36772 side:RIGHT (21,3))                                     0.164     1.698
| (intra 'dsp' routing)                                              0.000     1.698
z_out[0].b[13] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.698
data arrival time                                                              1.698

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.698
------------------------------------------------------------------------------------
slack (MET)                                                                    1.420


#Path 4
Startpoint: b[14].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[14].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7412 side:TOP (19,0))                                        0.000     1.078
| (CHANX:719639 L1 length:0 (19,0)->(19,0))                          0.108     1.186
| (CHANY:1189220 L1 length:0 (18,1)->(18,1))                         0.108     1.294
| (CHANX:725404 L4 length:3 (19,1)->(22,1))                          0.120     1.414
| (CHANY:1204032 L4 length:3 (21,2)->(21,5))                         0.120     1.534
| (IPIN:36773 side:RIGHT (21,3))                                     0.164     1.698
| (intra 'dsp' routing)                                              0.000     1.698
z_out[0].b[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.698
data arrival time                                                              1.698

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.698
------------------------------------------------------------------------------------
slack (MET)                                                                    1.420


#Path 5
Startpoint: b[11].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[11].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:6634 side:TOP (17,0))                                        0.000     1.078
| (CHANX:719528 L4 length:3 (17,0)->(20,0))                          0.120     1.198
| (CHANX:719662 L4 length:3 (19,0)->(22,0))                          0.120     1.318
| (CHANX:719776 L1 length:0 (21,0)->(21,0))                          0.108     1.426
| (CHANY:1203960 L4 length:3 (21,1)->(21,4))                         0.120     1.546
| (IPIN:36761 side:RIGHT (21,2))                                     0.164     1.710
| (intra 'dsp' routing)                                              0.000     1.710
z_out[0].b[11] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.710
data arrival time                                                              1.710

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.710
------------------------------------------------------------------------------------
slack (MET)                                                                    1.432


#Path 6
Startpoint: b[17].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[17].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7838 side:TOP (20,0))                                        0.000     1.078
| (CHANX:719760 L4 length:3 (20,0)->(23,0))                          0.120     1.198
| (CHANY:1208736 L4 length:1 (22,1)->(22,2))                         0.120     1.318
| (CHANX:731123 L4 length:3 (22,2)->(19,2))                          0.120     1.438
| (CHANY:1204082 L4 length:3 (21,3)->(21,6))                         0.120     1.558
| (IPIN:36776 side:RIGHT (21,3))                                     0.164     1.722
| (intra 'dsp' routing)                                              0.000     1.722
z_out[0].b[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.722
data arrival time                                                              1.722

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.722
------------------------------------------------------------------------------------
slack (MET)                                                                    1.444


#Path 7
Startpoint: b[4].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[4].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                        0.000     1.078
| (CHANX:719318 L4 length:3 (14,0)->(17,0))                          0.120     1.198
| (CHANY:1184474 L4 length:2 (17,1)->(17,3))                         0.120     1.318
| (CHANX:725344 L4 length:3 (18,1)->(21,1))                          0.120     1.438
| (CHANY:1203945 L4 length:0 (21,1)->(21,1))                         0.120     1.558
| (IPIN:36727 side:RIGHT (21,1))                                     0.164     1.722
| (intra 'dsp' routing)                                              0.000     1.722
z_out[0].b[4] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.722
data arrival time                                                              1.722

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.722
------------------------------------------------------------------------------------
slack (MET)                                                                    1.444


#Path 8
Startpoint: b[5].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[5].inpad[0] (.input at (14,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5424 side:TOP (14,0))                                        0.000     1.078
| (CHANX:719326 L4 length:3 (14,0)->(17,0))                          0.120     1.198
| (CHANY:1184466 L4 length:2 (17,1)->(17,3))                         0.120     1.318
| (CHANX:731064 L4 length:3 (18,2)->(21,2))                          0.120     1.438
| (CHANY:1203931 L4 length:1 (21,2)->(21,1))                         0.120     1.558
| (IPIN:36728 side:RIGHT (21,1))                                     0.164     1.722
| (intra 'dsp' routing)                                              0.000     1.722
z_out[0].b[5] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.722
data arrival time                                                              1.722

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.722
------------------------------------------------------------------------------------
slack (MET)                                                                    1.444


#Path 9
Startpoint: b[15].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[15].inpad[0] (.input at (19,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7430 side:TOP (19,0))                                        0.000     1.078
| (CHANX:719668 L4 length:3 (19,0)->(22,0))                          0.120     1.198
| (CHANX:719720 L1 length:0 (20,0)->(20,0))                          0.108     1.306
| (CHANY:1199084 L4 length:3 (20,1)->(20,4))                         0.120     1.426
| (CHANX:736962 L1 length:0 (21,3)->(21,3))                          0.108     1.534
| (CHANY:1204061 L1 length:0 (21,3)->(21,3))                         0.108     1.642
| (IPIN:36774 side:RIGHT (21,3))                                     0.164     1.806
| (intra 'dsp' routing)                                              0.000     1.806
z_out[0].b[15] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.806
data arrival time                                                              1.806

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.806
------------------------------------------------------------------------------------
slack (MET)                                                                    1.528


#Path 10
Startpoint: b[6].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[6].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                        0.000     1.078
| (CHANX:719394 L4 length:3 (15,0)->(18,0))                          0.120     1.198
| (CHANY:1184418 L4 length:2 (17,1)->(17,3))                         0.120     1.318
| (CHANY:1184554 L1 length:0 (17,2)->(17,2))                         0.108     1.426
| (CHANX:731042 L4 length:3 (18,2)->(21,2))                          0.120     1.546
| (CHANY:1203843 L4 length:1 (21,2)->(21,1))                         0.120     1.666
| (IPIN:36756 side:RIGHT (21,2))                                     0.164     1.830
| (intra 'dsp' routing)                                              0.000     1.830
z_out[0].b[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.830
data arrival time                                                              1.830

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.830
------------------------------------------------------------------------------------
slack (MET)                                                                    1.552


#Path 11
Startpoint: b[16].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[16].inpad[0] (.input at (20,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:7802 side:TOP (20,0))                                        0.000     1.078
| (CHANX:719701 L1 length:0 (20,0)->(20,0))                          0.108     1.186
| (CHANY:1194070 L1 length:0 (19,1)->(19,1))                         0.108     1.294
| (CHANX:725353 L1 length:0 (19,1)->(19,1))                          0.108     1.402
| (CHANY:1189390 L1 length:0 (18,2)->(18,2))                         0.108     1.510
| (CHANX:731138 L4 length:3 (19,2)->(22,2))                          0.120     1.630
| (CHANY:1204062 L1 length:0 (21,3)->(21,3))                         0.108     1.738
| (IPIN:36775 side:RIGHT (21,3))                                     0.164     1.902
| (intra 'dsp' routing)                                              0.000     1.902
z_out[0].b[16] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     1.902
data arrival time                                                              1.902

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.902
------------------------------------------------------------------------------------
slack (MET)                                                                    1.624


#Path 12
Startpoint: b[10].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[10].inpad[0] (.input at (17,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:6610 side:TOP (17,0))                                        0.000     1.078
| (CHANX:719493 L1 length:0 (17,0)->(17,0))                          0.108     1.186
| (CHANY:1179498 L1 length:0 (16,1)->(16,1))                         0.108     1.294
| (CHANX:725262 L4 length:3 (17,1)->(20,1))                          0.120     1.414
| (CHANY:1199122 L1 length:0 (20,2)->(20,2))                         0.108     1.522
| (CHANX:731270 L4 length:3 (21,2)->(24,2))                          0.120     1.642
| (CHANY:1203899 L4 length:1 (21,2)->(21,1))                         0.120     1.762
| (IPIN:36760 side:RIGHT (21,2))                                     0.164     1.926
| (intra 'dsp' routing)                                              0.000     1.926
z_out[0].b[10] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.926
data arrival time                                                              1.926

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.926
------------------------------------------------------------------------------------
slack (MET)                                                                    1.648


#Path 13
Startpoint: b[2].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[2].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                        0.000     1.078
| (CHANX:719196 L1 length:0 (13,0)->(13,0))                          0.108     1.186
| (CHANY:1165084 L4 length:1 (13,1)->(13,2))                         0.120     1.306
| (CHANX:730782 L4 length:3 (14,2)->(17,2))                          0.120     1.426
| (CHANY:1184602 L1 length:0 (17,3)->(17,3))                         0.108     1.534
| (CHANX:736790 L4 length:3 (18,3)->(21,3))                          0.120     1.654
| (CHANY:1203941 L4 length:2 (21,3)->(21,1))                         0.120     1.774
| (IPIN:36725 side:RIGHT (21,1))                                     0.164     1.938
| (intra 'dsp' routing)                                              0.000     1.938
z_out[0].b[2] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     1.938
data arrival time                                                              1.938

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.938
------------------------------------------------------------------------------------
slack (MET)                                                                    1.660


#Path 14
Startpoint: b[3].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[3].inpad[0] (.input at (13,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                        0.000     1.078
| (CHANX:719232 L4 length:3 (13,0)->(16,0))                          0.120     1.198
| (CHANY:1169782 L1 length:0 (14,1)->(14,1))                         0.108     1.306
| (CHANX:725114 L4 length:3 (15,1)->(18,1))                          0.120     1.426
| (CHANX:725334 L4 length:3 (18,1)->(21,1))                          0.120     1.546
| (CHANX:725414 L4 length:3 (19,1)->(22,1))                          0.120     1.666
| (CHANY:1203811 L1 length:0 (21,1)->(21,1))                         0.108     1.774
| (IPIN:36726 side:RIGHT (21,1))                                     0.164     1.938
| (intra 'dsp' routing)                                              0.000     1.938
z_out[0].b[3] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     1.938
data arrival time                                                              1.938

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.938
------------------------------------------------------------------------------------
slack (MET)                                                                    1.660


#Path 15
Startpoint: z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (22,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[3] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36665 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719810 L4 length:3 (21,0)->(24,0))                          0.120     0.398
| (IPIN:8744 side:TOP (22,0))                                        0.164     0.562
| (intra 'io' routing)                                               0.108     0.670
out:z_out[3].outpad[0] (.output at (22,0))                           0.000     0.670
data arrival time                                                              0.670

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              0.670
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 16
Startpoint: z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (24,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[6] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36668 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719828 L4 length:3 (21,0)->(24,0))                          0.120     0.398
| (IPIN:9448 side:TOP (24,0))                                        0.164     0.562
| (intra 'io' routing)                                               0.108     0.670
out:z_out[6].outpad[0] (.output at (24,0))                           0.000     0.670
data arrival time                                                              0.670

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              0.670
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 17
Startpoint: z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (21,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[1] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36663 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719615 L4 length:3 (21,0)->(18,0))                          0.120     0.398
| (IPIN:8328 side:TOP (21,0))                                        0.164     0.562
| (intra 'io' routing)                                               0.108     0.670
out:z_out[1].outpad[0] (.output at (21,0))                           0.000     0.670
data arrival time                                                              0.670

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              0.670
------------------------------------------------------------------------------------
slack (MET)                                                                    1.670


#Path 18
Startpoint: b[0].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[0].inpad[0] (.input at (11,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:4228 side:TOP (11,0))                                        0.000     1.078
| (CHANX:719102 L4 length:3 (11,0)->(14,0))                          0.120     1.198
| (CHANX:719248 L4 length:3 (13,0)->(16,0))                          0.120     1.318
| (CHANX:719472 L4 length:3 (16,0)->(19,0))                          0.120     1.438
| (CHANY:1189296 L4 length:1 (18,1)->(18,2))                         0.120     1.558
| (CHANX:725388 L4 length:3 (19,1)->(22,1))                          0.120     1.678
| (CHANY:1203805 L1 length:0 (21,1)->(21,1))                         0.108     1.786
| (IPIN:36723 side:RIGHT (21,1))                                     0.164     1.950
| (intra 'dsp' routing)                                              0.000     1.950
z_out[0].b[0] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.950
data arrival time                                                              1.950

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.950
------------------------------------------------------------------------------------
slack (MET)                                                                    1.672


#Path 19
Startpoint: b[1].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[1].inpad[0] (.input at (12,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                        0.000     1.078
| (CHANX:719190 L4 length:3 (12,0)->(15,0))                          0.120     1.198
| (CHANY:1174738 L4 length:2 (15,1)->(15,3))                         0.120     1.318
| (CHANX:730914 L4 length:3 (16,2)->(19,2))                          0.120     1.438
| (CHANX:731068 L4 length:3 (18,2)->(21,2))                          0.120     1.558
| (CHANY:1203947 L4 length:1 (21,2)->(21,1))                         0.120     1.678
| (CHANY:1203807 L1 length:0 (21,1)->(21,1))                         0.108     1.786
| (IPIN:36724 side:RIGHT (21,1))                                     0.164     1.950
| (intra 'dsp' routing)                                              0.000     1.950
z_out[0].b[1] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.950
data arrival time                                                              1.950

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.950
------------------------------------------------------------------------------------
slack (MET)                                                                    1.672


#Path 20
Startpoint: a[18].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[18].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3826 side:TOP (10,0))                                        0.000     1.078
| (CHANX:719040 L4 length:3 (10,0)->(13,0))                          0.120     1.198
| (CHANY:1165024 L4 length:3 (13,1)->(13,4))                         0.120     1.318
| (CHANX:730774 L4 length:3 (14,2)->(17,2))                          0.120     1.438
| (CHANY:1184610 L1 length:0 (17,3)->(17,3))                         0.108     1.546
| (CHANX:736782 L4 length:3 (18,3)->(21,3))                          0.120     1.666
| (CHANY:1203909 L4 length:2 (21,3)->(21,1))                         0.120     1.786
| (IPIN:36768 side:RIGHT (21,3))                                     0.164     1.950
| (intra 'dsp' routing)                                              0.000     1.950
z_out[0].a[18] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.950
data arrival time                                                              1.950

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.950
------------------------------------------------------------------------------------
slack (MET)                                                                    1.672


#Path 21
Startpoint: a[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[17].inpad[0] (.input at (10,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3806 side:TOP (10,0))                                        0.000     1.078
| (CHANX:719032 L4 length:3 (10,0)->(13,0))                          0.120     1.198
| (CHANY:1165032 L4 length:3 (13,1)->(13,4))                         0.120     1.318
| (CHANX:736506 L4 length:3 (14,3)->(17,3))                          0.120     1.438
| (CHANY:1184674 L1 length:0 (17,4)->(17,4))                         0.108     1.546
| (CHANX:742514 L4 length:3 (18,4)->(21,4))                          0.120     1.666
| (CHANY:1203943 L4 length:3 (21,4)->(21,1))                         0.120     1.786
| (IPIN:36767 side:RIGHT (21,3))                                     0.164     1.950
| (intra 'dsp' routing)                                              0.000     1.950
z_out[0].a[17] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.950
data arrival time                                                              1.950

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.950
------------------------------------------------------------------------------------
slack (MET)                                                                    1.672


#Path 22
Startpoint: a[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[13].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                         0.000     1.078
| (CHANX:718884 L4 length:3 (8,0)->(11,0))                           0.120     1.198
| (CHANX:719100 L4 length:3 (11,0)->(14,0))                          0.120     1.318
| (CHANX:719316 L4 length:3 (14,0)->(17,0))                          0.120     1.438
| (CHANX:719384 L4 length:3 (15,0)->(18,0))                          0.120     1.558
| (CHANX:719592 L4 length:3 (18,0)->(21,0))                          0.120     1.678
| (CHANY:1203928 L4 length:3 (21,1)->(21,4))                         0.120     1.798
| (IPIN:36753 side:RIGHT (21,2))                                     0.164     1.962
| (intra 'dsp' routing)                                              0.000     1.962
z_out[0].a[13] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     1.962
data arrival time                                                              1.962

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.962
------------------------------------------------------------------------------------
slack (MET)                                                                    1.684


#Path 23
Startpoint: b[7].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[7].inpad[0] (.input at (15,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:5826 side:TOP (15,0))                                        0.000     1.078
| (CHANX:719400 L4 length:3 (15,0)->(18,0))                          0.120     1.198
| (CHANY:1179574 L4 length:2 (16,1)->(16,3))                         0.120     1.318
| (CHANX:730968 L4 length:3 (17,2)->(20,2))                          0.120     1.438
| (CHANY:1198975 L4 length:1 (20,2)->(20,1))                         0.120     1.558
| (CHANX:719816 L4 length:3 (21,0)->(24,0))                          0.120     1.678
| (CHANY:1203824 L4 length:3 (21,1)->(21,4))                         0.120     1.798
| (IPIN:36757 side:RIGHT (21,2))                                     0.164     1.962
| (intra 'dsp' routing)                                              0.000     1.962
z_out[0].b[7] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.962
data arrival time                                                              1.962

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.962
------------------------------------------------------------------------------------
slack (MET)                                                                    1.684


#Path 24
Startpoint: b[9].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
b[9].inpad[0] (.input at (16,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:6222 side:TOP (16,0))                                        0.000     1.078
| (CHANX:719468 L4 length:3 (16,0)->(19,0))                          0.120     1.198
| (CHANY:1189284 L4 length:3 (18,1)->(18,4))                         0.120     1.318
| (CHANX:742281 L4 length:3 (18,4)->(15,4))                          0.120     1.438
| (CHANY:1184391 L4 length:3 (17,4)->(17,1))                         0.120     1.558
| (CHANX:719596 L4 length:3 (18,0)->(21,0))                          0.120     1.678
| (CHANY:1203924 L4 length:1 (21,1)->(21,2))                         0.120     1.798
| (IPIN:36759 side:RIGHT (21,2))                                     0.164     1.962
| (intra 'dsp' routing)                                              0.000     1.962
z_out[0].b[9] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     1.962
data arrival time                                                              1.962

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              1.962
------------------------------------------------------------------------------------
slack (MET)                                                                    1.684


#Path 25
Startpoint: a[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[19].inpad[0] (.input at (11,0))                                    0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:4208 side:TOP (11,0))                                        0.000     1.078
| (CHANX:719094 L4 length:3 (11,0)->(14,0))                          0.120     1.198
| (CHANY:1169902 L4 length:2 (14,1)->(14,3))                         0.120     1.318
| (CHANY:1169950 L1 length:0 (14,2)->(14,2))                         0.108     1.426
| (CHANX:730850 L4 length:3 (15,2)->(18,2))                          0.120     1.546
| (CHANY:1189466 L1 length:0 (18,3)->(18,3))                         0.108     1.654
| (CHANX:736858 L4 length:3 (19,3)->(22,3))                          0.120     1.774
| (CHANY:1204051 L1 length:0 (21,3)->(21,3))                         0.108     1.882
| (IPIN:36769 side:RIGHT (21,3))                                     0.164     2.046
| (intra 'dsp' routing)                                              0.000     2.046
z_out[0].a[19] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.046
data arrival time                                                              2.046

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.046
------------------------------------------------------------------------------------
slack (MET)                                                                    1.768


#Path 26
Startpoint: z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (23,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[5] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36667 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719814 L4 length:3 (21,0)->(24,0))                          0.120     0.398
| (CHANX:719944 L1 length:0 (23,0)->(23,0))                          0.108     0.506
| (IPIN:9168 side:TOP (23,0))                                        0.164     0.670
| (intra 'io' routing)                                               0.108     0.778
out:z_out[5].outpad[0] (.output at (23,0))                           0.000     0.778
data arrival time                                                              0.778

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              0.778
------------------------------------------------------------------------------------
slack (MET)                                                                    1.778


#Path 27
Startpoint: a[14].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[14].inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3032 side:TOP (8,0))                                         0.000     1.078
| (CHANX:718890 L4 length:3 (8,0)->(11,0))                           0.120     1.198
| (CHANX:719044 L4 length:3 (10,0)->(13,0))                          0.120     1.318
| (CHANY:1160148 L4 length:3 (12,1)->(12,4))                         0.120     1.438
| (CHANX:736416 L4 length:3 (13,3)->(16,3))                          0.120     1.558
| (CHANX:736632 L4 length:3 (16,3)->(19,3))                          0.120     1.678
| (CHANX:736848 L4 length:3 (19,3)->(22,3))                          0.120     1.798
| (CHANY:1203893 L4 length:2 (21,3)->(21,1))                         0.120     1.918
| (IPIN:36764 side:RIGHT (21,3))                                     0.164     2.082
| (intra 'dsp' routing)                                              0.000     2.082
z_out[0].a[14] (RS_DSP2_MULT_REGIN at (21,1))                        0.000     2.082
data arrival time                                                              2.082

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.082
------------------------------------------------------------------------------------
slack (MET)                                                                    1.804


#Path 28
Startpoint: a[12].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[12].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                         0.000     1.078
| (CHANX:718810 L4 length:3 (7,0)->(10,0))                           0.120     1.198
| (CHANX:718948 L4 length:3 (9,0)->(12,0))                           0.120     1.318
| (CHANY:1155216 L1 length:0 (11,1)->(11,1))                         0.108     1.426
| (CHANX:724884 L4 length:3 (12,1)->(15,1))                          0.120     1.546
| (CHANY:1169964 L1 length:0 (14,2)->(14,2))                         0.108     1.654
| (CHANX:730836 L4 length:3 (15,2)->(18,2))                          0.120     1.774
| (CHANX:731052 L4 length:3 (18,2)->(21,2))                          0.120     1.894
| (CHANY:1203883 L4 length:1 (21,2)->(21,1))                         0.120     2.014
| (IPIN:36752 side:RIGHT (21,2))                                     0.164     2.178
| (intra 'dsp' routing)                                              0.000     2.178
z_out[0].a[12] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.178
data arrival time                                                              2.178

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.178
------------------------------------------------------------------------------------
slack (MET)                                                                    1.900


#Path 29
Startpoint: a[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[9].inpad[0] (.input at (6,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:2210 side:TOP (6,0))                                         0.000     1.078
| (CHANX:718746 L4 length:3 (6,0)->(9,0))                            0.120     1.198
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                           0.120     1.318
| (CHANY:1160158 L4 length:2 (12,1)->(12,3))                         0.120     1.438
| (CHANX:724972 L4 length:3 (13,1)->(16,1))                          0.120     1.558
| (CHANX:725196 L4 length:3 (16,1)->(19,1))                          0.120     1.678
| (CHANY:1194256 L1 length:0 (19,2)->(19,2))                         0.108     1.786
| (CHANX:731204 L4 length:3 (20,2)->(23,2))                          0.120     1.906
| (CHANY:1203971 L1 length:0 (21,2)->(21,2))                         0.108     2.014
| (IPIN:36749 side:RIGHT (21,2))                                     0.164     2.178
| (intra 'dsp' routing)                                              0.000     2.178
z_out[0].a[9] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.178
data arrival time                                                              2.178

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.178
------------------------------------------------------------------------------------
slack (MET)                                                                    1.900


#Path 30
Startpoint: a[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[15].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3402 side:TOP (9,0))                                         0.000     1.078
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                           0.120     1.198
| (CHANY:1160164 L4 length:3 (12,1)->(12,4))                         0.120     1.318
| (CHANX:730702 L4 length:3 (13,2)->(16,2))                          0.120     1.438
| (CHANY:1174890 L1 length:0 (15,3)->(15,3))                         0.108     1.546
| (CHANX:736638 L4 length:3 (16,3)->(19,3))                          0.120     1.666
| (CHANY:1194406 L1 length:0 (19,4)->(19,4))                         0.108     1.774
| (CHANX:742646 L4 length:3 (20,4)->(23,4))                          0.120     1.894
| (CHANY:1203911 L4 length:3 (21,4)->(21,1))                         0.120     2.014
| (IPIN:36765 side:RIGHT (21,3))                                     0.164     2.178
| (intra 'dsp' routing)                                              0.000     2.178
z_out[0].a[15] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.178
data arrival time                                                              2.178

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.178
------------------------------------------------------------------------------------
slack (MET)                                                                    1.900


#Path 31
Startpoint: a[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[11].inpad[0] (.input at (7,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:2604 side:TOP (7,0))                                         0.000     1.078
| (CHANX:718814 L4 length:3 (7,0)->(10,0))                           0.120     1.198
| (CHANX:718960 L4 length:3 (9,0)->(12,0))                           0.120     1.318
| (CHANX:719184 L4 length:3 (12,0)->(15,0))                          0.120     1.438
| (CHANY:1174744 L4 length:3 (15,1)->(15,4))                         0.120     1.558
| (CHANX:725192 L4 length:3 (16,1)->(19,1))                          0.120     1.678
| (CHANY:1194193 L4 length:0 (19,1)->(19,1))                         0.120     1.798
| (CHANX:719750 L4 length:3 (20,0)->(23,0))                          0.120     1.918
| (CHANY:1203844 L4 length:1 (21,1)->(21,2))                         0.120     2.038
| (IPIN:36751 side:RIGHT (21,2))                                     0.164     2.202
| (intra 'dsp' routing)                                              0.000     2.202
z_out[0].a[11] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.202
data arrival time                                                              2.202

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.202
------------------------------------------------------------------------------------
slack (MET)                                                                    1.924


#Path 32
Startpoint: a[10].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[10].inpad[0] (.input at (6,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:2238 side:TOP (6,0))                                         0.000     1.078
| (CHANX:718750 L4 length:3 (6,0)->(9,0))                            0.120     1.198
| (CHANY:1145586 L4 length:2 (9,1)->(9,3))                           0.120     1.318
| (CHANX:724762 L4 length:3 (10,1)->(13,1))                          0.120     1.438
| (CHANY:1160238 L1 length:0 (12,2)->(12,2))                         0.108     1.546
| (CHANX:730698 L4 length:3 (13,2)->(16,2))                          0.120     1.666
| (CHANX:730926 L4 length:3 (16,2)->(19,2))                          0.120     1.786
| (CHANY:1189423 L1 length:0 (18,2)->(18,2))                         0.108     1.894
| (CHANX:725384 L4 length:3 (19,1)->(22,1))                          0.120     2.014
| (CHANY:1203972 L1 length:0 (21,2)->(21,2))                         0.108     2.122
| (IPIN:36750 side:RIGHT (21,2))                                     0.164     2.286
| (intra 'dsp' routing)                                              0.000     2.286
z_out[0].a[10] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.286
data arrival time                                                              2.286

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.286
------------------------------------------------------------------------------------
slack (MET)                                                                    2.008


#Path 33
Startpoint: a[8].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[8].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1836 side:TOP (5,0))                                         0.000     1.078
| (CHANX:718666 L4 length:3 (5,0)->(8,0))                            0.120     1.198
| (CHANX:718804 L4 length:3 (7,0)->(10,0))                           0.120     1.318
| (CHANY:1145496 L1 length:0 (9,1)->(9,1))                           0.108     1.426
| (CHANX:724740 L4 length:3 (10,1)->(13,1))                          0.120     1.546
| (CHANY:1165120 L1 length:0 (13,2)->(13,2))                         0.108     1.654
| (CHANX:730748 L4 length:3 (14,2)->(17,2))                          0.120     1.774
| (CHANY:1184563 L1 length:0 (17,2)->(17,2))                         0.108     1.882
| (CHANX:725312 L4 length:3 (18,1)->(21,1))                          0.120     2.002
| (CHANY:1204004 L4 length:3 (21,2)->(21,5))                         0.120     2.122
| (IPIN:36748 side:RIGHT (21,2))                                     0.164     2.286
| (intra 'dsp' routing)                                              0.000     2.286
z_out[0].a[8] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.286
data arrival time                                                              2.286

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.286
------------------------------------------------------------------------------------
slack (MET)                                                                    2.008


#Path 34
Startpoint: z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (29,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[17] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36673 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1204018 L4 length:3 (21,2)->(21,5))                         0.120     0.398
| (CHANX:737056 L4 length:3 (22,3)->(25,3))                          0.120     0.518
| (CHANY:1223293 L4 length:2 (25,3)->(25,1))                         0.120     0.638
| (CHANX:720194 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (IPIN:11560 side:TOP (29,0))                                       0.164     0.922
| (intra 'io' routing)                                               0.108     1.030
out:z_out[17].outpad[0] (.output at (29,0))                         -0.000     1.030
data arrival time                                                              1.030

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.030
------------------------------------------------------------------------------------
slack (MET)                                                                    2.030


#Path 35
Startpoint: z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (26,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[11] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36651 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203896 L4 length:3 (21,1)->(21,4))                         0.120     0.398
| (CHANX:725618 L4 length:3 (22,1)->(25,1))                          0.120     0.518
| (CHANY:1208757 L4 length:0 (22,1)->(22,1))                         0.120     0.638
| (CHANX:719950 L4 length:3 (23,0)->(26,0))                          0.120     0.758
| (IPIN:10360 side:TOP (26,0))                                       0.164     0.922
| (intra 'io' routing)                                               0.108     1.030
out:z_out[11].outpad[0] (.output at (26,0))                         -0.000     1.030
data arrival time                                                              1.030

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.030
------------------------------------------------------------------------------------
slack (MET)                                                                    2.030


#Path 36
Startpoint: z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (27,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[12] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36652 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203898 L4 length:2 (21,1)->(21,3))                         0.120     0.398
| (CHANX:731346 L4 length:3 (22,2)->(25,2))                          0.120     0.518
| (CHANY:1223347 L4 length:1 (25,2)->(25,1))                         0.120     0.638
| (CHANX:720176 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (IPIN:10704 side:TOP (27,0))                                       0.164     0.922
| (intra 'io' routing)                                               0.108     1.030
out:z_out[12].outpad[0] (.output at (27,0))                         -0.000     1.030
data arrival time                                                              1.030

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.030
------------------------------------------------------------------------------------
slack (MET)                                                                    2.030


#Path 37
Startpoint: a[6].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[6].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1426 side:TOP (4,0))                                         0.000     1.078
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                            0.120     1.198
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                           0.120     1.318
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                           0.120     1.438
| (CHANY:1155380 L1 length:0 (11,2)->(11,2))                         0.108     1.546
| (CHANX:730624 L4 length:3 (12,2)->(15,2))                          0.120     1.666
| (CHANY:1174739 L4 length:1 (15,2)->(15,1))                         0.120     1.786
| (CHANX:725186 L4 length:3 (16,1)->(19,1))                          0.120     1.906
| (CHANX:725406 L4 length:3 (19,1)->(22,1))                          0.120     2.026
| (CHANY:1203961 L4 length:0 (21,1)->(21,1))                         0.120     2.146
| (IPIN:36719 side:RIGHT (21,1))                                     0.164     2.310
| (intra 'dsp' routing)                                              0.000     2.310
z_out[0].a[6] (RS_DSP2_MULT_REGIN at (21,1))                         0.000     2.310
data arrival time                                                              2.310

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.310
------------------------------------------------------------------------------------
slack (MET)                                                                    2.032


#Path 38
Startpoint: a[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[1].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:604 side:TOP (2,0))                                          0.000     1.078
| (CHANX:718454 L4 length:3 (2,0)->(5,0))                            0.120     1.198
| (CHANX:718600 L4 length:3 (4,0)->(7,0))                            0.120     1.318
| (CHANX:718824 L4 length:3 (7,0)->(10,0))                           0.120     1.438
| (CHANY:1150444 L4 length:3 (10,1)->(10,4))                         0.120     1.558
| (CHANX:724832 L4 length:3 (11,1)->(14,1))                          0.120     1.678
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                         0.120     1.798
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                          0.120     1.918
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                          0.120     2.038
| (CHANX:719764 L4 length:3 (20,0)->(23,0))                          0.120     2.158
| (IPIN:36732 side:BOTTOM (21,1))                                    0.164     2.322
| (intra 'dsp' routing)                                              0.000     2.322
z_out[0].a[1] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.322
data arrival time                                                              2.322

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.322
------------------------------------------------------------------------------------
slack (MET)                                                                    2.044


#Path 39
Startpoint: a[16].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[16].inpad[0] (.input at (9,0))                                     0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:3434 side:TOP (9,0))                                         0.000     1.078
| (CHANX:718964 L4 length:3 (9,0)->(12,0))                           0.120     1.198
| (CHANY:1160168 L4 length:1 (12,1)->(12,2))                         0.120     1.318
| (CHANX:724980 L4 length:3 (13,1)->(16,1))                          0.120     1.438
| (CHANY:1179629 L4 length:0 (16,1)->(16,1))                         0.120     1.558
| (CHANX:719550 L4 length:3 (17,0)->(20,0))                          0.120     1.678
| (CHANY:1189312 L4 length:1 (18,1)->(18,2))                         0.120     1.798
| (CHANY:1189440 L4 length:3 (18,2)->(18,5))                         0.120     1.918
| (CHANX:736846 L4 length:3 (19,3)->(22,3))                          0.120     2.038
| (CHANY:1203869 L4 length:2 (21,3)->(21,1))                         0.120     2.158
| (IPIN:36766 side:RIGHT (21,3))                                     0.164     2.322
| (intra 'dsp' routing)                                              0.000     2.322
z_out[0].a[16] (RS_DSP2_MULT_REGIN at (21,1))                       -0.000     2.322
data arrival time                                                              2.322

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.322
------------------------------------------------------------------------------------
slack (MET)                                                                    2.044


#Path 40
Startpoint: z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (23,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[4] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36666 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719812 L4 length:3 (21,0)->(24,0))                          0.120     0.398
| (CHANY:1208674 L1 length:0 (22,1)->(22,1))                         0.108     0.506
| (CHANX:725593 L1 length:0 (22,1)->(22,1))                          0.108     0.614
| (CHANY:1203841 L4 length:0 (21,1)->(21,1))                         0.120     0.734
| (CHANX:719894 L4 length:3 (22,0)->(25,0))                          0.120     0.854
| (IPIN:9080 side:TOP (23,0))                                        0.164     1.018
| (intra 'io' routing)                                               0.108     1.126
out:z_out[4].outpad[0] (.output at (23,0))                           0.000     1.126
data arrival time                                                              1.126

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.126
------------------------------------------------------------------------------------
slack (MET)                                                                    2.126


#Path 41
Startpoint: z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (21,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[0] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36662 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719769 L1 length:0 (21,0)->(21,0))                          0.108     0.386
| (CHANY:1199106 L4 length:0 (20,1)->(20,1))                         0.120     0.506
| (CHANX:725562 L4 length:3 (21,1)->(24,1))                          0.120     0.626
| (CHANY:1203819 L1 length:0 (21,1)->(21,1))                         0.108     0.734
| (CHANX:719595 L4 length:3 (21,0)->(18,0))                          0.120     0.854
| (IPIN:8264 side:TOP (21,0))                                        0.164     1.018
| (intra 'io' routing)                                               0.108     1.126
out:z_out[0].outpad[0] (.output at (21,0))                           0.000     1.126
data arrival time                                                              1.126

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.126
------------------------------------------------------------------------------------
slack (MET)                                                                    2.126


#Path 42
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[4].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1038 side:TOP (3,0))                                         0.000     1.078
| (CHANX:718512 L4 length:3 (3,0)->(6,0))                            0.120     1.198
| (CHANY:1126044 L1 length:0 (5,1)->(5,1))                           0.108     1.306
| (CHANX:724464 L4 length:3 (6,1)->(9,1))                            0.120     1.426
| (CHANX:724606 L4 length:3 (8,1)->(11,1))                           0.120     1.546
| (CHANX:724818 L4 length:3 (11,1)->(14,1))                          0.120     1.666
| (CHANY:1169974 L1 length:0 (14,2)->(14,2))                         0.108     1.774
| (CHANX:730826 L4 length:3 (15,2)->(18,2))                          0.120     1.894
| (CHANY:1184622 L1 length:0 (17,3)->(17,3))                         0.108     2.002
| (CHANX:736770 L4 length:3 (18,3)->(21,3))                          0.120     2.122
| (CHANY:1203861 L4 length:2 (21,3)->(21,1))                         0.120     2.242
| (IPIN:36717 side:RIGHT (21,1))                                     0.164     2.406
| (intra 'dsp' routing)                                              0.000     2.406
z_out[0].a[4] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.406
data arrival time                                                              2.406

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.406
------------------------------------------------------------------------------------
slack (MET)                                                                    2.128


#Path 43
Startpoint: a[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[3].inpad[0] (.input at (3,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1002 side:TOP (3,0))                                         0.000     1.078
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                            0.120     1.198
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                            0.120     1.318
| (CHANX:718956 L4 length:3 (9,0)->(12,0))                           0.120     1.438
| (CHANX:719098 L4 length:3 (11,0)->(14,0))                          0.120     1.558
| (CHANX:719310 L4 length:3 (14,0)->(17,0))                          0.120     1.678
| (CHANY:1174660 L1 length:0 (15,1)->(15,1))                         0.108     1.786
| (CHANX:725168 L4 length:3 (16,1)->(19,1))                          0.120     1.906
| (CHANY:1194103 L1 length:0 (19,1)->(19,1))                         0.108     2.014
| (CHANX:719732 L4 length:3 (20,0)->(23,0))                          0.120     2.134
| (CHANY:1203790 L1 length:0 (21,1)->(21,1))                         0.108     2.242
| (IPIN:36716 side:RIGHT (21,1))                                     0.164     2.406
| (intra 'dsp' routing)                                              0.000     2.406
z_out[0].a[3] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.406
data arrival time                                                              2.406

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.406
------------------------------------------------------------------------------------
slack (MET)                                                                    2.128


#Path 44
Startpoint: z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (22,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[2] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36664 side:BOTTOM (21,1))                                    0.000     0.278
| (CHANX:719593 L4 length:3 (21,0)->(18,0))                          0.120     0.398
| (CHANY:1198940 L1 length:0 (20,1)->(20,1))                         0.108     0.506
| (CHANX:725548 L4 length:3 (21,1)->(24,1))                          0.120     0.626
| (CHANY:1203921 L4 length:0 (21,1)->(21,1))                         0.120     0.746
| (CHANX:719902 L4 length:3 (22,0)->(25,0))                          0.120     0.866
| (IPIN:8672 side:TOP (22,0))                                        0.164     1.030
| (intra 'io' routing)                                               0.108     1.138
out:z_out[2].outpad[0] (.output at (22,0))                           0.000     1.138
data arrival time                                                              1.138

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.138
------------------------------------------------------------------------------------
slack (MET)                                                                    2.138


#Path 45
Startpoint: z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (25,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[8] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36648 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203890 L4 length:2 (21,1)->(21,3))                         0.120     0.398
| (CHANX:731340 L4 length:3 (22,2)->(25,2))                          0.120     0.518
| (CHANX:731408 L4 length:3 (23,2)->(26,2))                          0.120     0.638
| (CHANY:1223283 L4 length:1 (25,2)->(25,1))                         0.120     0.758
| (CHANX:720075 L1 length:0 (25,0)->(25,0))                          0.108     0.866
| (IPIN:9912 side:TOP (25,0))                                        0.164     1.030
| (intra 'io' routing)                                               0.108     1.138
out:z_out[8].outpad[0] (.output at (25,0))                          -0.000     1.138
data arrival time                                                              1.138

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.138
------------------------------------------------------------------------------------
slack (MET)                                                                    2.138


#Path 46
Startpoint: a[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[5].inpad[0] (.input at (4,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1406 side:TOP (4,0))                                         0.000     1.078
| (CHANX:718612 L4 length:3 (4,0)->(7,0))                            0.120     1.198
| (CHANY:1130988 L4 length:3 (6,1)->(6,4))                           0.120     1.318
| (CHANX:735984 L4 length:3 (7,3)->(10,3))                           0.120     1.438
| (CHANX:736200 L4 length:3 (10,3)->(13,3))                          0.120     1.558
| (CHANY:1165005 L4 length:2 (13,3)->(13,1))                         0.120     1.678
| (CHANX:725032 L4 length:3 (14,1)->(17,1))                          0.120     1.798
| (CHANY:1184556 L1 length:0 (17,2)->(17,2))                         0.108     1.906
| (CHANX:731040 L4 length:3 (18,2)->(21,2))                          0.120     2.026
| (CHANY:1203835 L4 length:1 (21,2)->(21,1))                         0.120     2.146
| (CHANY:1203795 L1 length:0 (21,1)->(21,1))                         0.108     2.254
| (IPIN:36718 side:RIGHT (21,1))                                     0.164     2.418
| (intra 'dsp' routing)                                              0.000     2.418
z_out[0].a[5] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.418
data arrival time                                                              2.418

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.418
------------------------------------------------------------------------------------
slack (MET)                                                                    2.140


#Path 47
Startpoint: a[2].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[2].inpad[0] (.input at (2,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:624 side:TOP (2,0))                                          0.000     1.078
| (CHANX:718462 L4 length:3 (2,0)->(5,0))                            0.120     1.198
| (CHANY:1126146 L4 length:2 (5,1)->(5,3))                           0.120     1.318
| (CHANX:724474 L4 length:3 (6,1)->(9,1))                            0.120     1.438
| (CHANY:1145658 L1 length:0 (9,2)->(9,2))                           0.108     1.546
| (CHANX:730482 L4 length:3 (10,2)->(13,2))                          0.120     1.666
| (CHANY:1165174 L1 length:0 (13,3)->(13,3))                         0.108     1.774
| (CHANX:736490 L4 length:3 (14,3)->(17,3))                          0.120     1.894
| (CHANY:1184453 L4 length:2 (17,3)->(17,1))                         0.120     2.014
| (CHANX:725326 L4 length:3 (18,1)->(21,1))                          0.120     2.134
| (CHANY:1203873 L4 length:0 (21,1)->(21,1))                         0.120     2.254
| (IPIN:36715 side:RIGHT (21,1))                                     0.164     2.418
| (intra 'dsp' routing)                                              0.000     2.418
z_out[0].a[2] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.418
data arrival time                                                              2.418

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.418
------------------------------------------------------------------------------------
slack (MET)                                                                    2.140


#Path 48
Startpoint: z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (31,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[20] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36676 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203907 L4 length:1 (21,2)->(21,1))                         0.120     0.398
| (CHANX:725624 L4 length:3 (22,1)->(25,1))                          0.120     0.518
| (CHANY:1223353 L4 length:0 (25,1)->(25,1))                         0.120     0.638
| (CHANX:720182 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (CHANX:720402 L4 length:3 (29,0)->(32,0))                          0.120     0.878
| (IPIN:12288 side:TOP (31,0))                                       0.164     1.042
| (intra 'io' routing)                                               0.108     1.150
out:z_out[20].outpad[0] (.output at (31,0))                         -0.000     1.150
data arrival time                                                              1.150

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.150
------------------------------------------------------------------------------------
slack (MET)                                                                    2.150


#Path 49
Startpoint: a[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[7].inpad[0] (.input at (5,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:1812 side:TOP (5,0))                                         0.000     1.078
| (CHANX:718678 L4 length:3 (5,0)->(8,0))                            0.120     1.198
| (CHANY:1140726 L4 length:2 (8,1)->(8,3))                           0.120     1.318
| (CHANX:724690 L4 length:3 (9,1)->(12,1))                           0.120     1.438
| (CHANY:1160181 L4 length:0 (12,1)->(12,1))                         0.120     1.558
| (CHANX:719254 L4 length:3 (13,0)->(16,0))                          0.120     1.678
| (CHANY:1179606 L4 length:2 (16,1)->(16,3))                         0.120     1.798
| (CHANX:725266 L4 length:3 (17,1)->(20,1))                          0.120     1.918
| (CHANY:1199061 L4 length:0 (20,1)->(20,1))                         0.120     2.038
| (CHANX:719830 L4 length:3 (21,0)->(24,0))                          0.120     2.158
| (CHANY:1203866 L4 length:2 (21,1)->(21,3))                         0.120     2.278
| (IPIN:36720 side:RIGHT (21,1))                                     0.164     2.442
| (intra 'dsp' routing)                                              0.000     2.442
z_out[0].a[7] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.442
data arrival time                                                              2.442

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.442
------------------------------------------------------------------------------------
slack (MET)                                                                    2.164


#Path 50
Startpoint: z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (27,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[13] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36653 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203900 L4 length:1 (21,1)->(21,2))                         0.120     0.398
| (CHANX:725622 L4 length:3 (22,1)->(25,1))                          0.120     0.518
| (CHANX:725776 L4 length:3 (24,1)->(27,1))                          0.120     0.638
| (CHANX:725878 L1 length:0 (26,1)->(26,1))                          0.108     0.746
| (CHANY:1228113 L1 length:0 (26,1)->(26,1))                         0.108     0.854
| (CHANX:720226 L1 length:0 (27,0)->(27,0))                          0.108     0.962
| (IPIN:10752 side:TOP (27,0))                                       0.164     1.126
| (intra 'io' routing)                                               0.108     1.234
out:z_out[13].outpad[0] (.output at (27,0))                         -0.000     1.234
data arrival time                                                              1.234

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.234
------------------------------------------------------------------------------------
slack (MET)                                                                    2.234


#Path 51
Startpoint: z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (28,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[15] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36655 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203804 L1 length:0 (21,1)->(21,1))                         0.108     0.386
| (CHANX:725616 L4 length:3 (22,1)->(25,1))                          0.120     0.506
| (CHANX:725758 L4 length:3 (24,1)->(27,1))                          0.120     0.626
| (CHANX:725970 L4 length:3 (27,1)->(30,1))                          0.120     0.746
| (CHANY:1232979 L1 length:0 (27,1)->(27,1))                         0.108     0.854
| (CHANX:720304 L1 length:0 (28,0)->(28,0))                          0.108     0.962
| (IPIN:11168 side:TOP (28,0))                                       0.164     1.126
| (intra 'io' routing)                                               0.108     1.234
out:z_out[15].outpad[0] (.output at (28,0))                         -0.000     1.234
data arrival time                                                              1.234

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.234
------------------------------------------------------------------------------------
slack (MET)                                                                    2.234


#Path 52
Startpoint: z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (26,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[10] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36650 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203897 L4 length:0 (21,1)->(21,1))                         0.120     0.398
| (CHANX:719878 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANY:1218378 L1 length:0 (24,1)->(24,1))                         0.108     0.626
| (CHANX:725838 L4 length:3 (25,1)->(28,1))                          0.120     0.746
| (CHANY:1223385 L4 length:0 (25,1)->(25,1))                         0.120     0.866
| (CHANX:720142 L1 length:0 (26,0)->(26,0))                          0.108     0.974
| (IPIN:10296 side:TOP (26,0))                                       0.164     1.138
| (intra 'io' routing)                                               0.108     1.246
out:z_out[10].outpad[0] (.output at (26,0))                          0.000     1.246
data arrival time                                                              1.246

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.246
------------------------------------------------------------------------------------
slack (MET)                                                                    2.246


#Path 53
Startpoint: z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (30,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[19] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36675 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203974 L1 length:0 (21,2)->(21,2))                         0.108     0.386
| (CHANX:731350 L4 length:3 (22,2)->(25,2))                          0.120     0.506
| (CHANY:1218630 L1 length:0 (24,3)->(24,3))                         0.108     0.614
| (CHANX:737286 L4 length:3 (25,3)->(28,3))                          0.120     0.734
| (CHANY:1237929 L4 length:2 (28,3)->(28,1))                         0.120     0.854
| (CHANX:720394 L4 length:3 (29,0)->(32,0))                          0.120     0.974
| (IPIN:11928 side:TOP (30,0))                                       0.164     1.138
| (intra 'io' routing)                                               0.108     1.246
out:z_out[19].outpad[0] (.output at (30,0))                          0.000     1.246
data arrival time                                                              1.246

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.246
------------------------------------------------------------------------------------
slack (MET)                                                                    2.246


#Path 54
Startpoint: z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (32,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[23] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36679 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203982 L1 length:0 (21,2)->(21,2))                         0.108     0.386
| (CHANX:731342 L4 length:3 (22,2)->(25,2))                          0.120     0.506
| (CHANX:731562 L4 length:3 (25,2)->(28,2))                          0.120     0.626
| (CHANY:1237927 L4 length:1 (28,2)->(28,1))                         0.120     0.746
| (CHANX:720392 L4 length:3 (29,0)->(32,0))                          0.120     0.866
| (CHANX:720600 L4 length:3 (32,0)->(35,0))                          0.120     0.986
| (IPIN:12768 side:TOP (32,0))                                       0.164     1.150
| (intra 'io' routing)                                               0.108     1.258
out:z_out[23].outpad[0] (.output at (32,0))                          0.000     1.258
data arrival time                                                              1.258

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.258
------------------------------------------------------------------------------------
slack (MET)                                                                    2.258


#Path 55
Startpoint: a[0].inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 1.000     1.000
a[0].inpad[0] (.input at (1,0))                                      0.000     1.000
| (intra 'io' routing)                                               0.078     1.078
| (OPIN:232 side:TOP (1,0))                                          0.000     1.078
| (CHANX:718338 L4 length:2 (1,0)->(3,0))                            0.120     1.198
| (CHANX:718536 L4 length:3 (3,0)->(6,0))                            0.120     1.318
| (CHANY:1131004 L4 length:3 (6,1)->(6,4))                           0.120     1.438
| (CHANX:724544 L4 length:3 (7,1)->(10,1))                           0.120     1.558
| (CHANY:1150520 L1 length:0 (10,2)->(10,2))                         0.108     1.666
| (CHANX:730552 L4 length:3 (11,2)->(14,2))                          0.120     1.786
| (CHANY:1170036 L1 length:0 (14,3)->(14,3))                         0.108     1.894
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                          0.120     2.014
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                          0.120     2.134
| (CHANY:1203885 L4 length:2 (21,3)->(21,1))                         0.120     2.254
| (CHANX:719601 L4 length:3 (21,0)->(18,0))                          0.120     2.374
| (IPIN:36731 side:BOTTOM (21,1))                                    0.164     2.538
| (intra 'dsp' routing)                                              0.000     2.538
z_out[0].a[0] (RS_DSP2_MULT_REGIN at (21,1))                        -0.000     2.538
data arrival time                                                              2.538

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
clock uncertainty                                                    0.000     0.078
cell hold time                                                       0.200     0.278
data required time                                                             0.278
------------------------------------------------------------------------------------
data required time                                                            -0.278
data arrival time                                                              2.538
------------------------------------------------------------------------------------
slack (MET)                                                                    2.260


#Path 56
Startpoint: z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (28,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[14] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36654 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203929 L4 length:0 (21,1)->(21,1))                         0.120     0.398
| (CHANX:719910 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANY:1223338 L4 length:2 (25,1)->(25,3))                         0.120     0.638
| (CHANX:725908 L4 length:3 (26,1)->(29,1))                          0.120     0.758
| (CHANY:1242777 L4 length:0 (29,1)->(29,1))                         0.120     0.878
| (CHANX:720165 L4 length:3 (29,0)->(26,0))                          0.120     0.998
| (IPIN:11048 side:TOP (28,0))                                       0.164     1.162
| (intra 'io' routing)                                               0.108     1.270
out:z_out[14].outpad[0] (.output at (28,0))                         -0.000     1.270
data arrival time                                                              1.270

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.270
------------------------------------------------------------------------------------
slack (MET)                                                                    2.270


#Path 57
Startpoint: z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (32,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[22] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36678 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203923 L4 length:1 (21,2)->(21,1))                         0.120     0.398
| (CHANX:719904 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANY:1223344 L4 length:3 (25,1)->(25,4))                         0.120     0.638
| (CHANX:725912 L4 length:3 (26,1)->(29,1))                          0.120     0.758
| (CHANY:1242793 L4 length:0 (29,1)->(29,1))                         0.120     0.878
| (CHANX:720470 L4 length:3 (30,0)->(33,0))                          0.120     0.998
| (IPIN:12688 side:TOP (32,0))                                       0.164     1.162
| (intra 'io' routing)                                               0.108     1.270
out:z_out[22].outpad[0] (.output at (32,0))                         -0.000     1.270
data arrival time                                                              1.270

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.270
------------------------------------------------------------------------------------
slack (MET)                                                                    2.270


#Path 58
Startpoint: z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (29,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[16] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36672 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1204016 L4 length:3 (21,2)->(21,5))                         0.120     0.398
| (CHANX:742776 L4 length:3 (22,4)->(25,4))                          0.120     0.518
| (CHANY:1223279 L4 length:3 (25,4)->(25,1))                         0.120     0.638
| (CHANX:720180 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (CHANX:720248 L4 length:3 (27,0)->(30,0))                          0.120     0.878
| (CHANX:720308 L4 length:3 (28,0)->(31,0))                          0.120     0.998
| (IPIN:11448 side:TOP (29,0))                                       0.164     1.162
| (intra 'io' routing)                                               0.108     1.270
out:z_out[16].outpad[0] (.output at (29,0))                         -0.000     1.270
data arrival time                                                              1.270

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.270
------------------------------------------------------------------------------------
slack (MET)                                                                    2.270


#Path 59
Startpoint: z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (30,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[18] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36674 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1204020 L4 length:3 (21,2)->(21,5))                         0.120     0.398
| (CHANX:731336 L4 length:3 (22,2)->(25,2))                          0.120     0.518
| (CHANX:731544 L4 length:3 (25,2)->(28,2))                          0.120     0.638
| (CHANY:1237855 L4 length:1 (28,2)->(28,1))                         0.120     0.758
| (CHANX:726074 L1 length:0 (29,1)->(29,1))                          0.108     0.866
| (CHANY:1242673 L1 length:0 (29,1)->(29,1))                         0.108     0.974
| (CHANX:720422 L1 length:0 (30,0)->(30,0))                          0.108     1.082
| (IPIN:11864 side:TOP (30,0))                                       0.164     1.246
| (intra 'io' routing)                                               0.108     1.354
out:z_out[18].outpad[0] (.output at (30,0))                         -0.000     1.354
data arrival time                                                              1.354

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.354
------------------------------------------------------------------------------------
slack (MET)                                                                    2.354


#Path 60
Startpoint: z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (31,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[21] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36677 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203915 L4 length:1 (21,2)->(21,1))                         0.120     0.398
| (CHANX:719896 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANX:720120 L4 length:3 (25,0)->(28,0))                          0.120     0.638
| (CHANY:1237924 L4 length:3 (28,1)->(28,4))                         0.120     0.758
| (CHANX:726128 L4 length:3 (29,1)->(32,1))                          0.120     0.878
| (CHANY:1252393 L1 length:0 (31,1)->(31,1))                         0.108     0.986
| (CHANX:720341 L4 length:3 (31,0)->(28,0))                          0.120     1.106
| (IPIN:12368 side:TOP (31,0))                                       0.164     1.270
| (intra 'io' routing)                                               0.108     1.378
out:z_out[21].outpad[0] (.output at (31,0))                          0.000     1.378
data arrival time                                                              1.378

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.378
------------------------------------------------------------------------------------
slack (MET)                                                                    2.378


#Path 61
Startpoint: z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (33,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[24] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36680 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203891 L4 length:1 (21,2)->(21,1))                         0.120     0.398
| (CHANX:725612 L4 length:3 (22,1)->(25,1))                          0.120     0.518
| (CHANY:1218421 L4 length:0 (24,1)->(24,1))                         0.120     0.638
| (CHANX:720110 L4 length:3 (25,0)->(28,0))                          0.120     0.758
| (CHANX:720256 L4 length:3 (27,0)->(30,0))                          0.120     0.878
| (CHANX:720480 L4 length:3 (30,0)->(33,0))                          0.120     0.998
| (CHANX:720648 L1 length:0 (33,0)->(33,0))                          0.108     1.106
| (IPIN:13112 side:TOP (33,0))                                       0.164     1.270
| (intra 'io' routing)                                               0.108     1.378
out:z_out[24].outpad[0] (.output at (33,0))                          0.000     1.378
data arrival time                                                              1.378

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.378
------------------------------------------------------------------------------------
slack (MET)                                                                    2.378


#Path 62
Startpoint: z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (35,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[29] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36691 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203845 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:719898 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANX:720126 L4 length:3 (25,0)->(28,0))                          0.120     0.638
| (CHANY:1237918 L4 length:2 (28,1)->(28,3))                         0.120     0.758
| (CHANX:731850 L4 length:3 (29,2)->(32,2))                          0.120     0.878
| (CHANY:1257367 L4 length:1 (32,2)->(32,1))                         0.120     0.998
| (CHANX:720680 L4 length:3 (33,0)->(36,0))                          0.120     1.118
| (IPIN:13920 side:TOP (35,0))                                       0.164     1.282
| (intra 'io' routing)                                               0.108     1.390
out:z_out[29].outpad[0] (.output at (35,0))                         -0.000     1.390
data arrival time                                                              1.390

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.390
------------------------------------------------------------------------------------
slack (MET)                                                                    2.390


#Path 63
Startpoint: z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (24,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[7] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36647 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203856 L4 length:3 (21,1)->(21,4))                         0.120     0.398
| (CHANX:737040 L1 length:0 (22,3)->(22,3))                          0.108     0.506
| (CHANY:1208927 L1 length:0 (22,3)->(22,3))                         0.108     0.614
| (CHANX:731388 L1 length:0 (23,2)->(23,2))                          0.108     0.722
| (CHANY:1213715 L1 length:0 (23,2)->(23,2))                         0.108     0.830
| (CHANX:725736 L1 length:0 (24,1)->(24,1))                          0.108     0.938
| (CHANY:1218395 L1 length:0 (24,1)->(24,1))                         0.108     1.046
| (CHANX:719815 L4 length:3 (24,0)->(21,0))                          0.120     1.166
| (IPIN:9520 side:TOP (24,0))                                        0.164     1.330
| (intra 'io' routing)                                               0.108     1.438
out:z_out[7].outpad[0] (.output at (24,0))                           0.000     1.438
data arrival time                                                              1.438

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.438
------------------------------------------------------------------------------------
slack (MET)                                                                    2.438


#Path 64
Startpoint: z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (25,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[9] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]       0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36649 side:RIGHT (21,1))                                     0.000     0.278
| (CHANY:1203940 L4 length:1 (21,1)->(21,2))                         0.120     0.398
| (CHANY:1203984 L1 length:0 (21,2)->(21,2))                         0.108     0.506
| (CHANX:731235 L1 length:0 (21,2)->(21,2))                          0.108     0.614
| (CHANY:1199023 L4 length:1 (20,2)->(20,1))                         0.120     0.734
| (CHANX:725534 L4 length:3 (21,1)->(24,1))                          0.120     0.854
| (CHANX:725730 L1 length:0 (24,1)->(24,1))                          0.108     0.962
| (CHANY:1218389 L1 length:0 (24,1)->(24,1))                         0.108     1.070
| (CHANX:720078 L1 length:0 (25,0)->(25,0))                          0.108     1.178
| (IPIN:9928 side:TOP (25,0))                                        0.164     1.342
| (intra 'io' routing)                                               0.108     1.450
out:z_out[9].outpad[0] (.output at (25,0))                          -0.000     1.450
data arrival time                                                              1.450

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.450
------------------------------------------------------------------------------------
slack (MET)                                                                    2.450


#Path 65
Startpoint: z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (33,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[25] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36681 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1203986 L1 length:0 (21,2)->(21,2))                         0.108     0.386
| (CHANX:731338 L4 length:3 (22,2)->(25,2))                          0.120     0.506
| (CHANX:731550 L4 length:3 (25,2)->(28,2))                          0.120     0.626
| (CHANY:1233163 L1 length:0 (27,2)->(27,2))                         0.108     0.734
| (CHANX:726032 L4 length:3 (28,1)->(31,1))                          0.120     0.854
| (CHANY:1252423 L1 length:0 (31,1)->(31,1))                         0.108     0.962
| (CHANX:720596 L4 length:3 (32,0)->(35,0))                          0.120     1.082
| (CHANX:720632 L1 length:0 (33,0)->(33,0))                          0.108     1.190
| (IPIN:13192 side:TOP (33,0))                                       0.164     1.354
| (intra 'io' routing)                                               0.108     1.462
out:z_out[25].outpad[0] (.output at (33,0))                         -0.000     1.462
data arrival time                                                              1.462

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.462
------------------------------------------------------------------------------------
slack (MET)                                                                    2.462


#Path 66
Startpoint: z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (34,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[26] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36682 side:RIGHT (21,2))                                     0.000     0.278
| (CHANY:1204024 L4 length:3 (21,2)->(21,5))                         0.120     0.398
| (CHANX:731348 L4 length:3 (22,2)->(25,2))                          0.120     0.518
| (CHANY:1223355 L4 length:1 (25,2)->(25,1))                         0.120     0.638
| (CHANX:725918 L4 length:3 (26,1)->(29,1))                          0.120     0.758
| (CHANY:1242854 L1 length:0 (29,2)->(29,2))                         0.108     0.866
| (CHANX:731926 L4 length:3 (30,2)->(33,2))                          0.120     0.986
| (CHANY:1262243 L4 length:1 (33,2)->(33,1))                         0.120     1.106
| (CHANX:720768 L4 length:3 (34,0)->(37,0))                          0.120     1.226
| (IPIN:13440 side:TOP (34,0))                                       0.164     1.390
| (intra 'io' routing)                                               0.108     1.498
out:z_out[26].outpad[0] (.output at (34,0))                          0.000     1.498
data arrival time                                                              1.498

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.498
------------------------------------------------------------------------------------
slack (MET)                                                                    2.498


#Path 67
Startpoint: z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (36,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[30] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36692 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1204094 L4 length:3 (21,3)->(21,6))                         0.120     0.398
| (CHANX:737066 L4 length:3 (22,3)->(25,3))                          0.120     0.518
| (CHANX:737212 L4 length:3 (24,3)->(27,3))                          0.120     0.638
| (CHANY:1233061 L4 length:2 (27,3)->(27,1))                         0.120     0.758
| (CHANX:726052 L4 length:3 (28,1)->(31,1))                          0.120     0.878
| (CHANX:726276 L4 length:3 (31,1)->(34,1))                          0.120     0.998
| (CHANY:1267109 L4 length:0 (34,1)->(34,1))                         0.120     1.118
| (CHANX:720846 L4 length:3 (35,0)->(38,0))                          0.120     1.238
| (IPIN:14264 side:TOP (36,0))                                       0.164     1.402
| (intra 'io' routing)                                               0.108     1.510
out:z_out[30].outpad[0] (.output at (36,0))                          0.000     1.510
data arrival time                                                              1.510

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.510
------------------------------------------------------------------------------------
slack (MET)                                                                    2.510


#Path 68
Startpoint: z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (34,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[27] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36689 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203829 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:719882 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANY:1218390 L1 length:0 (24,1)->(24,1))                         0.108     0.626
| (CHANX:725826 L4 length:3 (25,1)->(28,1))                          0.120     0.746
| (CHANY:1238014 L1 length:0 (28,2)->(28,2))                         0.108     0.854
| (CHANX:731834 L4 length:3 (29,2)->(32,2))                          0.120     0.974
| (CHANY:1257303 L4 length:1 (32,2)->(32,1))                         0.120     1.094
| (CHANX:720688 L4 length:3 (33,0)->(36,0))                          0.120     1.214
| (CHANX:720764 L4 length:3 (34,0)->(37,0))                          0.120     1.334
| (IPIN:13568 side:TOP (34,0))                                       0.164     1.498
| (intra 'io' routing)                                               0.108     1.606
out:z_out[27].outpad[0] (.output at (34,0))                         -0.000     1.606
data arrival time                                                              1.606

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.606
------------------------------------------------------------------------------------
slack (MET)                                                                    2.606


#Path 69
Startpoint: z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (38,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[34] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36696 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1204090 L4 length:3 (21,3)->(21,6))                         0.120     0.398
| (CHANX:737054 L4 length:3 (22,3)->(25,3))                          0.120     0.518
| (CHANY:1223285 L4 length:2 (25,3)->(25,1))                         0.120     0.638
| (CHANX:720186 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (CHANX:720414 L4 length:3 (29,0)->(32,0))                          0.120     0.878
| (CHANY:1257358 L4 length:2 (32,1)->(32,3))                         0.120     0.998
| (CHANX:732138 L4 length:3 (33,2)->(36,2))                          0.120     1.118
| (CHANY:1276807 L4 length:1 (36,2)->(36,1))                         0.120     1.238
| (CHANX:720968 L4 length:3 (37,0)->(40,0))                          0.120     1.358
| (IPIN:15048 side:TOP (38,0))                                       0.164     1.522
| (intra 'io' routing)                                               0.108     1.630
out:z_out[34].outpad[0] (.output at (38,0))                          0.000     1.630
data arrival time                                                              1.630

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.630
------------------------------------------------------------------------------------
slack (MET)                                                                    2.630


#Path 70
Startpoint: z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (38,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[35] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36697 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1204092 L4 length:3 (21,3)->(21,6))                         0.120     0.398
| (CHANX:748512 L4 length:3 (22,5)->(25,5))                          0.120     0.518
| (CHANX:748728 L4 length:3 (25,5)->(28,5))                          0.120     0.638
| (CHANX:748944 L4 length:3 (28,5)->(31,5))                          0.120     0.758
| (CHANY:1247761 L4 length:3 (30,5)->(30,2))                         0.120     0.878
| (CHANX:726266 L4 length:3 (31,1)->(34,1))                          0.120     0.998
| (CHANX:726486 L4 length:3 (34,1)->(37,1))                          0.120     1.118
| (CHANY:1281665 L4 length:0 (37,1)->(37,1))                         0.120     1.238
| (CHANX:721038 L4 length:3 (38,0)->(41,0))                          0.120     1.358
| (IPIN:15136 side:TOP (38,0))                                       0.164     1.522
| (intra 'io' routing)                                               0.108     1.630
out:z_out[35].outpad[0] (.output at (38,0))                          0.000     1.630
data arrival time                                                              1.630

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.630
------------------------------------------------------------------------------------
slack (MET)                                                                    2.630


#Path 71
Startpoint: z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (39,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[36] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36698 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203901 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:725620 L4 length:3 (22,1)->(25,1))                          0.120     0.518
| (CHANX:725844 L4 length:3 (25,1)->(28,1))                          0.120     0.638
| (CHANY:1237996 L1 length:0 (28,2)->(28,2))                         0.108     0.746
| (CHANX:731852 L4 length:3 (29,2)->(32,2))                          0.120     0.866
| (CHANY:1257512 L1 length:0 (32,3)->(32,3))                         0.108     0.974
| (CHANX:737860 L4 length:3 (33,3)->(36,3))                          0.120     1.094
| (CHANX:737936 L4 length:3 (34,3)->(37,3))                          0.120     1.214
| (CHANY:1281677 L4 length:2 (37,3)->(37,1))                         0.120     1.334
| (CHANX:721050 L4 length:3 (38,0)->(41,0))                          0.120     1.454
| (IPIN:15472 side:TOP (39,0))                                       0.164     1.618
| (intra 'io' routing)                                               0.108     1.726
out:z_out[36].outpad[0] (.output at (39,0))                         -0.000     1.726
data arrival time                                                              1.726

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.726
------------------------------------------------------------------------------------
slack (MET)                                                                    2.726


#Path 72
Startpoint: z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (37,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[33] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36695 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203877 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:731324 L4 length:3 (22,2)->(25,2))                          0.120     0.518
| (CHANY:1223443 L1 length:0 (25,2)->(25,2))                         0.108     0.626
| (CHANX:725888 L4 length:3 (26,1)->(29,1))                          0.120     0.746
| (CHANY:1242703 L1 length:0 (29,1)->(29,1))                         0.108     0.854
| (CHANX:720452 L4 length:3 (30,0)->(33,0))                          0.120     0.974
| (CHANY:1262252 L4 length:1 (33,1)->(33,2))                         0.120     1.094
| (CHANY:1262298 L1 length:0 (33,2)->(33,2))                         0.108     1.202
| (CHANX:732210 L4 length:3 (34,2)->(37,2))                          0.120     1.322
| (CHANY:1281667 L4 length:1 (37,2)->(37,1))                         0.120     1.442
| (CHANX:720947 L1 length:0 (37,0)->(37,0))                          0.108     1.550
| (IPIN:14744 side:TOP (37,0))                                       0.164     1.714
| (intra 'io' routing)                                               0.108     1.822
out:z_out[33].outpad[0] (.output at (37,0))                         -0.000     1.822
data arrival time                                                              1.822

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.822
------------------------------------------------------------------------------------
slack (MET)                                                                    2.822


#Path 73
Startpoint: z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (39,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[37] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36699 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1204096 L4 length:3 (21,3)->(21,6))                         0.120     0.398
| (CHANX:742798 L4 length:3 (22,4)->(25,4))                          0.120     0.518
| (CHANY:1223367 L4 length:3 (25,4)->(25,1))                         0.120     0.638
| (CHANX:720196 L4 length:3 (26,0)->(29,0))                          0.120     0.758
| (CHANY:1242780 L4 length:1 (29,1)->(29,2))                         0.120     0.878
| (CHANX:726198 L4 length:3 (30,1)->(33,1))                          0.120     0.998
| (CHANY:1262302 L1 length:0 (33,2)->(33,2))                         0.108     1.106
| (CHANX:732206 L4 length:3 (34,2)->(37,2))                          0.120     1.226
| (CHANY:1271947 L4 length:1 (35,2)->(35,1))                         0.120     1.346
| (CHANX:720896 L4 length:3 (36,0)->(39,0))                          0.120     1.466
| (CHANX:721104 L4 length:3 (39,0)->(42,0))                          0.120     1.586
| (IPIN:15560 side:TOP (39,0))                                       0.164     1.750
| (intra 'io' routing)                                               0.108     1.858
out:z_out[37].outpad[0] (.output at (39,0))                          0.000     1.858
data arrival time                                                              1.858

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.858
------------------------------------------------------------------------------------
slack (MET)                                                                    2.858


#Path 74
Startpoint: z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (35,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[28] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36690 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203837 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:719890 L4 length:3 (22,0)->(25,0))                          0.120     0.518
| (CHANX:720028 L4 length:3 (24,0)->(27,0))                          0.120     0.638
| (CHANY:1228116 L1 length:0 (26,1)->(26,1))                         0.108     0.746
| (CHANX:725964 L4 length:3 (27,1)->(30,1))                          0.120     0.866
| (CHANY:1247740 L1 length:0 (30,2)->(30,2))                         0.108     0.974
| (CHANX:731972 L4 length:3 (31,2)->(34,2))                          0.120     1.094
| (CHANX:732082 L1 length:0 (33,2)->(33,2))                          0.108     1.202
| (CHANY:1262289 L1 length:0 (33,2)->(33,2))                         0.108     1.310
| (CHANX:726430 L1 length:0 (34,1)->(34,1))                          0.108     1.418
| (CHANY:1266969 L1 length:0 (34,1)->(34,1))                         0.108     1.526
| (CHANX:720778 L1 length:0 (35,0)->(35,0))                          0.108     1.634
| (IPIN:13848 side:TOP (35,0))                                       0.164     1.798
| (intra 'io' routing)                                               0.108     1.906
out:z_out[28].outpad[0] (.output at (35,0))                         -0.000     1.906
data arrival time                                                              1.906

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.906
------------------------------------------------------------------------------------
slack (MET)                                                                    2.906


#Path 75
Startpoint: z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (36,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[31] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36693 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1203933 L4 length:2 (21,3)->(21,1))                         0.120     0.398
| (CHANX:719842 L1 length:0 (22,0)->(22,0))                          0.108     0.506
| (CHANY:1208826 L4 length:0 (22,1)->(22,1))                         0.120     0.626
| (CHANX:725706 L4 length:3 (23,1)->(26,1))                          0.120     0.746
| (CHANY:1228270 L1 length:0 (26,2)->(26,2))                         0.108     0.854
| (CHANX:731714 L4 length:3 (27,2)->(30,2))                          0.120     0.974
| (CHANY:1247786 L1 length:0 (30,3)->(30,3))                         0.108     1.082
| (CHANX:737722 L4 length:3 (31,3)->(34,3))                          0.120     1.202
| (CHANY:1267302 L1 length:0 (34,4)->(34,4))                         0.108     1.310
| (CHANX:743730 L4 length:3 (35,4)->(38,4))                          0.120     1.430
| (CHANY:1276859 L4 length:3 (36,4)->(36,1))                         0.120     1.550
| (CHANX:720679 L4 length:3 (36,0)->(33,0))                          0.120     1.670
| (IPIN:14384 side:TOP (36,0))                                       0.164     1.834
| (intra 'io' routing)                                               0.108     1.942
out:z_out[31].outpad[0] (.output at (36,0))                          0.000     1.942
data arrival time                                                              1.942

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              1.942
------------------------------------------------------------------------------------
slack (MET)                                                                    2.942


#Path 76
Startpoint: z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (37,0) clocked by clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (1,0))                                       0.000     0.000
| (intra 'io' routing)                                               0.078     0.078
| (inter-block routing:global net)                                   0.000     0.078
| (intra 'dsp' routing)                                              0.000     0.078
z_out[0].clk[0] (RS_DSP2_MULT_REGIN at (21,1))                       0.000     0.078
| (primitive 'RS_DSP2_MULT_REGIN' Tcq_min)                           0.200     0.278
z_out[0].z[32] (RS_DSP2_MULT_REGIN at (21,1)) [clock-to-output]      0.000     0.278
| (intra 'dsp' routing)                                              0.000     0.278
| (OPIN:36694 side:RIGHT (21,3))                                     0.000     0.278
| (CHANY:1204086 L4 length:3 (21,3)->(21,6))                         0.120     0.398
| (CHANX:753945 L4 length:3 (21,6)->(18,6))                          0.120     0.518
| (CHANY:1189501 L4 length:3 (18,6)->(18,3))                         0.120     0.638
| (CHANX:731114 L4 length:3 (19,2)->(22,2))                          0.120     0.758
| (CHANY:1208703 L4 length:1 (22,2)->(22,1))                         0.120     0.878
| (CHANX:719968 L4 length:3 (23,0)->(26,0))                          0.120     0.998
| (CHANX:720192 L4 length:3 (26,0)->(29,0))                          0.120     1.118
| (CHANY:1242784 L4 length:3 (29,1)->(29,4))                         0.120     1.238
| (CHANX:726200 L4 length:3 (30,1)->(33,1))                          0.120     1.358
| (CHANY:1262233 L4 length:0 (33,1)->(33,1))                         0.120     1.478
| (CHANX:720758 L4 length:3 (34,0)->(37,0))                          0.120     1.598
| (CHANX:720830 L4 length:3 (35,0)->(38,0))                          0.120     1.718
| (CHANX:720976 L4 length:3 (37,0)->(40,0))                          0.120     1.838
| (IPIN:14640 side:TOP (37,0))                                       0.164     2.002
| (intra 'io' routing)                                               0.108     2.110
out:z_out[32].outpad[0] (.output at (37,0))                         -0.000     2.110
data arrival time                                                              2.110

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                               -1.000    -1.000
data required time                                                            -1.000
------------------------------------------------------------------------------------
data required time                                                             1.000
data arrival time                                                              2.110
------------------------------------------------------------------------------------
slack (MET)                                                                    3.110


#End of timing report
