
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span><span class="keyword">module</span>%s%Timer_8bits(<br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PCLK,<br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PRESETn,<br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PSEL,<br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PENABLE,<br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PWRITE,<br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%PADDR,<br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%PWDATA,<br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span>%s%%s%%s%%s%<span class="keyword">input</span>%s%%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%[3:0]%s%%s%%s%Clk,<br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span>%s%%s%%s%%s%<span class="keyword">output</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PREADY,<br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span>%s%%s%%s%%s%<span class="keyword">output</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%PSLVERR,<br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span>%s%%s%%s%%s%<span class="keyword">output</span>%s%%s%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%PRDATA<br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span>);<br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span>%t%localparam%s%%s%ADDR_WIDTH%s%=%s%8;<br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span>%t%localparam%s%%s%DATA_WIDTH%s%=%s%8;<br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span><br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%TSR_APB;%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%between%s%the%s%output%s%of%s%Read_Write_Control_1%s%and%s%TSR%s%register</span><br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%[1:0]%s%%s%%s%TSR_CL;%s%%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%between%s%the%s%output%s%of%s%Control_Logic_1%s%and%s%TSR_module</span><br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%OVF;%s%%s%%s%%s%%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%between%s%the%s%output%s%Overflow%s%register%s%of%s%TCNT%s%and%s%the%s%Contro_Logic_1</span><br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%UNDF;%s%%s%%s%%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%between%s%the%s%output%s%Underflow%s%register%s%of%s%TCNT%s%and%s%the%s%Contro_Logic_1</span><br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%[1:0]%s%%s%%s%Clk_SEL;%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%sent%s%Clock%s%selection%s%signal%s%from%s%Control_Logic_1%s%to%s%TCNT.</span><br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%TCR_OUT;%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%for%s%ouput%s%value%s%from%s%TCR%s%register,%s%connect%s%to%s%Control_Logic_1%s%and%s%TCNT</span><br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span>%t%<span class="keyword">wire</span>%s%%s%%s%%s%[7:0]%s%%s%%s%TDR_OUT;%s%%t%%t%%t%%t%<span class="comment">//%s%wire%s%connection%s%for%s%ouput%s%value%s%from%s%TDR%s%register,%s%connect%s%to%s%TCNT.</span><br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span>%t%<span class="keyword">wire</span>%t%%t%%t%TSR_ovf_rst_signal;%t%%t%<span class="comment">//%s%wire%s%connection%s%transfer%s%reset%s%signal%s%from%s%TSR%s%module%s%to%s%Comparison%s%block%s%in%s%TCNT.</span><br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span>%t%<span class="keyword">wire</span>%t%%t%%t%TSR_undf_rst_signal;%t%%t%<br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span><br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span>%t%Read_Write_Control_RTL%s%#(<br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span>%t%%t%.ADDR_WIDTH%s%(ADDR_WIDTH),<br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span>%t%%t%.DATA_WIDTH%s%(DATA_WIDTH)<br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span>%t%)%s%Read_Write_Control_1(<br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span>%t%%t%.PCLK%s%(PCLK),<br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span>%t%%t%.PRESETn%s%(PRESETn),<br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span>%t%%t%.PSEL%s%(PSEL),<br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span>%t%%t%.PENABLE%s%(PENABLE),<br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span>%t%%t%.PWRITE%s%(PWRITE),<br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span>%t%%t%.PADDR%s%(PADDR),<br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span>%t%%t%.PWDATA%s%(PWDATA),<br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span>%t%%t%.CL_IN(TSR_CL),<br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span>%t%%t%.PREADY%s%(PREADY),<br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span>%t%%t%.PSLVERR%s%(PSLVERR),<br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span>%t%%t%.PRDATA%s%(PRDATA),<br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%t%%t%.TDR%s%(TDR_OUT),<br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%t%%t%.TCR%s%(TCR_OUT),<br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>%t%%t%.TSR%s%(TSR_APB),<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span>%t%%t%.OVF_RESET_SIGNAL(TSR_ovf_rst_signal),<br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%t%%t%.UNDF_RESET_SIGNAL(TSR_undf_rst_signal)<br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%t%);<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span><br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span>%t%TCNT_sum%s%TCNT_sum_1(<br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span>%t%%t%.PCLK(PCLK),<br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span>%t%%t%.RST(PRESETn),<br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span>%t%%t%.Clk(Clk),<br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span>%t%%t%.TDR(TDR_OUT),<br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span>%t%%t%.TCR(TCR_OUT),<br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span>%t%%t%.OVF_rst(TSR_ovf_rst_signal),<br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span>%t%%t%.UNDF_rst(TSR_undf_rst_signal),<br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span>%t%%t%.Clk_SEL(Clk_SEL),<br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>%t%%t%.over_flow(OVF),<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%t%%t%.under_flow(UNDF)<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%t%);<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span><br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>%t%Control_Logic_RTL%s%Control_Logic_1(<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span>%t%%t%.OVF_IN(OVF),<br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>%t%%t%.UNDF_IN(UNDF),<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span>%t%%t%.REG_IN_1(TCR_OUT),<br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span>%t%%t%.REG_OUT_2(TSR_CL),<br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span>%t%%t%.CLK_SEL_OUT(Clk_SEL)<br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span>%t%);<br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span><span class="keyword">endmodule</span></tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
