blk_write_first.v,verilog,xil_defaultlib,../../../../Lab2.srcs/sources_1/ip/blk_write_first/sim/blk_write_first.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
