{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466614698803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466614698811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 12:58:18 2016 " "Processing started: Wed Jun 22 12:58:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466614698811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614698811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614698811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1466614699862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466614708834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466614708834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466614708834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx " "Found entity 1: jtag_tx" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614708913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614708913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_z_wire1 sqrt.v(162) " "Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for \"output_z_wire1\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/sqrt.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614708914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614708914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614708914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614708914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx.v(21) " "Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_tx.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614708914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dCalcVectorLength3.v(122) " "Verilog HDL Instantiation warning at dCalcVectorLength3.v(122): instance has no name" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1466614708937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466614709067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1466614709067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466614709068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key0 fpga_dcollidespheres.v(55) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(55): object \"key0\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614709069 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset fpga_dcollidespheres.v(61) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(61): object \"reset\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614709069 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag fpga_dcollidespheres.v(62) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(62): object \"flag\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614709069 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_tx jtag_tx:jtag0 " "Elaborating entity \"jtag_tx\" for hierarchy \"jtag_tx:jtag0\"" {  } { { "fpga_dcollidespheres.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_tx.v(55) " "Verilog HDL assignment warning at jtag_tx.v(55): truncated value with size 32 to match size of target (9)" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614709097 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_tx.v(65) " "Verilog HDL Case Statement information at jtag_tx.v(65): all case item expressions in this case statement are onehot" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_tx.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466614709097 "|fpga_dCollideSpheres|jtag_tx:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_tx:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_tx.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_tx.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466614709177 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466614709177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614709239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_tx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug jtag_debug:jtag9 " "Elaborating entity \"jtag_debug\" for hierarchy \"jtag_debug:jtag9\"" {  } { { "fpga_dcollidespheres.v" "jtag9" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710574 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710575 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466614710575 "|fpga_dCollideSpheres|jtag_debug:jtag9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCollideSpheres dCollideSpheres:test0 " "Elaborating entity \"dCollideSpheres\" for hierarchy \"dCollideSpheres:test0\"" {  } { { "fpga_dcollidespheres.v" "test0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dcollidespheres.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dCollideSpheres.v(21) " "Verilog HDL or VHDL warning at dCollideSpheres.v(21): object \"flag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_distFlag dCollideSpheres.v(41) " "Verilog HDL or VHDL warning at dCollideSpheres.v(41): object \"pt_distFlag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle_clk dCollideSpheres.v(43) " "Verilog HDL or VHDL warning at dCollideSpheres.v(43): object \"idle_clk\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_FINAL dCollideSpheres.v(47) " "Verilog HDL or VHDL warning at dCollideSpheres.v(47): object \"CLK_FINAL\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710669 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_a_dRecip dCollideSpheres.v(201) " "Verilog HDL or VHDL warning at dCollideSpheres.v(201): object \"input_a_dRecip\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710670 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_a_stb dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"input_a_stb\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK1 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK2 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK3 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK4 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk0 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"clk0\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk1 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"clk1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cx dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710678 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cz dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalx dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normalx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normaly dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normaly\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalz dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normalz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "depth dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"depth\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710679 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ret dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"ret\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"test\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710680 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRecip_ack 0 dCollideSpheres.v(203) " "Net \"dRecip_ack\" at dCollideSpheres.v(203) has no driver or initial value, using a default initial value '0'" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466614710684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test2 dCollideSpheres.v(11) " "Output port \"test2\" at dCollideSpheres.v(11) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1466614710684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test3 dCollideSpheres.v(12) " "Output port \"test3\" at dCollideSpheres.v(12) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1466614710684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test4 dCollideSpheres.v(13) " "Output port \"test4\" at dCollideSpheres.v(13) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1466614710684 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[0\] dCollideSpheres.v(503) " "Inferred latch for \"test\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[1\] dCollideSpheres.v(503) " "Inferred latch for \"test\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[2\] dCollideSpheres.v(503) " "Inferred latch for \"test\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[3\] dCollideSpheres.v(503) " "Inferred latch for \"test\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[4\] dCollideSpheres.v(503) " "Inferred latch for \"test\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[5\] dCollideSpheres.v(503) " "Inferred latch for \"test\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[6\] dCollideSpheres.v(503) " "Inferred latch for \"test\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[7\] dCollideSpheres.v(503) " "Inferred latch for \"test\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[8\] dCollideSpheres.v(503) " "Inferred latch for \"test\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[9\] dCollideSpheres.v(503) " "Inferred latch for \"test\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[10\] dCollideSpheres.v(503) " "Inferred latch for \"test\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710694 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[11\] dCollideSpheres.v(503) " "Inferred latch for \"test\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[12\] dCollideSpheres.v(503) " "Inferred latch for \"test\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[13\] dCollideSpheres.v(503) " "Inferred latch for \"test\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[14\] dCollideSpheres.v(503) " "Inferred latch for \"test\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[15\] dCollideSpheres.v(503) " "Inferred latch for \"test\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[16\] dCollideSpheres.v(503) " "Inferred latch for \"test\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[17\] dCollideSpheres.v(503) " "Inferred latch for \"test\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[18\] dCollideSpheres.v(503) " "Inferred latch for \"test\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[19\] dCollideSpheres.v(503) " "Inferred latch for \"test\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[20\] dCollideSpheres.v(503) " "Inferred latch for \"test\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[21\] dCollideSpheres.v(503) " "Inferred latch for \"test\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[22\] dCollideSpheres.v(503) " "Inferred latch for \"test\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[23\] dCollideSpheres.v(503) " "Inferred latch for \"test\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710695 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[24\] dCollideSpheres.v(503) " "Inferred latch for \"test\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[25\] dCollideSpheres.v(503) " "Inferred latch for \"test\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[26\] dCollideSpheres.v(503) " "Inferred latch for \"test\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[27\] dCollideSpheres.v(503) " "Inferred latch for \"test\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[28\] dCollideSpheres.v(503) " "Inferred latch for \"test\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[29\] dCollideSpheres.v(503) " "Inferred latch for \"test\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[30\] dCollideSpheres.v(503) " "Inferred latch for \"test\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[31\] dCollideSpheres.v(503) " "Inferred latch for \"test\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done dCollideSpheres.v(503) " "Inferred latch for \"done\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret dCollideSpheres.v(503) " "Inferred latch for \"ret\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[0\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[1\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[2\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710696 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[3\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[4\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[5\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[6\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[7\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[8\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[9\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[10\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[11\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[12\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[13\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710697 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[14\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[15\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[16\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[17\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[18\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[19\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[20\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[21\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[22\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[23\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[24\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[25\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710698 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[26\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[27\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[28\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[29\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[30\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[31\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710699 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710700 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710701 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710702 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710703 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710704 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710705 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710706 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710707 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710708 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710709 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710710 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710711 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710712 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710713 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710714 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710715 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 dCollideSpheres.v(503) " "Inferred latch for \"clk1\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk0 dCollideSpheres.v(503) " "Inferred latch for \"clk0\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK4 dCollideSpheres.v(503) " "Inferred latch for \"CLK4\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK3 dCollideSpheres.v(503) " "Inferred latch for \"CLK3\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK2 dCollideSpheres.v(503) " "Inferred latch for \"CLK2\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK1 dCollideSpheres.v(503) " "Inferred latch for \"CLK1\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_a_stb dCollideSpheres.v(503) " "Inferred latch for \"input_a_stb\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710716 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "dCollideSpheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 DistanceCalc.v(117) " "Verilog HDL or VHDL warning at DistanceCalc.v(117): object \"debugtest1\" assigned a value but never read" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710765 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710766 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710768 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710768 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(120) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710770 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(120) " "Inferred latch for \"resetlen\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710770 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(98) " "Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710785 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(99) " "Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710785 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(129) " "Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710786 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(130) " "Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710786 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(135) " "Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710786 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(136) " "Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710786 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(141) " "Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710786 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(142) " "Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710787 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(147) " "Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710787 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(153) " "Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710787 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(164) " "Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710787 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(168) " "Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710788 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(201) " "Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710788 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(214) " "Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710789 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(227) " "Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710789 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(240) " "Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710789 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(242) " "Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710789 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(251) " "Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/adder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710789 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/DistanceCalc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetsqrt dCalcVectorLength3.v(40) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(40): object \"resetsqrt\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710862 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_rdy_sqrt dCalcVectorLength3.v(43) " "Verilog HDL warning at dCalcVectorLength3.v(43): object out_rdy_sqrt used but never assigned" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 dCalcVectorLength3.v(47) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(47): object \"debugtest1\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest2 dCalcVectorLength3.v(48) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(48): object \"debugtest2\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest3 dCalcVectorLength3.v(49) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(49): object \"debugtest3\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest4 dCalcVectorLength3.v(50) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(50): object \"debugtest4\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest5 dCalcVectorLength3.v(51) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(51): object \"debugtest5\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710863 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710865 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710865 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710865 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710867 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710868 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(125) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(125) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710869 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(95) " "Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710887 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(96) " "Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710887 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(146) " "Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710888 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(152) " "Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710889 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(166) " "Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710890 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710890 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(183) " "Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710890 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(200) " "Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710891 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(213) " "Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710891 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(226) " "Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710891 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(228) " "Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710892 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(237) " "Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/multiply.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614710892 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614710959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetadd1 add3.v(13) " "Verilog HDL or VHDL warning at add3.v(13): object \"resetadd1\" assigned a value but never read" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466614710959 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710960 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710960 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1466614710960 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(24) " "Net \"output_z_ack_wire1\" at add3.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] add3.v(61) " "Inferred latch for \"result\[0\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] add3.v(61) " "Inferred latch for \"result\[1\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] add3.v(61) " "Inferred latch for \"result\[2\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] add3.v(61) " "Inferred latch for \"result\[3\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] add3.v(61) " "Inferred latch for \"result\[4\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] add3.v(61) " "Inferred latch for \"result\[5\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710961 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] add3.v(61) " "Inferred latch for \"result\[6\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] add3.v(61) " "Inferred latch for \"result\[7\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] add3.v(61) " "Inferred latch for \"result\[8\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] add3.v(61) " "Inferred latch for \"result\[9\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] add3.v(61) " "Inferred latch for \"result\[10\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] add3.v(61) " "Inferred latch for \"result\[11\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] add3.v(61) " "Inferred latch for \"result\[12\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] add3.v(61) " "Inferred latch for \"result\[13\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] add3.v(61) " "Inferred latch for \"result\[14\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] add3.v(61) " "Inferred latch for \"result\[15\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] add3.v(61) " "Inferred latch for \"result\[16\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] add3.v(61) " "Inferred latch for \"result\[17\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] add3.v(61) " "Inferred latch for \"result\[18\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] add3.v(61) " "Inferred latch for \"result\[19\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] add3.v(61) " "Inferred latch for \"result\[20\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] add3.v(61) " "Inferred latch for \"result\[21\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710962 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] add3.v(61) " "Inferred latch for \"result\[22\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] add3.v(61) " "Inferred latch for \"result\[23\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] add3.v(61) " "Inferred latch for \"result\[24\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] add3.v(61) " "Inferred latch for \"result\[25\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] add3.v(61) " "Inferred latch for \"result\[26\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] add3.v(61) " "Inferred latch for \"result\[27\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] add3.v(61) " "Inferred latch for \"result\[28\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] add3.v(61) " "Inferred latch for \"result\[29\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] add3.v(61) " "Inferred latch for \"result\[30\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] add3.v(61) " "Inferred latch for \"result\[31\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy add3.v(61) " "Inferred latch for \"out_rdy\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(61) " "Inferred latch for \"resetadd2\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614710963 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2 dCollideSpheres:test0\|divider2:divide_1_d " "Elaborating entity \"divider2\" for hierarchy \"dCollideSpheres:test0\|divider2:divide_1_d\"" {  } { { "dCollideSpheres.v" "divide_1_d" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614711004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(103) " "Verilog HDL assignment warning at Verilog1.v(103): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711005 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(104) " "Verilog HDL assignment warning at Verilog1.v(104): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711005 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(169) " "Verilog HDL assignment warning at Verilog1.v(169): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711006 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(175) " "Verilog HDL assignment warning at Verilog1.v(175): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711007 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(189) " "Verilog HDL assignment warning at Verilog1.v(189): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711007 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(199) " "Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711007 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Verilog1.v(233) " "Verilog HDL assignment warning at Verilog1.v(233): truncated value with size 32 to match size of target (6)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711008 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(250) " "Verilog HDL assignment warning at Verilog1.v(250): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711008 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(263) " "Verilog HDL assignment warning at Verilog1.v(263): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711009 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(276) " "Verilog HDL assignment warning at Verilog1.v(276): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711009 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(278) " "Verilog HDL assignment warning at Verilog1.v(278): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711009 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(287) " "Verilog HDL assignment warning at Verilog1.v(287): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/Verilog1.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711009 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCollideSpheres:test0\|divider:divide_drsum_2 " "Elaborating entity \"divider\" for hierarchy \"dCollideSpheres:test0\|divider:divide_drsum_2\"" {  } { { "dCollideSpheres.v" "divide_drsum_2" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCollideSpheres.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466614711122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(99) " "Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711124 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711124 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(165) " "Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711125 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(171) " "Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711125 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(185) " "Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711126 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(195) " "Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711126 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(229) " "Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711126 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(246) " "Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711127 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(259) " "Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711127 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(272) " "Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711127 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(274) " "Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711127 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(283) " "Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/divider.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466614711128 "|fpga_dCollideSpheres|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_6 approx_fp_sqrt " "Node instance \"comb_6\" instantiates undefined entity \"approx_fp_sqrt\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dCalcVectorLength3.v" "comb_6" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/dCalcVectorLength3.v" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1466614711256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_newSquare/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614711442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 113 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466614711793 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 22 12:58:31 2016 " "Processing ended: Wed Jun 22 12:58:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466614711793 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466614711793 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466614711793 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614711793 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 113 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 113 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466614712426 ""}
