
---------- Begin Simulation Statistics ----------
final_tick                               104779452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    559                       # Simulator instruction rate (inst/s)
host_mem_usage                               26405856                       # Number of bytes of host memory used
host_op_rate                                      574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                126321.63                       # Real time elapsed on the host
host_tick_rate                                 390572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70657472                       # Number of instructions simulated
sim_ops                                      72561642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049338                       # Number of seconds simulated
sim_ticks                                 49337740000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.473681                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  347392                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4502                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27344                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            458492                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50087                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60498                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10411                       # Number of indirect misses.
system.cpu.branchPred.lookups                  785299                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127036                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6201                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5231876                       # Number of instructions committed
system.cpu.committedOps                       5630235                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.608980                       # CPI: cycles per instruction
system.cpu.discardedOps                         80601                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3800015                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            779965                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           349171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7531813                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383292                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4298                       # number of quiesce instructions executed
system.cpu.numCycles                         13649859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4298                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4184851     74.33%     74.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10410      0.18%     74.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 870230     15.46%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                564744     10.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5630235                       # Class of committed instruction
system.cpu.quiesceCycles                     65290525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6118046                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1922232                       # Transaction distribution
system.membus.trans_dist::ReadResp            1940021                       # Transaction distribution
system.membus.trans_dist::WriteReq            1178219                       # Transaction distribution
system.membus.trans_dist::WriteResp           1178219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3371                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15777                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1539                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1540                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3222                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6115186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6115186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6258715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       932800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       932800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       517184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       651065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    195684676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    195684676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197268541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3123718                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000425                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3122391     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1327      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3123718                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8373784175                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86652250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            42426671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16749125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           74461860                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11910191057                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73833500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2437632                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2437632                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4028119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4028118                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12275712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12460032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3547                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3547                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12931501                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        65934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    196411392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    199360512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    205905737                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21748269625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14292994                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17479813735                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11343318000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3984941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19924707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2988706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3984941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30883295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3984941                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2988706                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6973647                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3984941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19924707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6973647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6973647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37856943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56684                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204140                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1774                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149230                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2988706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6973647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9962353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2988706                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1148897                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4137603                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2988706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9962353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1148897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14099957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1917885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1917877                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1139712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1139712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6045696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1786                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6115186                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    193462272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    195684676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3799004                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3799004    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3799004                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9084283425                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10729058000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1955286967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39849413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39849413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2034985794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39849413                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39910219                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79759632                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1995136380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79759632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39849413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2114745426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    137756672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     70778880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    210305024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79626240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    205258752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34439168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2211840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36706304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19906560                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3926016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23832576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35864472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2792115569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1434578884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4262558925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1613901245                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2546377520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4160278764                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35864472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4406016814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3980956404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8422837690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       932800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       936128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       932800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       932800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14575                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14627                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18906419                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67453                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18973873                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18906419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18906419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18906419                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67453                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18973873                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122683392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         301440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          123044740                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       215744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     70778880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73157312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1916928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1922590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1105920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1143083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2486603399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1153438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6109725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2493927367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4372799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39849413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1434578884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3984941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1482786038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4372799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39910219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3921182284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3984941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1153438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6109725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3976713404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3021827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239630250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3460125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1214655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1922594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1143083                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1922594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1143083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1029                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            120202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           120072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71433                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62948253925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9607825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            113389335175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32758.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59008.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3922                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1792368                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1063600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1922591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1143083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1690064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   67174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 192795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.879090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.530210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.374767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5053      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5336      2.56%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3212      1.54%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3081      1.48%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3626      1.74%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2959      1.42%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3443      1.65%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3331      1.60%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178643     85.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208684                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     670.232996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    921.562531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1768     61.67%     61.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.10%     61.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.07%     61.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.07%     61.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     62.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.14%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.17%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     62.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          338     11.79%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.14%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.14%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.07%     74.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.07%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     74.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.07%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            9      0.31%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          655     22.85%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           55      1.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     398.702825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     85.557042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    485.544441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1689     58.91%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      1.53%     60.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.66%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.31%     61.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.14%     61.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.21%     61.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.10%     61.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.28%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     62.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     62.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     62.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     62.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     62.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     62.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     62.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     62.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     62.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.50%     64.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1024     35.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              122980160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73157184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               123044996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73157312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2492.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1482.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2493.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1482.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49337789125                       # Total gap between requests
system.mem_ctrls.avgGap                      16093.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122618048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       300864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       217664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     70776832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60805.379411379610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2485278977.107585430145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1159923.417651477503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6098049.890408437699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4411714.034732843749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39849413.451041743159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1434537374.431824445724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3984941.345104173757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1916928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1105920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3632615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 112987021540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    207555880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    191125140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19709106150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27647851900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 924736892380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2874329315                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60543.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58941.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    231388.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40587.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5846664.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    899995.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    836169.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    935654.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         102976810.649993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         71875246.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3494906362.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1588619055.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     472350626.999899                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     974530328.437459                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     251916329.700010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6957174760.837690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        141.011217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12770878525                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2669100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33900403975                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8596                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9494710.068637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2620501.211680                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12450250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63971188625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40808263875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1578097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1578097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1578097                       # number of overall hits
system.cpu.icache.overall_hits::total         1578097                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14575                       # number of overall misses
system.cpu.icache.overall_misses::total         14575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    633099375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    633099375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    633099375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    633099375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1592672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1592672                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1592672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1592672                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009151                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.349914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.349914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.349914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.349914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14575                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    610574625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    610574625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    610574625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610574625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009151                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41891.912521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41891.912521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41891.912521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41891.912521                       # average overall mshr miss latency
system.cpu.icache.replacements                  14386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1578097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1578097                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    633099375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    633099375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1592672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1592672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.349914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.349914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    610574625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    610574625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41891.912521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41891.912521                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.550548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5784063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.061935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.550548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.770607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.770607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3199919                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3199919                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1393839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1393839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1393839                       # number of overall hits
system.cpu.dcache.overall_hits::total         1393839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6176                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6176                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6176                       # number of overall misses
system.cpu.dcache.overall_misses::total          6176                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    451077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    451077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    451077500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    451077500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1400015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1400015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1400015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1400015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004411                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004411                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73037.159974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73037.159974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73037.159974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73037.159974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3371                       # number of writebacks
system.cpu.dcache.writebacks::total              3371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42854                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42854                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    347650875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    347650875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    347650875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    347650875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94449000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94449000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73020.557656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73020.557656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73020.557656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73020.557656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.971625                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.971625                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       871621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          871621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    243634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    243634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       874851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       874851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75428.637771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75428.637771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238106250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238106250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94449000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94449000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73900.139665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73900.139665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.398206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.398206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       522218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         522218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       525164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       525164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70415.139172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70415.139172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71179.093567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71179.093567                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              162221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.065729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5604822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5604822                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104779452500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               104780595000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    559                       # Simulator instruction rate (inst/s)
host_mem_usage                               26405856                       # Number of bytes of host memory used
host_op_rate                                      574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                126322.95                       # Real time elapsed on the host
host_tick_rate                                 390577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70658762                       # Number of instructions simulated
sim_ops                                      72563233                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049339                       # Number of seconds simulated
sim_ticks                                 49338882500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.464696                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  347466                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442831                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4502                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27362                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            458533                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50087                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           60498                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10411                       # Number of indirect misses.
system.cpu.branchPred.lookups                  785521                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  127098                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6201                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5233166                       # Number of instructions committed
system.cpu.committedOps                       5631826                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.608686                       # CPI: cycles per instruction
system.cpu.discardedOps                         80648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3800827                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            780320                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           349295                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7532063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383335                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4298                       # number of quiesce instructions executed
system.cpu.numCycles                         13651687                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4298                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4185772     74.32%     74.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10410      0.18%     74.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 870598     15.46%     89.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                565045     10.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5631826                       # Class of committed instruction
system.cpu.quiesceCycles                     65290525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6119624                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1922337                       # Transaction distribution
system.membus.trans_dist::ReadResp            1940129                       # Transaction distribution
system.membus.trans_dist::WriteReq            1178219                       # Transaction distribution
system.membus.trans_dist::WriteResp           1178219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3371                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15779                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1539                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1540                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3223                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6115396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6115396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6258933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       932928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       932928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       517248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        95781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       651129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    195691396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    195691396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197275453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3123826                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000425                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020606                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3122499     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1327      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3123826                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8373958175                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86652250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            42431171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16749125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           74467360                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11910752552                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73843500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2437632                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2437632                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4028330                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4028329                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12275712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12460032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3969                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3969                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12931923                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26730                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        65934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        95781                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    196411392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    199360512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    205912489                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21749073250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         14293416                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17480512360                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11343529000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3984849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19924245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2988637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3984849                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30882580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3984849                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2988637                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6973486                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3984849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19924245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6973486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6973486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37856066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63436                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210892                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1985                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149441                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2988637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6973486                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9962123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2988637                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1285720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4274357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2988637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9962123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1285720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14236480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1917990                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1917982                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1139712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1139712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6045696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1996                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6115396                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    193462272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    195691396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3799109                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3799109    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3799109                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9084454050                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10729583000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1955241690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39848491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39848491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2034938671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39848491                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39909295                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79757785                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1995090181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79757785                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39848491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2114696457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    137756672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     70778880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    210305024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     79626240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125632512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    205258752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34439168                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2211840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36706304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19906560                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3926016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23832576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35863642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2792050914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1434545665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4262460221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1613863873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2546318555                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4160182428                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35863642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4405914787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3980864220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8422642649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       932928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       936256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       932928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       932928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14577                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           52                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14629                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18908576                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67452                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18976028                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18908576                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18908576                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18908576                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67452                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18976028                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    122683392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          123051588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       215744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     70778880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73157312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1916928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1922697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1105920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1143083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2486545819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1290909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6110880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2494008412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4372697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39848491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1434545665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3984849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1482751702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4372697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39909295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3921091484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3984849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1290909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6110880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3976760114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3021827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239630250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3460316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1214655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1922700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1143083                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1922700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1143083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1029                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            120203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            120141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           120073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71433                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62950961085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9608355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            113394824835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32758.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59008.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3922                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1792466                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1063600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1922697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1143083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1690155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   67661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   67177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 192795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  86662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       208691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.881912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.535147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.371342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5053      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5336      2.56%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3212      1.54%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3081      1.48%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3626      1.74%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2959      1.42%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3443      1.65%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3331      1.60%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178650     85.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       208691                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     670.232996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    921.562531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1768     61.67%     61.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.10%     61.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.07%     61.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.07%     61.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.07%     62.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.14%     62.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.17%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     62.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          338     11.79%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.14%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.14%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.07%     74.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.07%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.03%     74.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.07%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            9      0.31%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          655     22.85%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           55      1.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     398.702825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     85.557042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    485.544441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1689     58.91%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            44      1.53%     60.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            19      0.66%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.31%     61.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.14%     61.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.21%     61.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.10%     61.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.28%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     62.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     62.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.03%     62.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     62.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     62.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     62.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     62.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.07%     62.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     62.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     62.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.50%     64.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1024     35.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              122986944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73157184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               123051780                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73157312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2492.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1482.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2494.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1482.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49338929125                       # Total gap between requests
system.mem_ctrls.avgGap                      16093.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122618048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       300928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       217664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     70776832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60803.971391123421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2485221427.542466163635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1296097.454173186794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6099205.834262662567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4411611.876292495988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39848490.690886646509                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1434504156.027449607849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3984849.069088664372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1916928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1105920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3632615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 112987021540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212999040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    191171640                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19709106150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27647851900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 924736892380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2874329315                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60543.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58941.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    212573.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40588.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5846664.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    899995.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    836169.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    935654.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         102980758.049993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         71877657.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3495099150                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1588619055.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     472350626.999899                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     974560737.187459                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     251916661.500010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6957404647.087690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        141.012611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12770878525                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2669100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33901546475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8596                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9494710.068637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2620501.211680                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12450250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4298                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63972331125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40808263875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1578527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1578527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1578527                       # number of overall hits
system.cpu.icache.overall_hits::total         1578527                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14577                       # number of overall misses
system.cpu.icache.overall_misses::total         14577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    633185625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    633185625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    633185625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    633185625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1593104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1593104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1593104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1593104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009150                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.307059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.307059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.307059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.307059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    610658125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    610658125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    610658125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610658125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41891.893051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41891.893051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41891.893051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41891.893051                       # average overall mshr miss latency
system.cpu.icache.replacements                  14387                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1578527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1578527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    633185625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    633185625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1593104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1593104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.307059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.307059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    610658125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    610658125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41891.893051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41891.893051                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.550627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22365911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1512.743389                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.550627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.770607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.770607                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3200785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3200785                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1394525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1394525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1394525                       # number of overall hits
system.cpu.dcache.overall_hits::total         1394525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6177                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6177                       # number of overall misses
system.cpu.dcache.overall_misses::total          6177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    451158125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    451158125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    451158125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    451158125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1400702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1400702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1400702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1400702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004410                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73038.388376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73038.388376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73038.388376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73038.388376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3371                       # number of writebacks
system.cpu.dcache.writebacks::total              3371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42854                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42854                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    347730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    347730000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    347730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    347730000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94449000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94449000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73021.839563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73021.839563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73021.839563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73021.839563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.971625                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.971625                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4763                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       872006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          872006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    243715125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    243715125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       875237                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       875237                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75430.246054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75430.246054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238185375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238185375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94449000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94449000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73901.760782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73901.760782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.398206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.398206                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       522519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         522519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       525465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       525465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70415.139172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70415.139172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38507                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109544625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71179.093567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71179.093567                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5275                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            265.760569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5607571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5607571                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104780595000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
