Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2be8322273b24382a570e42cac4139ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipleined_tb_behav xil_defaultlib.pipleined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/samah/Downloads/Task_2/Task_2.srcs/sources_1/new/hazard_processor.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.instruction_parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hazard_processor
Compiling module xil_defaultlib.pipleined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipleined_tb_behav
