{"eid": "2-s2.0-85120950779", "doi": "10.32604/cmc.2022.019889", "pii": null, "pubmed_id": null, "title": "A novel workload-aware and optimized write cycles in NVRAM", "subtype": "ar", "subtypeDescription": "Article", "creator": "Tharanyaa J.P.S.", "afid": null, "affilname": "Bannari Amman Institute of Technology", "affiliation_city": "Sathyamangalam", "affiliation_country": "India", "author_count": null, "author_names": null, "author_ids": null, "author_afids": null, "coverDate": "2022-01-01", "coverDisplayDate": "2022", "publicationName": "Computers, Materials and Continua", "issn": "15462218", "source_id": "24364", "eIssn": "15462226", "aggregationType": "Journal", "volume": "71", "issueIdentifier": "2", "article_number": null, "pageRange": "2667-2681", "description": null, "authkeywords": null, "citedby_count": 0, "openaccess": 1, "freetoread": "publisherfullgold", "freetoreadLabel": "Gold", "fund_acr": null, "fund_no": null, "fund_sponsor": null, "ref_docs": [{"doi": "10.1109/HPCA.2013.6522320", "title": "Exploring high-performance and energy proportional interface for phase change memory systems", "id": "84880266617", "sourcetitle": "Proceedings - International Symposium on High-Performance Computer Architecture"}, {"doi": null, "title": "International technology roadmap for semiconductors", "id": "84890322683", "sourcetitle": "Semiconductor Industry Association"}, {"doi": "10.1145/2897937.2897989", "title": "Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression", "id": "84977098522", "sourcetitle": "Proceedings - Design Automation Conference"}, {"doi": "10.1145/1785414.1785441", "title": "Phase change memory architecture and the quest for scalability", "id": "77953954140", "sourcetitle": "Communications of the ACM"}, {"doi": "10.1109/MM.2010.24", "title": "Phase-change technology and the future of main memory", "id": "77949611974", "sourcetitle": "IEEE Micro"}, {"doi": "10.1145/1555754.1555759", "title": "A durable and energy efficient main memory using phase change memory technology", "id": "70450277571", "sourcetitle": "Proceedings - International Symposium on Computer Architecture"}, {"doi": "10.1109/ICPP.2016.25", "title": "Tetris Write: Exploring More Write Parallelism Considering PCM Asymmetries", "id": "84990890100", "sourcetitle": "Proceedings of the International Conference on Parallel Processing"}, {"doi": "10.1145/2459316.2459", "title": "Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory", "id": "84877910229", "sourcetitle": "Transactions on Architecture and Code Optimization"}, {"doi": "10.1145/1669112.1669157", "title": "Flip-N-write: A simple deterministic technique to improve PRAM write performance, energy and endurance", "id": "76749099329", "sourcetitle": "Proceedings of the Annual International Symposium on Microarchitecture, MICRO"}, {"doi": null, "title": null, "id": "4644306105", "sourcetitle": "Frequent Pattern Compression: a Significance-Based Compression Scheme for L2 Caches"}, {"doi": "10.1109/NANOARCH.2014.6880482", "title": "Compression architecture for bit-write reduction in non-volatile memory technologies", "id": "84906728272", "sourcetitle": "Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014"}, {"doi": "10.23919/DATE.2018.8342274", "title": "DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory", "id": "85048749311", "sourcetitle": "Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018"}, {"doi": "10.1109/ICCAD.2006.320107", "title": "An adaptive two-level management for the flash translation layer in embedded systems", "id": "38849194056", "sourcetitle": "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD"}, {"doi": "10.1109/DAC.2007.375155", "title": "Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design", "id": "34547266503", "sourcetitle": "Proceedings - Design Automation Conference"}, {"doi": null, "title": "RNFTL: A reuse-aware NAND flash translation layer for flash memory", "id": "77951243656", "sourcetitle": "ACM SIGPLAN Notices"}, {"doi": null, "title": "An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems", "id": "79957578221", "sourcetitle": "Proceedings -Design, Automation and Test in Europe, DATE"}, {"doi": "10.1109/RTAS.2011.23", "title": "A two-level caching mechanism for demand-based page-level address mapping in NAND flash memory storage systems", "id": "79957605744", "sourcetitle": "Real-Time Technology and Applications - Proceedings"}, {"doi": null, "title": "MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems", "id": "80052667106", "sourcetitle": "Proceedings - Design Automation Conference"}, {"doi": "10.1145/1555754.1555758", "title": "Architecting phase change memory as a scalable DRAM alternative", "id": "70450235471", "sourcetitle": "Proceedings - International Symposium on Computer Architecture"}, {"doi": "10.1109/ICCD.2011.6081394", "title": "Energy-efficient multi-level cell phase-change memory system with data encoding", "id": "83455196226", "sourcetitle": "Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors"}, {"doi": "10.1145/3154979.3155003", "title": "Workload Characterization: Survey of Current Approaches and Research Challenges", "id": "85040717075", "sourcetitle": "ACM International Conference Proceeding Series"}, {"doi": "10.1007/3-540-46506-5_20", "title": "Workload characterization issues and methodologies", "id": "84937397316", "sourcetitle": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)"}, {"doi": null, "title": null, "id": "85120987918", "sourcetitle": "Modeling multimedia workloads for embedded system design"}, {"doi": "10.1109/TETC.2014.2348196", "title": "Evolutionary scheduling of dynamic multitasking workloads for big-data analytics in elastic cloud", "id": "84908573957", "sourcetitle": "IEEE Transactions on Emerging Topics in Computing"}, {"doi": "10.1023/A:1021711220939", "title": "Dynamic- and static-priority scheduling of recurring real-time tasks", "id": "0037269099", "sourcetitle": "Real-Time Systems"}, {"doi": "10.3390/electronics9061029", "title": "Challenges and applications of emerging nonvolatile memory devices", "id": "85088159150", "sourcetitle": "Electronics (Switzerland)"}, {"doi": "10.2197/ipsjtsldm.8.2", "title": "Memory and storage system design with nonvolatile memory technologies", "id": "84923699550", "sourcetitle": "IPSJ Transactions on System LSI Design Methodology"}]}