{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 00:27:58 2018 " "Info: Processing started: Thu Apr 26 00:27:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset Mips.sv(4) " "Info (10281): Verilog HDL Declaration information at Mips.sv(4): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Info: Found entity 1: Mips" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_2_1_32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_2_1_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_32Bits " "Info: Found entity 1: Mux_2_1_32Bits" {  } { { "Componentes do Projeto/Mux_2_1_32Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_2_1_32Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/extensor_sinal.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/extensor_sinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Sinal " "Info: Found entity 1: Extensor_Sinal" {  } { { "Componentes do Projeto/Extensor_Sinal.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Extensor_Sinal.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_4_1_32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_4_1_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1_32Bits " "Info: Found entity 1: Mux_4_1_32Bits" {  } { { "Componentes do Projeto/Mux_4_1_32Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_4_1_32Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_2_1_5bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_2_1_5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_5Bits " "Info: Found entity 1: Mux_2_1_5Bits" {  } { { "Componentes do Projeto/Mux_2_1_5Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_2_1_5Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/shift_left_26_28.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/shift_left_26_28.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_26_28 " "Info: Found entity 1: Shift_Left_26_28" {  } { { "Componentes do Projeto/Shift_Left_26_28.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Shift_Left_26_28.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/shift_left_32_32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/shift_left_32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_32_32 " "Info: Found entity 1: Shift_Left_32_32" {  } { { "Componentes do Projeto/Shift_Left_32_32.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Shift_Left_32_32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AND_S Mips.sv(16) " "Warning (10236): Verilog HDL Implicit Net warning at Mips.sv(16): created implicit net for \"AND_S\"" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OR_S Mips.sv(17) " "Warning (10236): Verilog HDL Implicit Net warning at Mips.sv(17): created implicit net for \"OR_S\"" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reeset Mips.sv(29) " "Warning (10236): Verilog HDL Implicit Net warning at Mips.sv(29): created implicit net for \"reeset\"" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Info: Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:CONTROLE " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:CONTROLE\"" {  } { { "Mips.sv" "CONTROLE" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "Mips.sv" "PC" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1_32Bits Mux_2_1_32Bits:MUX_MEMORIA " "Info: Elaborating entity \"Mux_2_1_32Bits\" for hierarchy \"Mux_2_1_32Bits:MUX_MEMORIA\"" {  } { { "Mips.sv" "MUX_MEMORIA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEMORIA " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEMORIA\"" {  } { { "Mips.sv" "MEMORIA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "MEM" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 36 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:REG_INST " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:REG_INST\"" {  } { { "Mips.sv" "REG_INST" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1_5Bits Mux_2_1_5Bits:MUX_SEL_REG " "Info: Elaborating entity \"Mux_2_1_5Bits\" for hierarchy \"Mux_2_1_5Bits:MUX_SEL_REG\"" {  } { { "Mips.sv" "MUX_SEL_REG" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Sinal Extensor_Sinal:EXTENSOR_SINAL " "Info: Elaborating entity \"Extensor_Sinal\" for hierarchy \"Extensor_Sinal:EXTENSOR_SINAL\"" {  } { { "Mips.sv" "EXTENSOR_SINAL" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_32_32 Shift_Left_32_32:SL_EXTENSOR " "Info: Elaborating entity \"Shift_Left_32_32\" for hierarchy \"Shift_Left_32_32:SL_EXTENSOR\"" {  } { { "Mips.sv" "SL_EXTENSOR" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BANCO_REG " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BANCO_REG\"" {  } { { "Mips.sv" "BANCO_REG" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1_32Bits Mux_4_1_32Bits:MUX_ULA_B " "Info: Elaborating entity \"Mux_4_1_32Bits\" for hierarchy \"Mux_4_1_32Bits:MUX_ULA_B\"" {  } { { "Mips.sv" "MUX_ULA_B" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_26_28 Shift_Left_26_28:SL_JUMP " "Info: Elaborating entity \"Shift_Left_26_28\" for hierarchy \"Shift_Left_26_28:SL_JUMP\"" {  } { { "Mips.sv" "SL_JUMP" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "Mips.sv" "ULA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PC_O\[0\] GND " "Warning (13410): Pin \"PC_O\[0\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PC_O\[1\] GND " "Warning (13410): Pin \"PC_O\[1\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULA_O\[0\] GND " "Warning (13410): Pin \"ULA_O\[0\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ULA_O\[1\] GND " "Warning (13410): Pin \"ULA_O\[1\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "JUMP_O\[0\] GND " "Warning (13410): Pin \"JUMP_O\[0\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "JUMP_O\[1\] GND " "Warning (13410): Pin \"JUMP_O\[1\]\" is stuck at GND" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 37 " "Info: 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[31\] " "Info: Register \"Registrador:MDR\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[30\] " "Info: Register \"Registrador:MDR\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[29\] " "Info: Register \"Registrador:MDR\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[28\] " "Info: Register \"Registrador:MDR\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[27\] " "Info: Register \"Registrador:MDR\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[26\] " "Info: Register \"Registrador:MDR\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[25\] " "Info: Register \"Registrador:MDR\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[24\] " "Info: Register \"Registrador:MDR\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[23\] " "Info: Register \"Registrador:MDR\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[22\] " "Info: Register \"Registrador:MDR\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[21\] " "Info: Register \"Registrador:MDR\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[20\] " "Info: Register \"Registrador:MDR\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[19\] " "Info: Register \"Registrador:MDR\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[18\] " "Info: Register \"Registrador:MDR\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[17\] " "Info: Register \"Registrador:MDR\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[16\] " "Info: Register \"Registrador:MDR\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[15\] " "Info: Register \"Registrador:MDR\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[14\] " "Info: Register \"Registrador:MDR\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[13\] " "Info: Register \"Registrador:MDR\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[12\] " "Info: Register \"Registrador:MDR\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[11\] " "Info: Register \"Registrador:MDR\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[10\] " "Info: Register \"Registrador:MDR\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[9\] " "Info: Register \"Registrador:MDR\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[8\] " "Info: Register \"Registrador:MDR\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[7\] " "Info: Register \"Registrador:MDR\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[6\] " "Info: Register \"Registrador:MDR\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[5\] " "Info: Register \"Registrador:MDR\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[4\] " "Info: Register \"Registrador:MDR\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[3\] " "Info: Register \"Registrador:MDR\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[2\] " "Info: Register \"Registrador:MDR\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[1\] " "Info: Register \"Registrador:MDR\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:MDR\|Saida\[0\] " "Info: Register \"Registrador:MDR\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:CONTROLE\|estadoAtual~4 " "Info: Register \"Controle:CONTROLE\|estadoAtual~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:CONTROLE\|estadoAtual~5 " "Info: Register \"Controle:CONTROLE\|estadoAtual~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:CONTROLE\|estadoAtual~6 " "Info: Register \"Controle:CONTROLE\|estadoAtual~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:CONTROLE\|estadoAtual~7 " "Info: Register \"Controle:CONTROLE\|estadoAtual~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:CONTROLE\|estadoAtual~8 " "Info: Register \"Controle:CONTROLE\|estadoAtual~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.map.smsg " "Info: Generated suppressed messages file C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Info: Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Info: Implemented 160 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Info: Implemented 107 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 00:28:02 2018 " "Info: Processing ended: Thu Apr 26 00:28:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 00:28:03 2018 " "Info: Processing started: Thu Apr 26 00:28:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mips EP2C70F672C6 " "Info: Selected device EP2C70F672C6 for design \"Mips\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "162 162 " "Critical Warning: No exact pin location assignment(s) for 162 pins of 162 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[0\] " "Info: Pin PC_O\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[0] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[1\] " "Info: Pin PC_O\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[1] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[2\] " "Info: Pin PC_O\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[2] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[3\] " "Info: Pin PC_O\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[3] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[4\] " "Info: Pin PC_O\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[4] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[5\] " "Info: Pin PC_O\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[5] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[6\] " "Info: Pin PC_O\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[6] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[7\] " "Info: Pin PC_O\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[7] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[8\] " "Info: Pin PC_O\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[8] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[9\] " "Info: Pin PC_O\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[9] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[10\] " "Info: Pin PC_O\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[10] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[11\] " "Info: Pin PC_O\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[11] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[12\] " "Info: Pin PC_O\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[12] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[13\] " "Info: Pin PC_O\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[13] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[14\] " "Info: Pin PC_O\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[14] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[15\] " "Info: Pin PC_O\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[15] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[16\] " "Info: Pin PC_O\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[16] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[17\] " "Info: Pin PC_O\[17\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[17] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[18\] " "Info: Pin PC_O\[18\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[18] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[19\] " "Info: Pin PC_O\[19\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[19] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[20\] " "Info: Pin PC_O\[20\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[20] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[21\] " "Info: Pin PC_O\[21\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[21] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[22\] " "Info: Pin PC_O\[22\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[22] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[23\] " "Info: Pin PC_O\[23\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[23] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[24\] " "Info: Pin PC_O\[24\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[24] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[25\] " "Info: Pin PC_O\[25\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[25] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[26\] " "Info: Pin PC_O\[26\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[26] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[27\] " "Info: Pin PC_O\[27\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[27] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[28\] " "Info: Pin PC_O\[28\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[28] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[29\] " "Info: Pin PC_O\[29\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[29] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[30\] " "Info: Pin PC_O\[30\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[30] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_O\[31\] " "Info: Pin PC_O\[31\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { PC_O[31] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 5 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_O[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[0\] " "Info: Pin ULA_O\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[0] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[1\] " "Info: Pin ULA_O\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[1] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[2\] " "Info: Pin ULA_O\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[2] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[3\] " "Info: Pin ULA_O\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[3] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[4\] " "Info: Pin ULA_O\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[4] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[5\] " "Info: Pin ULA_O\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[5] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[6\] " "Info: Pin ULA_O\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[6] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[7\] " "Info: Pin ULA_O\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[7] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[8\] " "Info: Pin ULA_O\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[8] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[9\] " "Info: Pin ULA_O\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[9] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[10\] " "Info: Pin ULA_O\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[10] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[11\] " "Info: Pin ULA_O\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[11] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[12\] " "Info: Pin ULA_O\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[12] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[13\] " "Info: Pin ULA_O\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[13] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[14\] " "Info: Pin ULA_O\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[14] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[15\] " "Info: Pin ULA_O\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[15] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[16\] " "Info: Pin ULA_O\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[16] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[17\] " "Info: Pin ULA_O\[17\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[17] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[18\] " "Info: Pin ULA_O\[18\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[18] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[19\] " "Info: Pin ULA_O\[19\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[19] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[20\] " "Info: Pin ULA_O\[20\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[20] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[21\] " "Info: Pin ULA_O\[21\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[21] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[22\] " "Info: Pin ULA_O\[22\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[22] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[23\] " "Info: Pin ULA_O\[23\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[23] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[24\] " "Info: Pin ULA_O\[24\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[24] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[25\] " "Info: Pin ULA_O\[25\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[25] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[26\] " "Info: Pin ULA_O\[26\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[26] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[27\] " "Info: Pin ULA_O\[27\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[27] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[28\] " "Info: Pin ULA_O\[28\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[28] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[29\] " "Info: Pin ULA_O\[29\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[29] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[30\] " "Info: Pin ULA_O\[30\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[30] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_O\[31\] " "Info: Pin ULA_O\[31\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { ULA_O[31] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA_O[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[0\] " "Info: Pin IR_O\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[0] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[1\] " "Info: Pin IR_O\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[1] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[2\] " "Info: Pin IR_O\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[2] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[3\] " "Info: Pin IR_O\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[3] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[4\] " "Info: Pin IR_O\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[4] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[5\] " "Info: Pin IR_O\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[5] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[6\] " "Info: Pin IR_O\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[6] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[7\] " "Info: Pin IR_O\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[7] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[8\] " "Info: Pin IR_O\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[8] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[9\] " "Info: Pin IR_O\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[9] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[10\] " "Info: Pin IR_O\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[10] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[11\] " "Info: Pin IR_O\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[11] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[12\] " "Info: Pin IR_O\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[12] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[13\] " "Info: Pin IR_O\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[13] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[14\] " "Info: Pin IR_O\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[14] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[15\] " "Info: Pin IR_O\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[15] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[16\] " "Info: Pin IR_O\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[16] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[17\] " "Info: Pin IR_O\[17\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[17] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[18\] " "Info: Pin IR_O\[18\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[18] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[19\] " "Info: Pin IR_O\[19\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[19] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[20\] " "Info: Pin IR_O\[20\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[20] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[21\] " "Info: Pin IR_O\[21\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[21] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[22\] " "Info: Pin IR_O\[22\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[22] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[23\] " "Info: Pin IR_O\[23\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[23] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[24\] " "Info: Pin IR_O\[24\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[24] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[25\] " "Info: Pin IR_O\[25\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[25] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[26\] " "Info: Pin IR_O\[26\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[26] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[27\] " "Info: Pin IR_O\[27\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[27] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[28\] " "Info: Pin IR_O\[28\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[28] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[29\] " "Info: Pin IR_O\[29\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[29] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[30\] " "Info: Pin IR_O\[30\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[30] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_O\[31\] " "Info: Pin IR_O\[31\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { IR_O[31] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 9 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_O[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[0\] " "Info: Pin MEM_O\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[0] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[1\] " "Info: Pin MEM_O\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[1] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[2\] " "Info: Pin MEM_O\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[2] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[3\] " "Info: Pin MEM_O\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[3] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[4\] " "Info: Pin MEM_O\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[4] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[5\] " "Info: Pin MEM_O\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[5] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[6\] " "Info: Pin MEM_O\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[6] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[7\] " "Info: Pin MEM_O\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[7] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[8\] " "Info: Pin MEM_O\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[8] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[9\] " "Info: Pin MEM_O\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[9] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[10\] " "Info: Pin MEM_O\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[10] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[11\] " "Info: Pin MEM_O\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[11] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[12\] " "Info: Pin MEM_O\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[12] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[13\] " "Info: Pin MEM_O\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[13] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[14\] " "Info: Pin MEM_O\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[14] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[15\] " "Info: Pin MEM_O\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[15] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[16\] " "Info: Pin MEM_O\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[16] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[17\] " "Info: Pin MEM_O\[17\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[17] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[18\] " "Info: Pin MEM_O\[18\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[18] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[19\] " "Info: Pin MEM_O\[19\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[19] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[20\] " "Info: Pin MEM_O\[20\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[20] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[21\] " "Info: Pin MEM_O\[21\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[21] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[22\] " "Info: Pin MEM_O\[22\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[22] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[23\] " "Info: Pin MEM_O\[23\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[23] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[24\] " "Info: Pin MEM_O\[24\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[24] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[25\] " "Info: Pin MEM_O\[25\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[25] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[26\] " "Info: Pin MEM_O\[26\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[26] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[27\] " "Info: Pin MEM_O\[27\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[27] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[28\] " "Info: Pin MEM_O\[28\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[28] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[29\] " "Info: Pin MEM_O\[29\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[29] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[30\] " "Info: Pin MEM_O\[30\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[30] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_O\[31\] " "Info: Pin MEM_O\[31\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { MEM_O[31] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 11 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_O[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[0\] " "Info: Pin JUMP_O\[0\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[0] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[1\] " "Info: Pin JUMP_O\[1\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[1] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[2\] " "Info: Pin JUMP_O\[2\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[2] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[3\] " "Info: Pin JUMP_O\[3\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[3] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[4\] " "Info: Pin JUMP_O\[4\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[4] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[5\] " "Info: Pin JUMP_O\[5\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[5] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[6\] " "Info: Pin JUMP_O\[6\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[6] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[7\] " "Info: Pin JUMP_O\[7\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[7] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[8\] " "Info: Pin JUMP_O\[8\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[8] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[9\] " "Info: Pin JUMP_O\[9\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[9] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[10\] " "Info: Pin JUMP_O\[10\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[10] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[11\] " "Info: Pin JUMP_O\[11\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[11] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[12\] " "Info: Pin JUMP_O\[12\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[12] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[13\] " "Info: Pin JUMP_O\[13\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[13] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[14\] " "Info: Pin JUMP_O\[14\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[14] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[15\] " "Info: Pin JUMP_O\[15\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[15] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[16\] " "Info: Pin JUMP_O\[16\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[16] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[17\] " "Info: Pin JUMP_O\[17\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[17] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[18\] " "Info: Pin JUMP_O\[18\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[18] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[19\] " "Info: Pin JUMP_O\[19\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[19] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[20\] " "Info: Pin JUMP_O\[20\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[20] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[21\] " "Info: Pin JUMP_O\[21\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[21] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[22\] " "Info: Pin JUMP_O\[22\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[22] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[23\] " "Info: Pin JUMP_O\[23\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[23] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[24\] " "Info: Pin JUMP_O\[24\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[24] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[25\] " "Info: Pin JUMP_O\[25\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[25] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[26\] " "Info: Pin JUMP_O\[26\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[26] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[27\] " "Info: Pin JUMP_O\[27\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[27] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[28\] " "Info: Pin JUMP_O\[28\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[28] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[29\] " "Info: Pin JUMP_O\[29\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[29] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[30\] " "Info: Pin JUMP_O\[30\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[30] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JUMP_O\[31\] " "Info: Pin JUMP_O\[31\] not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { JUMP_O[31] } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JUMP_O[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 4 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 4 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "160 unused 3.3V 0 160 0 " "Info: Number of I/O pins in group: 160 (unused VREF, 3.3V VCCIO, 0 input, 160 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.220 ns register register " "Info: Estimated most critical path is register to register delay of 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[2\] 1 REG LAB_X1_Y13 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y13; Fanout = 39; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[2] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.410 ns) 0.784 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LAB_X2_Y13 5 " "Info: 2: + IC(0.374 ns) + CELL(0.410 ns) = 0.784 ns; Loc. = LAB_X2_Y13; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Registrador:PC|Saida[2] Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.349 ns Ula32:ULA\|carry_temp\[11\]~3 3 COMB LAB_X2_Y13 4 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.349 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~3'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 1.886 ns Ula32:ULA\|carry_temp\[14\]~4 4 COMB LAB_X2_Y13 4 " "Info: 4: + IC(0.127 ns) + CELL(0.410 ns) = 1.886 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~4'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.423 ns Ula32:ULA\|carry_temp\[17\]~5 5 COMB LAB_X2_Y13 4 " "Info: 5: + IC(0.127 ns) + CELL(0.410 ns) = 2.423 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~5'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.960 ns Ula32:ULA\|carry_temp\[20\]~6 6 COMB LAB_X2_Y13 4 " "Info: 6: + IC(0.127 ns) + CELL(0.410 ns) = 2.960 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~6'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 3.497 ns Ula32:ULA\|carry_temp\[23\]~7 7 COMB LAB_X2_Y13 4 " "Info: 7: + IC(0.127 ns) + CELL(0.410 ns) = 3.497 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~7'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 4.034 ns Ula32:ULA\|carry_temp\[26\]~8 8 COMB LAB_X2_Y13 4 " "Info: 8: + IC(0.127 ns) + CELL(0.410 ns) = 4.034 ns; Loc. = LAB_X2_Y13; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~8'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 4.571 ns Ula32:ULA\|carry_temp\[29\]~9 9 COMB LAB_X2_Y13 2 " "Info: 9: + IC(0.127 ns) + CELL(0.410 ns) = 4.571 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~9'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.136 ns Ula32:ULA\|soma_temp\[30\] 10 COMB LAB_X2_Y13 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 5.136 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'Ula32:ULA\|soma_temp\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.220 ns Registrador:PC\|Saida\[30\] 11 REG LAB_X2_Y13 4 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 5.220 ns; Loc. = LAB_X2_Y13; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ula32:ULA|soma_temp[30] Registrador:PC|Saida[30] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.379 ns ( 64.73 % ) " "Info: Total cell delay = 3.379 ns ( 64.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 35.27 % ) " "Info: Total interconnect delay = 1.841 ns ( 35.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { Registrador:PC|Saida[2] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] Registrador:PC|Saida[30] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y39 X35_Y51 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y39 to location X35_Y51" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "160 " "Warning: Found 160 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[0\] 0 " "Info: Pin \"PC_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[1\] 0 " "Info: Pin \"PC_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[2\] 0 " "Info: Pin \"PC_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[3\] 0 " "Info: Pin \"PC_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[4\] 0 " "Info: Pin \"PC_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[5\] 0 " "Info: Pin \"PC_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[6\] 0 " "Info: Pin \"PC_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[7\] 0 " "Info: Pin \"PC_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[8\] 0 " "Info: Pin \"PC_O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[9\] 0 " "Info: Pin \"PC_O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[10\] 0 " "Info: Pin \"PC_O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[11\] 0 " "Info: Pin \"PC_O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[12\] 0 " "Info: Pin \"PC_O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[13\] 0 " "Info: Pin \"PC_O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[14\] 0 " "Info: Pin \"PC_O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[15\] 0 " "Info: Pin \"PC_O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[16\] 0 " "Info: Pin \"PC_O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[17\] 0 " "Info: Pin \"PC_O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[18\] 0 " "Info: Pin \"PC_O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[19\] 0 " "Info: Pin \"PC_O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[20\] 0 " "Info: Pin \"PC_O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[21\] 0 " "Info: Pin \"PC_O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[22\] 0 " "Info: Pin \"PC_O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[23\] 0 " "Info: Pin \"PC_O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[24\] 0 " "Info: Pin \"PC_O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[25\] 0 " "Info: Pin \"PC_O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[26\] 0 " "Info: Pin \"PC_O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[27\] 0 " "Info: Pin \"PC_O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[28\] 0 " "Info: Pin \"PC_O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[29\] 0 " "Info: Pin \"PC_O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[30\] 0 " "Info: Pin \"PC_O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_O\[31\] 0 " "Info: Pin \"PC_O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[0\] 0 " "Info: Pin \"ULA_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[1\] 0 " "Info: Pin \"ULA_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[2\] 0 " "Info: Pin \"ULA_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[3\] 0 " "Info: Pin \"ULA_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[4\] 0 " "Info: Pin \"ULA_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[5\] 0 " "Info: Pin \"ULA_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[6\] 0 " "Info: Pin \"ULA_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[7\] 0 " "Info: Pin \"ULA_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[8\] 0 " "Info: Pin \"ULA_O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[9\] 0 " "Info: Pin \"ULA_O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[10\] 0 " "Info: Pin \"ULA_O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[11\] 0 " "Info: Pin \"ULA_O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[12\] 0 " "Info: Pin \"ULA_O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[13\] 0 " "Info: Pin \"ULA_O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[14\] 0 " "Info: Pin \"ULA_O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[15\] 0 " "Info: Pin \"ULA_O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[16\] 0 " "Info: Pin \"ULA_O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[17\] 0 " "Info: Pin \"ULA_O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[18\] 0 " "Info: Pin \"ULA_O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[19\] 0 " "Info: Pin \"ULA_O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[20\] 0 " "Info: Pin \"ULA_O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[21\] 0 " "Info: Pin \"ULA_O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[22\] 0 " "Info: Pin \"ULA_O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[23\] 0 " "Info: Pin \"ULA_O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[24\] 0 " "Info: Pin \"ULA_O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[25\] 0 " "Info: Pin \"ULA_O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[26\] 0 " "Info: Pin \"ULA_O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[27\] 0 " "Info: Pin \"ULA_O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[28\] 0 " "Info: Pin \"ULA_O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[29\] 0 " "Info: Pin \"ULA_O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[30\] 0 " "Info: Pin \"ULA_O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_O\[31\] 0 " "Info: Pin \"ULA_O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[0\] 0 " "Info: Pin \"IR_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[1\] 0 " "Info: Pin \"IR_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[2\] 0 " "Info: Pin \"IR_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[3\] 0 " "Info: Pin \"IR_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[4\] 0 " "Info: Pin \"IR_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[5\] 0 " "Info: Pin \"IR_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[6\] 0 " "Info: Pin \"IR_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[7\] 0 " "Info: Pin \"IR_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[8\] 0 " "Info: Pin \"IR_O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[9\] 0 " "Info: Pin \"IR_O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[10\] 0 " "Info: Pin \"IR_O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[11\] 0 " "Info: Pin \"IR_O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[12\] 0 " "Info: Pin \"IR_O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[13\] 0 " "Info: Pin \"IR_O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[14\] 0 " "Info: Pin \"IR_O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[15\] 0 " "Info: Pin \"IR_O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[16\] 0 " "Info: Pin \"IR_O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[17\] 0 " "Info: Pin \"IR_O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[18\] 0 " "Info: Pin \"IR_O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[19\] 0 " "Info: Pin \"IR_O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[20\] 0 " "Info: Pin \"IR_O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[21\] 0 " "Info: Pin \"IR_O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[22\] 0 " "Info: Pin \"IR_O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[23\] 0 " "Info: Pin \"IR_O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[24\] 0 " "Info: Pin \"IR_O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[25\] 0 " "Info: Pin \"IR_O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[26\] 0 " "Info: Pin \"IR_O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[27\] 0 " "Info: Pin \"IR_O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[28\] 0 " "Info: Pin \"IR_O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[29\] 0 " "Info: Pin \"IR_O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[30\] 0 " "Info: Pin \"IR_O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_O\[31\] 0 " "Info: Pin \"IR_O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[0\] 0 " "Info: Pin \"MEM_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[1\] 0 " "Info: Pin \"MEM_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[2\] 0 " "Info: Pin \"MEM_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[3\] 0 " "Info: Pin \"MEM_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[4\] 0 " "Info: Pin \"MEM_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[5\] 0 " "Info: Pin \"MEM_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[6\] 0 " "Info: Pin \"MEM_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[7\] 0 " "Info: Pin \"MEM_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[8\] 0 " "Info: Pin \"MEM_O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[9\] 0 " "Info: Pin \"MEM_O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[10\] 0 " "Info: Pin \"MEM_O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[11\] 0 " "Info: Pin \"MEM_O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[12\] 0 " "Info: Pin \"MEM_O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[13\] 0 " "Info: Pin \"MEM_O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[14\] 0 " "Info: Pin \"MEM_O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[15\] 0 " "Info: Pin \"MEM_O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[16\] 0 " "Info: Pin \"MEM_O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[17\] 0 " "Info: Pin \"MEM_O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[18\] 0 " "Info: Pin \"MEM_O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[19\] 0 " "Info: Pin \"MEM_O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[20\] 0 " "Info: Pin \"MEM_O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[21\] 0 " "Info: Pin \"MEM_O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[22\] 0 " "Info: Pin \"MEM_O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[23\] 0 " "Info: Pin \"MEM_O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[24\] 0 " "Info: Pin \"MEM_O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[25\] 0 " "Info: Pin \"MEM_O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[26\] 0 " "Info: Pin \"MEM_O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[27\] 0 " "Info: Pin \"MEM_O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[28\] 0 " "Info: Pin \"MEM_O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[29\] 0 " "Info: Pin \"MEM_O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[30\] 0 " "Info: Pin \"MEM_O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_O\[31\] 0 " "Info: Pin \"MEM_O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[0\] 0 " "Info: Pin \"JUMP_O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[1\] 0 " "Info: Pin \"JUMP_O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[2\] 0 " "Info: Pin \"JUMP_O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[3\] 0 " "Info: Pin \"JUMP_O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[4\] 0 " "Info: Pin \"JUMP_O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[5\] 0 " "Info: Pin \"JUMP_O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[6\] 0 " "Info: Pin \"JUMP_O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[7\] 0 " "Info: Pin \"JUMP_O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[8\] 0 " "Info: Pin \"JUMP_O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[9\] 0 " "Info: Pin \"JUMP_O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[10\] 0 " "Info: Pin \"JUMP_O\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[11\] 0 " "Info: Pin \"JUMP_O\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[12\] 0 " "Info: Pin \"JUMP_O\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[13\] 0 " "Info: Pin \"JUMP_O\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[14\] 0 " "Info: Pin \"JUMP_O\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[15\] 0 " "Info: Pin \"JUMP_O\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[16\] 0 " "Info: Pin \"JUMP_O\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[17\] 0 " "Info: Pin \"JUMP_O\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[18\] 0 " "Info: Pin \"JUMP_O\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[19\] 0 " "Info: Pin \"JUMP_O\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[20\] 0 " "Info: Pin \"JUMP_O\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[21\] 0 " "Info: Pin \"JUMP_O\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[22\] 0 " "Info: Pin \"JUMP_O\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[23\] 0 " "Info: Pin \"JUMP_O\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[24\] 0 " "Info: Pin \"JUMP_O\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[25\] 0 " "Info: Pin \"JUMP_O\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[26\] 0 " "Info: Pin \"JUMP_O\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[27\] 0 " "Info: Pin \"JUMP_O\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[28\] 0 " "Info: Pin \"JUMP_O\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[29\] 0 " "Info: Pin \"JUMP_O\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[30\] 0 " "Info: Pin \"JUMP_O\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JUMP_O\[31\] 0 " "Info: Pin \"JUMP_O\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Info: Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 00:28:15 2018 " "Info: Processing ended: Thu Apr 26 00:28:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 00:28:16 2018 " "Info: Processing started: Thu Apr 26 00:28:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Info: Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 00:28:21 2018 " "Info: Processing ended: Thu Apr 26 00:28:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 00:28:22 2018 " "Info: Processing started: Thu Apr 26 00:28:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register memory Registrador:PC\|Saida\[2\] Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 200.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 200.0 MHz between source register \"Registrador:PC\|Saida\[2\]\" and destination memory \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.522 ns + Longest register memory " "Info: + Longest register to memory delay is 3.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[2\] 1 REG LCFF_X1_Y13_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[2] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.380 ns) + CELL(0.142 ns) 3.522 ns Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X37_Y42 8 " "Info: 2: + IC(3.380 ns) + CELL(0.142 ns) = 3.522 ns; Loc. = M4K_X37_Y42; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 4.03 % ) " "Info: Total cell delay = 0.142 ns ( 4.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.380 ns ( 95.97 % ) " "Info: Total interconnect delay = 3.380 ns ( 95.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { Registrador:PC|Saida[2] {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 3.380ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.123 ns - Smallest " "Info: - Smallest clock skew is 0.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.913 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.661 ns) 2.913 ns Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X37_Y42 8 " "Info: 3: + IC(1.149 ns) + CELL(0.661 ns) = 2.913 ns; Loc. = M4K_X37_Y42; Fanout = 8; MEM Node = 'Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 56.64 % ) " "Info: Total cell delay = 1.650 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.263 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.263 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.790 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.537 ns) 2.790 ns Registrador:PC\|Saida\[2\] 3 REG LCFF_X1_Y13_N17 11 " "Info: 3: + IC(1.150 ns) + CELL(0.537 ns) = 2.790 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 11; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.70 % ) " "Info: Total cell delay = 1.526 ns ( 54.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 45.30 % ) " "Info: Total interconnect delay = 1.264 ns ( 45.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { Registrador:PC|Saida[2] Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.522 ns" { Registrador:PC|Saida[2] {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 3.380ns } { 0.000ns 0.142ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.114ns 1.149ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.150ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 {} } {  } {  } "" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ULA_O\[30\] Registrador:PC\|Saida\[5\] 11.428 ns register " "Info: tco from clock \"clk\" to destination pin \"ULA_O\[30\]\" through register \"Registrador:PC\|Saida\[5\]\" is 11.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.791 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 191 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 191; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.537 ns) 2.791 ns Registrador:PC\|Saida\[5\] 3 REG LCFF_X2_Y13_N21 7 " "Info: 3: + IC(1.151 ns) + CELL(0.537 ns) = 2.791 ns; Loc. = LCFF_X2_Y13_N21; Fanout = 7; REG Node = 'Registrador:PC\|Saida\[5\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.68 % ) " "Info: Total cell delay = 1.526 ns ( 54.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 45.32 % ) " "Info: Total interconnect delay = 1.265 ns ( 45.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[5] {} } { 0.000ns 0.000ns 0.114ns 1.151ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.387 ns + Longest register pin " "Info: + Longest register to pin delay is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[5\] 1 REG LCFF_X2_Y13_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N21; Fanout = 7; REG Node = 'Registrador:PC\|Saida\[5\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[5] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.393 ns) 0.904 ns Ula32:ULA\|carry_temp\[5\]~0 2 COMB LCCOMB_X2_Y13_N26 5 " "Info: 2: + IC(0.511 ns) + CELL(0.393 ns) = 0.904 ns; Loc. = LCCOMB_X2_Y13_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.313 ns Ula32:ULA\|carry_temp\[11\]~3 3 COMB LCCOMB_X2_Y13_N10 4 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.313 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~3'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.716 ns Ula32:ULA\|carry_temp\[14\]~4 4 COMB LCCOMB_X2_Y13_N12 4 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.716 ns; Loc. = LCCOMB_X2_Y13_N12; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~4'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.121 ns Ula32:ULA\|carry_temp\[17\]~5 5 COMB LCCOMB_X2_Y13_N22 4 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 2.121 ns; Loc. = LCCOMB_X2_Y13_N22; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~5'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 2.535 ns Ula32:ULA\|carry_temp\[20\]~6 6 COMB LCCOMB_X2_Y13_N0 4 " "Info: 6: + IC(0.264 ns) + CELL(0.150 ns) = 2.535 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~6'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.942 ns Ula32:ULA\|carry_temp\[23\]~7 7 COMB LCCOMB_X2_Y13_N18 4 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 2.942 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~7'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.346 ns Ula32:ULA\|carry_temp\[26\]~8 8 COMB LCCOMB_X2_Y13_N28 4 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 3.346 ns; Loc. = LCCOMB_X2_Y13_N28; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~8'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.753 ns Ula32:ULA\|carry_temp\[29\]~9 9 COMB LCCOMB_X2_Y13_N30 2 " "Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 3.753 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~9'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.157 ns Ula32:ULA\|soma_temp\[30\] 10 COMB LCCOMB_X2_Y13_N14 2 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 4.157 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|soma_temp\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(2.632 ns) 8.387 ns ULA_O\[30\] 11 PIN PIN_R2 0 " "Info: 11: + IC(1.598 ns) + CELL(2.632 ns) = 8.387 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'ULA_O\[30\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.225 ns ( 50.38 % ) " "Info: Total cell delay = 4.225 ns ( 50.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.162 ns ( 49.62 % ) " "Info: Total interconnect delay = 4.162 ns ( 49.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { Registrador:PC|Saida[5] {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.511ns 0.259ns 0.253ns 0.255ns 0.264ns 0.257ns 0.254ns 0.257ns 0.254ns 1.598ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl Registrador:PC|Saida[5] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[5] {} } { 0.000ns 0.000ns 0.114ns 1.151ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { Registrador:PC|Saida[5] Ula32:ULA|carry_temp[5]~0 Ula32:ULA|carry_temp[11]~3 Ula32:ULA|carry_temp[14]~4 Ula32:ULA|carry_temp[17]~5 Ula32:ULA|carry_temp[20]~6 Ula32:ULA|carry_temp[23]~7 Ula32:ULA|carry_temp[26]~8 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|soma_temp[30] ULA_O[30] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { Registrador:PC|Saida[5] {} Ula32:ULA|carry_temp[5]~0 {} Ula32:ULA|carry_temp[11]~3 {} Ula32:ULA|carry_temp[14]~4 {} Ula32:ULA|carry_temp[17]~5 {} Ula32:ULA|carry_temp[20]~6 {} Ula32:ULA|carry_temp[23]~7 {} Ula32:ULA|carry_temp[26]~8 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|soma_temp[30] {} ULA_O[30] {} } { 0.000ns 0.511ns 0.259ns 0.253ns 0.255ns 0.264ns 0.257ns 0.254ns 0.257ns 0.254ns 1.598ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 00:28:22 2018 " "Info: Processing ended: Thu Apr 26 00:28:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
