$date
	Tue Oct 26 04:36:07 2004
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module funcion_tb $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module Ufuncion_tb $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1"
#2
0"
1#
#3
1"
#4
0!
0"
0#
1$
#5
1"
#6
1!
0"
1#
#7
0!
1"
#8
0"
0#
0$
