Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 16:42:58 2019
| Host         : BJRR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_with_button_timing_summary_routed.rpt -pb counter_with_button_timing_summary_routed.pb -rpx counter_with_button_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_with_button
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: count_1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_1_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_1_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_1_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_1_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_2_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_2_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_2_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_2_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_2_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.412        0.000                      0                   89        0.228        0.000                      0                   89        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.412        0.000                      0                   89        0.228        0.000                      0                   89        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.812     9.244    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505    14.846    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.812     9.244    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505    14.846    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.812     9.244    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505    14.846    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.180%)  route 3.275ns (79.820%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.812     9.244    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505    14.846    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.884%)  route 3.137ns (79.116%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.673     9.106    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.884%)  route 3.137ns (79.116%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.673     9.106    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.884%)  route 3.137ns (79.116%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.673     9.106    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.884%)  route 3.137ns (79.116%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.673     9.106    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.014%)  route 3.112ns (78.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.649     9.081    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.014%)  route 3.112ns (78.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[23]/Q
                         net (fo=2, routed)           0.857     6.454    nolabel_line83/nolabel_line22/nolabel_line34/counter[23]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.578 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5/O
                         net (fo=1, routed)           0.813     7.391    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.515 f  nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2/O
                         net (fo=3, routed)           0.793     8.309    nolabel_line83/nolabel_line22/nolabel_line34/counter[0]_i_2_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  nolabel_line83/nolabel_line22/nolabel_line34/counter[27]_i_1/O
                         net (fo=27, routed)          0.649     9.081    nolabel_line83/nolabel_line22/nolabel_line34/clk_1Hz_1
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.509    14.850    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line44/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line44/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.507%)  route 0.169ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.589     1.472    nolabel_line44/flip1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  nolabel_line44/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line44/flip1/Q_reg/Q
                         net (fo=4, routed)           0.169     1.782    nolabel_line44/flip2/cable1
    SLICE_X61Y18         FDRE                                         r  nolabel_line44/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    nolabel_line44/flip2/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  nolabel_line44/flip2/Q_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070     1.554    nolabel_line44/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nolabel_line46/flip1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/flip2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.627%)  route 0.168ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.589     1.472    nolabel_line46/flip1/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  nolabel_line46/flip1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line46/flip1/Q_reg/Q
                         net (fo=2, routed)           0.168     1.781    nolabel_line46/flip2/cable1
    SLICE_X60Y18         FDRE                                         r  nolabel_line46/flip2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    nolabel_line46/flip2/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  nolabel_line46/flip2/Q_reg/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.063     1.547    nolabel_line46/flip2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.587     1.470    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line83/nolabel_line22/nolabel_line34/counter[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__0_n_4
    SLICE_X63Y19         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.856     1.983    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.728    nolabel_line83/nolabel_line22/nolabel_line34/counter[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__2_n_4
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.726    nolabel_line83/nolabel_line22/nolabel_line34/counter[24]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__4_n_4
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.588     1.471    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.731    nolabel_line83/nolabel_line22/nolabel_line34/counter[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.839    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry_n_4
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.857     1.984    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.729    nolabel_line83/nolabel_line22/nolabel_line34/counter[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__1_n_4
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.729    nolabel_line83/nolabel_line22/nolabel_line34/counter[20]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__3_n_4
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.725    nolabel_line83/nolabel_line22/nolabel_line34/counter[17]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.840    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__3_n_7
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.726    nolabel_line83/nolabel_line22/nolabel_line34/counter[9]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.841    nolabel_line83/nolabel_line22/nolabel_line34/counter0_carry__1_n_7
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    nolabel_line83/nolabel_line22/nolabel_line34/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line83/nolabel_line22/nolabel_line34/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   count_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   count_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   count_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   count_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   count_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   count_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   count_2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   count_2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   count_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   count_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   count_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   count_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   count_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   count_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   count_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   count_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   count_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   count_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   count_2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   count_2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   count_2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   nolabel_line42/flip1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   nolabel_line43/flip1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   nolabel_line44/flip1/Q_reg/C



