//----------------------------------------------------------------------
//  File Name:    apb_uart_top.v
//  Author:       zyc <824701198@qq.com>
//  Create Date:  2026-01-22 10:04:29
//  Version:      9dd099bacaea4c9e761d74254662c788cff20659
//  Description:  IC code
//  Modify Log:   [begin]
//----------------------------------------------------------------------
// æ–‡ä»¶è·¯å¾„: rtl/apb/apb_uart_top.v
module apb_uart_top #(
    parameter CLK_FREQ  = 50000000,
    parameter BAUD_RATE = 9600
)(
    // 1. ç³»ç»Ÿä¿¡å·
    input  wire        pclk,    // APB æ—¶é’Ÿ (é€šå¸¸ä¹Ÿæ˜¯ç³»ç»Ÿæ—¶é’Ÿ)
    input  wire        presetn, // APB å¤ä½ (ä½ç”µå¹³æœ‰æ•ˆ)

    // 2. APB æ€»çº¿æ¥å£ (Slave Interface)
    input  wire [31:0] paddr,   // åœ°å€
    input  wire        psel,    // ç‰‡é€‰ (Master è¯´ï¼šæˆ‘è¦æ‰¾ä½ )
    input  wire        penable, // ä½¿èƒ½ (Master è¯´ï¼šæ•°æ®ç¨³äº†ï¼Œè¯»/å†™å§)
    input  wire        pwrite,  // å†™ä½¿èƒ½ (1=å†™, 0=è¯»)
    input  wire [31:0] pwdata,  // å†™æ•°æ®
    output reg  [31:0] prdata,  // è¯»æ•°æ®
    output wire        pready,  // å°±ç»ªä¿¡å· (ç®€å•çš„ APB å¤–è®¾é€šå¸¸å¸¸é©»ä¸º 1)

    // 3. å¤–éƒ¨ä¸²å£æ¥å£ (External Interface)
    output wire        uart_tx,
    input  wire        uart_rx
);

    // -----------------------------------------------------------
    // å†…éƒ¨ä¿¡å·å£°æ˜
    // -----------------------------------------------------------
    reg        tx_start_reg; // ç”¨æ¥äº§ç”Ÿä¸€ä¸ªè„‰å†²
    reg  [7:0] tx_data_reg;
    wire       tx_active;
    wire       rx_done;
    wire [7:0] rx_data;

    // APB æ˜¯ç®€å•çš„åè®®ï¼Œè¿™é‡Œ pready å§‹ç»ˆæ‹‰é«˜ï¼Œè¡¨ç¤ºæˆ‘ä»¬æ€»æ˜¯ç«‹åˆ»å“åº”
    assign pready = 1'b1; 

    // -----------------------------------------------------------
    // å®ä¾‹åŒ–åŸæœ¬çš„ UART Core
    // -----------------------------------------------------------
    uart_top #(
        .CLK_FREQ (CLK_FREQ),
        .BAUD_RATE(BAUD_RATE)
    ) u_core (
        .clk      (pclk),       // å…±äº«æ—¶é’Ÿ
        .rst_n    (presetn),    // å…±äº«å¤ä½
        
        // TX
        .tx_start (tx_start_reg), // ç”± APB é€»è¾‘æ§åˆ¶
        .tx_data  (tx_data_reg),  // ç”± APB å†™å…¥çš„æ•°æ®æä¾›
        .tx_active(tx_active),    // ç»™çŠ¶æ€å¯„å­˜å™¨çœ‹
        .uart_tx  (uart_tx),      // è¾“å‡ºåˆ°å¤–éƒ¨
        
        // RX
        .uart_rx  (uart_rx),      // å¤–éƒ¨è¾“å…¥
        .rx_done  (rx_done),      // ç»™çŠ¶æ€å¯„å­˜å™¨çœ‹
        .rx_data  (rx_data)       // ç»™è¯»å¯„å­˜å™¨çœ‹
    );

    // -----------------------------------------------------------
    // APB å†™é€»è¾‘ (CPU -> UART)
    // -----------------------------------------------------------
    // åªæœ‰å½“ PSEL=1, PENABLE=1, PWRITE=1 æ—¶ï¼Œæ‰æ˜¯æœ‰æ•ˆçš„å†™æ“ä½œ
    always @(posedge pclk or negedge presetn) begin
        if (!presetn) begin
            tx_start_reg <= 1'b0;
            tx_data_reg  <= 8'h00;
        end else begin
            // è‡ªåŠ¨å¤ä½ start ä¿¡å·ï¼Œç¡®ä¿å®ƒåªæ˜¯ä¸€ä¸ªè„‰å†²
            if (tx_start_reg) 
                tx_start_reg <= 1'b0;

            // APB Write Phase
            if (psel && penable && pwrite) begin
                case (paddr[7:0]) // åªçœ‹ä½ 8 ä½åœ°å€å³å¯
                    8'h00: begin // å†™ TX_DATA å¯„å­˜å™¨
                        tx_data_reg  <= pwdata[7:0]; // æ‹¿ CPU ç»™çš„æ•°æ®
                        tx_start_reg <= 1'b1;        // ğŸ”¥ æ‹‰é«˜ Startï¼Œè§¦å‘ core å‘é€ï¼
                    end
                    // ä»¥åå¯ä»¥åœ¨è¿™é‡Œæ‰©å±• 8'h04 æ¥é…ç½®æ³¢ç‰¹ç‡
                    default: ;
                endcase
            end
        end
    end

    // -----------------------------------------------------------
    // APB è¯»é€»è¾‘ (UART -> CPU)
    // -----------------------------------------------------------
    // å½“ PSEL=1, PENABLE=1, PWRITE=0 æ—¶ï¼ŒCPU æƒ³è¯»æ•°æ®
    always @(posedge pclk or negedge presetn) begin
        if (!presetn) begin
            prdata <= 32'h0;
        end else begin
            if (psel && !pwrite) begin // åªè¦é€‰ä¸­ä¸”æ˜¯è¯»
                case (paddr[7:0])
                    8'h00: begin // è¯» RX_DATA
                        prdata <= {24'h0, rx_data}; 
                    end
                    8'h04: begin // è¯» STATUS
                        // Bit 0: TX is busy?
                        // Bit 1: RX has new data?
                        prdata <= {30'h0, rx_done, tx_active};
                    end
                    default: prdata <= 32'h0;
                endcase
            end
        end
    end

endmodule
