// Seed: 3785718934
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_5 = 32'd78
) (
    output tri1 id_0,
    input wire id_1,
    input supply1 _id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 _id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri1 id_10
);
  logic [7:0][-1] id_12;
  wire id_13;
  reg [id_5 : id_2] id_14;
  module_0 modCall_1 ();
  always id_14 <= id_2 ? id_14 : id_5 - id_7 * id_4(1);
endmodule
