// Seed: 4146427349
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  genvar id_4;
  wire id_5;
  wire id_6 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  logic id_3,
    input  logic id_4,
    output tri1  id_5
);
  if (id_1) begin : LABEL_0
    assign id_0 = id_4;
  end else assign id_5 = ~1;
  assign id_0 = id_4;
  wire id_7;
  assign id_5 = 1 !== 1;
  wire id_8;
  wire id_9;
  always
    if (1) id_0 = (1);
    else begin : LABEL_0
      id_0 <= 1;
    end
  module_0 modCall_1 ();
endmodule
