{"nbformat":4,"nbformat_minor":0,"metadata":{"colab":{"provenance":[],"collapsed_sections":[]},"kernelspec":{"name":"python3","display_name":"Python 3"},"language_info":{"name":"python"}},"cells":[{"cell_type":"markdown","source":["# Projeto de processador simplificado\n","\n","Author: Petrúcio Medeiros\n","\n","- Descrição: Neste projeto foi considerado um contador de programa (PC), uma memória de instruções que contém 100 endereços e cada endereço com 32 bits. Um banco de registradores com 32 endereços de 32 bits previamente definido com os endereços 0 e 1 preenchidos com os valores 3 e 5, respectivamente. Uma unidade lógica aritmética (ULA) para realizar a operação de soma. Finalmente, uma Unidade Central de Processamento (CPU) para coordenar as operações entre essas unidades.\n","\n","  As instruções são codificadas como no MIPS 32:\n","  - Opcode : 6 bits\n","  - Registrador destino : 5 bits\n","  - Registrador fonte 1 : 5 bits\n","  - Registrador fonte 2 : 5 bits\n","  - Shamp ( operações de deslocamento ) : 5 bits\n","  - Funct ( variacoes das operacoes especificadas do opcode ) : 6 bits"],"metadata":{"id":"phYw_M6XOSJ6"}},{"cell_type":"markdown","source":["[x] Modificar o código do processador proposto na última semana para que a leitura de instruções e dados dos registradores seja realizada apartir de um arquivo .txt. <br>\n","[x] Utilizar a codificação one-hot para definir instruções lógicas na ULA do processador simplificado. <br>\n","[x] Criar um testbench para o processador simplificado (Obs.: A única variável de entrada do processador é o clock, visto que as instruções e valores dos registradores estão sendo enviadas por meio de arquivos .txt)"],"metadata":{"id":"YyM2hXFf_GG4"}},{"cell_type":"code","execution_count":63,"metadata":{"id":"1B40kQ2JIkO1","colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"status":"ok","timestamp":1665195551055,"user_tz":180,"elapsed":5359,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}},"outputId":"6a2e3abc-7bc6-4b57-bc21-3c9e72f8bc88"},"outputs":[{"output_type":"stream","name":"stdout","text":["Hit:1 https://cloud.r-project.org/bin/linux/ubuntu bionic-cran40/ InRelease\n","Ign:2 https://developer.download.nvidia.com/compute/machine-learning/repos/ubuntu1804/x86_64  InRelease\n","Hit:3 http://security.ubuntu.com/ubuntu bionic-security InRelease\n","Hit:4 https://developer.download.nvidia.com/compute/cuda/repos/ubuntu1804/x86_64  InRelease\n","Hit:5 https://developer.download.nvidia.com/compute/machine-learning/repos/ubuntu1804/x86_64  Release\n","Hit:6 http://ppa.launchpad.net/c2d4u.team/c2d4u4.0+/ubuntu bionic InRelease\n","Hit:7 http://archive.ubuntu.com/ubuntu bionic InRelease\n","Hit:8 http://archive.ubuntu.com/ubuntu bionic-updates InRelease\n","Hit:9 http://ppa.launchpad.net/cran/libgit2/ubuntu bionic InRelease\n","Hit:10 http://archive.ubuntu.com/ubuntu bionic-backports InRelease\n","Hit:12 http://ppa.launchpad.net/deadsnakes/ppa/ubuntu bionic InRelease\n","Hit:13 http://ppa.launchpad.net/graphics-drivers/ppa/ubuntu bionic InRelease\n","Reading package lists...\n","Reading package lists...\n","Building dependency tree...\n","Reading state information...\n","gtkwave is already the newest version (3.3.86-1).\n","verilog is already the newest version (10.1-0.1build1).\n","The following package was automatically installed and is no longer required:\n","  libnvidia-common-460\n","Use 'sudo apt autoremove' to remove it.\n","0 upgraded, 0 newly installed, 0 to remove and 12 not upgraded.\n"]}],"source":["# biblioteca do verilog\n","%%bash\n","sudo apt-get update\n","sudo apt-get install verilog gtkwave"]},{"cell_type":"code","source":["%%file pc.sv\n","// Contador de programa ( PC )\n","module pc (clk, address);\n","  // Declaracao de portas\n","  input clk;\n","  reg [31:0] counter;\n","  output [31:0] address;\n","\n","  // Iniciando endereco\n","  initial begin\n","    counter = -32'd4;\n","  end\n","\n","  // Funcionamento do contador => contador + 1\n","  always @(posedge clk) begin\n","    counter <= counter + 32'd4;\n","  end\n","\n","  // Atribuindo o valor do endereco\n","  assign address = counter;\n","endmodule"],"metadata":{"id":"11AcKfu8I-5-","colab":{"base_uri":"https://localhost:8080/"},"outputId":"5f011e7c-9572-4989-ecc8-68f1f8d57e25","executionInfo":{"status":"ok","timestamp":1665195551056,"user_tz":180,"elapsed":45,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":64,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting pc.sv\n"]}]},{"cell_type":"code","source":["%%file instructions.txt\n","00000100\n","01000000\n","00001000\n","00000000"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"GdCz_UjsLMxo","executionInfo":{"status":"ok","timestamp":1665195551058,"user_tz":180,"elapsed":43,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}},"outputId":"aedf151d-2238-48ef-b82a-b1260baef92d"},"execution_count":65,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting instructions.txt\n"]}]},{"cell_type":"code","source":["%%file instructions_memory.sv\n","\n","`define NULL 0\n","\n","// Memória de instrucoes\n","module instructions_memory ( clk, counter, output_instruction );\n","  // Declaracao de portas\n","  input clk;\n","  input [31:0] counter;\n","  output [31:0] output_instruction;\n","\n","  // Criando uma memoria de instrucoes com 4 enderecos de 8 bits (1 byte)\n","  //reg [31:0] memoriaInstrucoes [99:0];\n","  reg [7:0] memoriaInstrucoes [99:0];\n","\n","  /*\n","  // Iniciando a memoria de instrucoes\n","  initial begin\n","    // 6 bits ( opcode ) = 000001\n","    // 5 bits ( registrador destino ) = 00010\n","    // 5 bits ( registrador origem 1 ) = 00000\n","    // 5 bits ( registrador origem 2 ) = 00001\n","    // 5 bits ( shamt - operacoes de deslocamento ) = 00000\n","    // 6 bits ( funct - variacoes das operacoes especificadas do opcode ) = 00000\n","    // memoriaInstrucoes[8'd0] = 32'b00000100010000000000100000000000;\n","    memoriaInstrucoes[8'd0] = 8'b00000100;\n","    memoriaInstrucoes[8'd1] = 8'b01000000;\n","    memoriaInstrucoes[8'd2] = 8'b00001000;\n","    memoriaInstrucoes[8'd3] = 8'b00000000;\n","  end\n","  */\n","\n","  initial begin\n","    // Abrindo arquivo\n","    f = $fopen(\"instructions.txt\",\"r\");\n","    // Se arquivo nao contem nenhuma informacao\n","    if ( f == `NULL ) begin\n","      $display(\"Arquivo sem instrucoes\");\n","      $finish;\n","    end\n","\n","    while (! $feof( f )) begin\n","      r = $fscanf( f,\"%8b\\n\", data);\n","      memoriaInstrucoes[counterMemory] = data;\n","      counterMemory = counterMemory + 32'd4;\n","    end\n","    \n","    // Fechando arquivo\n","    $fclose( f );\n","  end\n","\n","  // Atribuindo o valor da instrucao\n","  assign output_instruction = {memoriaInstrucoes[ counter + 0 ],\n","                               memoriaInstrucoes[ counter + 1 ],\n","                               memoriaInstrucoes[ counter + 2 ],\n","                               memoriaInstrucoes[ counter + 3 ]};\n","endmodule"],"metadata":{"id":"L4OKjf-yKRJ_","colab":{"base_uri":"https://localhost:8080/"},"outputId":"49a0d9f2-0b32-49f2-97cf-dd6325f796a1","executionInfo":{"status":"ok","timestamp":1665195551059,"user_tz":180,"elapsed":40,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":66,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting instructions_memory.sv\n"]}]},{"cell_type":"code","source":["%%file registers.txt\n","8\n","10"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"EoEUt3nTYXyO","executionInfo":{"status":"ok","timestamp":1665195551060,"user_tz":180,"elapsed":37,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}},"outputId":"626ff8fc-a79d-4cea-de26-8edc77fa4d76"},"execution_count":67,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting registers.txt\n"]}]},{"cell_type":"code","source":["%%file register_bank.sv\n","`define NULL 0\n","\n","// Banco de registradores\n","module register_bank ( clk, addr_regd, addr_reg1, addr_reg2, data_in, value_regd, value_reg1, value_reg2 );\n","  // Declaracao de portas\n","  input clk;\n","  input [4:0] addr_regd, addr_reg1, addr_reg2;\n","  input [31:0] data_in;\n","  output [31:0] value_regd, value_reg1, value_reg2;\n","\n","  integer f, r; // arquivo\n","  reg [31:0] data = 32'd0;\n","  integer counterRegister = 5'd0;\n","\n","  // Criando um banco de registradores com 32 enderecos de 32 bits\n","  reg [31:0] registerBank [31:0];\n","\n","\n","  // Iniciar valores para os registradores reg1 e reg2 no banco de registradores\n","  initial begin\n","    // Abrindo arquivo\n","    f = $fopen(\"/content/registers.txt\",\"r\");\n","    // Se arquivo nao contem nenhuma informacao\n","    if ( f == `NULL ) begin\n","      $display(\"Arquivo sem dados\");\n","      $finish;\n","    end \n","\n","    while (! $feof( f )) begin\n","      r = $fscanf( f,\"%32d\\n\", data);\n","      registerBank[counterRegister] = data;\n","      counterRegister = counterRegister + 5'd1;\n","    end\n","\n","    // Fechando arquivo\n","    $fclose( f );\n","  end\n","\n","  // Descrevendo o comportamento de escrita no banco de registradores\n","  always @(posedge clk) begin\n","    registerBank[addr_regd] <= data_in; \n","  end\n","\n","    // Atribuicao de valores\n","  assign value_regd = registerBank[addr_regd];\n","  assign value_reg1 = registerBank[addr_reg1];\n","  assign value_reg2 = registerBank[addr_reg2];\n","endmodule"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"KDaoTCHuZyaR","outputId":"05db0de1-0182-42cc-a3a0-5a25121391ca","executionInfo":{"status":"ok","timestamp":1665195628664,"user_tz":180,"elapsed":367,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":69,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting register_bank.sv\n"]}]},{"cell_type":"code","source":["%%file ula.sv\n","// Unidade logica aritmetica (ULA)\n","module ula ( opcode, in1, in2, out );\n","  // Declaracao de portas\n","  input [5:0] opcode;\n","  input [31:0] in1, in2;\n","  output [31:0] out;\n","  \n","  // Variavel para guardar resultado\n","  reg [31:0] result;\n","\n","  // Descrevendo o comportamento da ULA\n","  always @(in1, in2, opcode) begin\n","    case ({opcode})\n","      6'b000001 : result = in1 + in2;\n","      6'b000010 : result = in1 - in2;\n","      6'b000100 : result = in1 * in2;\n","      6'b001000 : result = in1 / in2;\n","      default : result = 32'd0;\n","    endcase\n","  end\n","\n","  // Atribuindo o valor do resultado\n","  assign out = result;\n","endmodule"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"N-JaRzc2emVl","outputId":"3029b71e-6319-4ef7-f891-f5a57b0d2723","executionInfo":{"status":"ok","timestamp":1665195634572,"user_tz":180,"elapsed":460,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":70,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting ula.sv\n"]}]},{"cell_type":"code","source":["%%file cpu.v\n","\n","`include \"pc.sv\"\n","`include \"instructions_memory.sv\"\n","`include \"register_bank.sv\"\n","`include \"ula.sv\"\n","\n","// Unidade Central de Processamento\n","module cpu ( clock, value_output );\n","  // Declaracao de portas\n","  input clock;\n","  output [31:0] value_output;\n","\n","  // Variaveis intermediarias\n","  wire [31:0] address, instruction, data_ula, value_regd, value_reg1, value_reg2;\n","\n","  // PC\n","  pc p(clock, address);\n","\n","  // Acessando memoria de instrucoes\n","  instructions_memory im( clock, address, instruction );\n","\n","  wire [4:0] regd, reg1, reg2;\n","  assign regd = instruction[25:21];\n","  assign reg1 = instruction[20:16];\n","  assign reg2 = instruction[15:11];\n","\n","  wire [5:0] op;\n","  assign op = instruction[31:26];\n","\n","  // Acessando banco de registradores\n","  register_bank rb( clock, regd, reg1, reg2, data_ula, value_regd, value_reg1, value_reg2 );\n","\n","  // Operando sobre os valores dos registradores\n","  ula alu( op, value_reg1, value_reg2, data_ula );\n","\n","  assign value_output = data_ula;\n","\n","  /*\n","\n","  // Atribuindo o valor do registrador destino\n","  assign value_output = value_regd;\n","  */\n","\n","endmodule\n","\n","/*\n","\n"," Módulo de teste\n","\n","*/\n","module teste();               // Definindo um módulo de teste, onde adiciono valores\n","parameter nbits = 9;          // 2^{entradas} = 2^{1} = 2\n","reg counter;                  // Criando um registro de 2 bits para entradas\n","wire [31:0] z;                // Declarando um fio de saída\n","integer k;                    // Declarando um inteiro para percorrer todas as possibilidades\n","\tcpu t(counter, z);\n","\tinitial begin               // // Início do bloco de comandos\n","\t\t$display(\"clk | z\");      // printf apenas com string\n","\t\t$monitor(\" %1b  | %1d\", counter, z[31:0]); // printf passando variáveis\n","    counter = 0;\n","    /*\n","    Percorre a quantidade de saídas e armazena no contador\n","    */\n","\t\tfor (k=1; k<nbits; k=k+1)\n","     #1 counter = k;\n","\t\t$finish;\n","\tend // Fim do bloco de comandos\n","endmodule\n"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"iWKwNVLggd9x","outputId":"ecb9b5de-fae8-4647-f8a2-aa14a091945f","executionInfo":{"status":"ok","timestamp":1665195635097,"user_tz":180,"elapsed":17,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":71,"outputs":[{"output_type":"stream","name":"stdout","text":["Overwriting cpu.v\n"]}]},{"cell_type":"code","source":["%%bash\n","iverilog cpu.v -o cpu\n","vvp cpu"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"ilp_Yy4z991E","outputId":"0104ecad-504c-482a-b16a-2c207e53c88e","executionInfo":{"status":"ok","timestamp":1665195635098,"user_tz":180,"elapsed":15,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":72,"outputs":[{"output_type":"stream","name":"stdout","text":["clk | z\n"," 0  | x\n"," 1  | 11\n"]},{"output_type":"stream","name":"stderr","text":["./instructions_memory.sv:34: error: Could not find variable ``f'' in ``teste.t.im''\n","./instructions_memory.sv:36: error: Unable to bind wire/reg/memory `f' in `teste.t.im'\n","./instructions_memory.sv:36: error: Unable to elaborate condition expression.\n","./instructions_memory.sv:41: error: Unable to bind wire/reg/memory `f' in `teste.t.im'\n","./instructions_memory.sv:42: error: Could not find variable ``r'' in ``teste.t.im''\n","./instructions_memory.sv:43: error: Unable to bind wire/reg/memory `counterMemory' in `teste.t.im'\n","./instructions_memory.sv:43: error: Unable to bind wire/reg/memory `data' in `teste.t.im'\n","./instructions_memory.sv:44: error: Could not find variable ``counterMemory'' in ``teste.t.im''\n","./instructions_memory.sv:48: error: Unable to bind wire/reg/memory `f' in `teste.t.im'\n","9 error(s) during elaboration.\n"]}]},{"cell_type":"code","source":[],"metadata":{"id":"pw1Gm0iagGgh","executionInfo":{"status":"ok","timestamp":1665195635099,"user_tz":180,"elapsed":11,"user":{"displayName":"AUGUSTO VINICIUS DA SILVA","userId":"15170019141816544148"}}},"execution_count":72,"outputs":[]}]}