# Reading pref.tcl
# do opcode_decoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/Quartus2LA3_Opcode-Decoder/SourceCode/opcode_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:23:43 on Sep 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/Quartus2LA3_Opcode-Decoder/SourceCode/opcode_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity opcode_decoder
# -- Compiling architecture gate_level of opcode_decoder
# End time: 19:23:44 on Sep 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:23:50 on Sep 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/Quartus2LA3_Opcode-Decoder/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 19:23:50 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 19:23:50 on Sep 26,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.opcode_decoder(gate_level)
# ** Note: Output correct for execute = 1 and opcode_tb = 000
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 001
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 010
#    Time: 30 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 011
#    Time: 40 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 100
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 101
#    Time: 60 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 110
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 111
#    Time: 80 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 000
#    Time: 90 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 001
#    Time: 100 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 010
#    Time: 110 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 011
#    Time: 120 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 100
#    Time: 130 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 101
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 110
#    Time: 150 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for execute = 1 and opcode_tb = 111
#    Time: 160 ns  Iteration: 0  Instance: /testbench
# End time: 19:25:27 on Sep 26,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
