#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5aa9496db890 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x5aa94970a460_0 .var "clk", 0 0;
v0x5aa94970a520_0 .var/i "idx", 31 0;
v0x5aa94970a600_0 .net "instr_opcode", 5 0, L_0x5aa94971f540;  1 drivers
v0x5aa94970a700_0 .var/i "passedTests", 31 0;
v0x5aa94970a7c0_0 .net "prog_count", 31 0, L_0x5aa94971f3c0;  1 drivers
v0x5aa94970a880_0 .net "reg1_addr", 4 0, L_0x5aa94971d280;  1 drivers
v0x5aa94970a950_0 .net "reg1_data", 31 0, L_0x5aa94971f5d0;  1 drivers
v0x5aa94970aa20_0 .net "reg2_addr", 4 0, L_0x5aa94971d370;  1 drivers
v0x5aa94970aaf0_0 .net "reg2_data", 31 0, L_0x5aa94971f6d0;  1 drivers
v0x5aa94970ac50_0 .var "rst", 0 0;
v0x5aa94970acf0_0 .var/i "ticks", 31 0;
v0x5aa94970adb0_0 .var/i "totalTests", 31 0;
v0x5aa94970ae90_0 .net "write_reg_addr", 4 0, L_0x5aa94971f760;  1 drivers
v0x5aa94970af80_0 .net "write_reg_data", 31 0, L_0x5aa94971f660;  1 drivers
E_0x5aa94965f150 .event negedge, v0x5aa9496f58a0_0;
S_0x5aa9496dbc10 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x5aa9496db890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x5aa94971d210 .functor BUFZ 1, v0x5aa9496f4980_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971da70 .functor BUFZ 1, v0x5aa9496f4740_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971db80 .functor BUFZ 1, v0x5aa9496f44b0_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971dc40 .functor BUFZ 1, v0x5aa9496f4630_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971ded0 .functor BUFZ 1, v0x5aa9496f4800_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971dfe0 .functor BUFZ 1, v0x5aa9496f48c0_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971e0e0 .functor BUFZ 2, v0x5aa9496f42f0_0, C4<00>, C4<00>, C4<00>;
L_0x5aa94971e2e0 .functor BUFZ 1, v0x5aa9496f43f0_0, C4<0>, C4<0>, C4<0>;
L_0x5aa94971eae0 .functor AND 1, L_0x5aa94971e910, v0x5aa9496f9710_0, C4<1>, C4<1>;
L_0x5aa94971f3c0 .functor BUFZ 32, v0x5aa9496fae80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aa94971f540 .functor BUFZ 6, L_0x5aa94971ca70, C4<000000>, C4<000000>, C4<000000>;
L_0x5aa94971f5d0 .functor BUFZ 32, L_0x5aa94970b290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aa94971f6d0 .functor BUFZ 32, L_0x5aa94970b290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aa94971f760 .functor BUFZ 5, v0x5aa949704dc0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5aa94971f660 .functor BUFZ 32, v0x5aa9496f0e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa949705980_0 .net "PC", 31 0, L_0x5aa94971f3c0;  alias, 1 drivers
v0x5aa949705a80_0 .net "PCSrc", 0 0, L_0x5aa94971eae0;  1 drivers
v0x5aa949705b40_0 .net "PC_temp", 31 0, v0x5aa9496fae80_0;  1 drivers
L_0x76345d21d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa949705c30_0 .net/2u *"_ivl_13", 1 0, L_0x76345d21d1c8;  1 drivers
v0x5aa949705cd0_0 .net *"_ivl_42", 0 0, L_0x5aa94971d210;  1 drivers
v0x5aa949705e00_0 .net *"_ivl_47", 0 0, L_0x5aa94971da70;  1 drivers
v0x5aa949705ee0_0 .net *"_ivl_51", 0 0, L_0x5aa94971db80;  1 drivers
v0x5aa949705fc0_0 .net *"_ivl_55", 0 0, L_0x5aa94971dc40;  1 drivers
v0x5aa9497060a0_0 .net *"_ivl_60", 0 0, L_0x5aa94971ded0;  1 drivers
v0x5aa949706180_0 .net *"_ivl_64", 0 0, L_0x5aa94971dfe0;  1 drivers
v0x5aa949706260_0 .net *"_ivl_68", 1 0, L_0x5aa94971e0e0;  1 drivers
v0x5aa949706340_0 .net *"_ivl_73", 0 0, L_0x5aa94971e2e0;  1 drivers
v0x5aa949706420_0 .net *"_ivl_75", 0 0, L_0x5aa94971e910;  1 drivers
v0x5aa949706500_0 .net *"_ivl_9", 29 0, L_0x5aa94971c900;  1 drivers
v0x5aa9497065e0_0 .net "alu_op", 1 0, L_0x5aa94971d0d0;  1 drivers
v0x5aa9497066a0_0 .net "alu_src", 0 0, L_0x5aa94971d170;  1 drivers
v0x5aa949706740_0 .net "branchAddr", 31 0, L_0x5aa94971e520;  1 drivers
v0x5aa9497068f0_0 .net "clk", 0 0, v0x5aa94970a460_0;  1 drivers
v0x5aa949706990_0 .net "data_val", 31 0, L_0x5aa94971bae0;  1 drivers
v0x5aa949706a30_0 .net "dst_addr", 4 0, L_0x5aa94971f760;  alias, 1 drivers
v0x5aa949706b10_0 .net "dst_addr_temp", 4 0, v0x5aa949704dc0_0;  1 drivers
v0x5aa949706bd0_0 .net "dst_data", 31 0, L_0x5aa94971f660;  alias, 1 drivers
v0x5aa949706cb0_0 .net "dst_data_temp", 31 0, v0x5aa9496f0e80_0;  1 drivers
v0x5aa949706d70_0 .net "incrPC", 31 0, v0x5aa9496f3c00_0;  1 drivers
v0x5aa949706e30_0 .net "instr", 31 0, v0x5aa949702590_0;  1 drivers
v0x5aa949706ef0_0 .net "mem_addr", 31 0, v0x5aa9496f8000_0;  1 drivers
v0x5aa949707040_0 .net "mem_data", 31 0, L_0x5aa94971e760;  1 drivers
v0x5aa949707100_0 .net "mem_read", 0 0, L_0x5aa94971efe0;  1 drivers
v0x5aa9497071a0_0 .net "mem_write", 0 0, L_0x5aa94971ea40;  1 drivers
v0x5aa949707240_0 .net "opcode", 5 0, L_0x5aa94971f540;  alias, 1 drivers
v0x5aa9497072e0_0 .net "opcode_temp", 5 0, L_0x5aa94971ca70;  1 drivers
v0x5aa9497073a0_0 .net "reg_dst", 0 0, L_0x5aa94971cf80;  1 drivers
v0x5aa949707440_0 .net "reg_write", 0 0, L_0x5aa94971f130;  1 drivers
v0x5aa9497074e0_0 .net "rst", 0 0, v0x5aa94970ac50_0;  1 drivers
v0x5aa949707580_0 .net "s0", 31 0, v0x5aa9496f15f0_0;  1 drivers
v0x5aa949707670_0 .net "s1", 0 0, v0x5aa9496f4980_0;  1 drivers
v0x5aa949707710_0 .net "s10", 4 0, L_0x5aa94971cc70;  1 drivers
v0x5aa9497077b0_0 .net "s11", 4 0, L_0x5aa94971cd50;  1 drivers
v0x5aa9497078a0_0 .net "s12", 15 0, L_0x5aa94971cdf0;  1 drivers
v0x5aa949707940_0 .net "s13", 31 0, L_0x5aa94971d8a0;  1 drivers
v0x5aa9497079e0_0 .net "s14", 4 0, L_0x5aa94971c660;  1 drivers
v0x5aa949707aa0_0 .net "s15", 4 0, L_0x5aa94971c7b0;  1 drivers
v0x5aa949707b60_0 .net "s16", 4 0, v0x5aa9496f1d80_0;  1 drivers
v0x5aa949707c20_0 .net "s17", 5 0, L_0x5aa94971cee0;  1 drivers
v0x5aa949707ce0_0 .net "s18", 3 0, v0x5aa9496f22d0_0;  1 drivers
v0x5aa949707dd0_0 .net "s19", 31 0, v0x5aa9496fef60_0;  1 drivers
v0x5aa949707e90_0 .net "s2", 0 0, v0x5aa9496f4740_0;  1 drivers
v0x5aa949707f30_0 .net "s20", 31 0, L_0x5aa94971c300;  1 drivers
v0x5aa949707fd0_0 .net "s21", 31 0, v0x5aa9496f0730_0;  1 drivers
v0x5aa9497080e0_0 .net "s22", 0 0, v0x5aa9496f3570_0;  1 drivers
v0x5aa949708180_0 .net "s23", 31 0, v0x5aa9496f33f0_0;  1 drivers
v0x5aa949708240_0 .net "s24", 31 0, L_0x5aa94971c450;  1 drivers
v0x5aa949708300_0 .net "s25", 0 0, L_0x5aa94971f320;  1 drivers
v0x5aa9497083a0_0 .net "s26", 31 0, L_0x5aa94971ed00;  1 drivers
v0x5aa949708440_0 .net "s27", 31 0, L_0x5aa94971ebe0;  1 drivers
v0x5aa949708500_0 .net "s28", 31 0, L_0x5aa94971c1d0;  1 drivers
v0x5aa9497085c0_0 .net "s29", 31 0, L_0x5aa94971c9d0;  1 drivers
v0x5aa9497086b0_0 .net "s3", 0 0, v0x5aa9496f44b0_0;  1 drivers
v0x5aa949708780_0 .net "s30", 31 0, v0x5aa9496f2b30_0;  1 drivers
v0x5aa949708820_0 .net "s31", 0 0, v0x5aa9496f9710_0;  1 drivers
v0x5aa949708910_0 .net "s32", 7 0, L_0x5aa94971ef40;  1 drivers
v0x5aa9497089b0_0 .net "s33", 7 0, L_0x5aa94971b740;  1 drivers
v0x5aa949708a80_0 .net "s34", 31 0, L_0x5aa94971be70;  1 drivers
v0x5aa949708b20_0 .net "s35", 31 0, L_0x5aa94971bf70;  1 drivers
v0x5aa949708c70_0 .net "s36", 1 0, L_0x5aa94971d9d0;  1 drivers
v0x5aa949709140_0 .net "s37", 2 0, L_0x5aa94971dd00;  1 drivers
v0x5aa949709250_0 .net "s38", 3 0, L_0x5aa94971e1a0;  1 drivers
v0x5aa949709360_0 .net "s39", 1 0, L_0x5aa94971c050;  1 drivers
v0x5aa9497094b0_0 .net "s4", 0 0, v0x5aa9496f4630_0;  1 drivers
v0x5aa949709550_0 .net "s40", 2 0, L_0x5aa94971c0c0;  1 drivers
v0x5aa949709680_0 .net "s41", 3 0, v0x5aa9496fcb70_0;  1 drivers
v0x5aa949709740_0 .net "s42", 1 0, L_0x5aa94971e440;  1 drivers
v0x5aa949709890_0 .net "s43", 2 0, v0x5aa9496f7050_0;  1 drivers
v0x5aa949709950_0 .net "s44", 4 0, L_0x5aa94971e880;  1 drivers
v0x5aa949709aa0_0 .net "s45", 1 0, v0x5aa949703630_0;  1 drivers
v0x5aa949709b60_0 .net "s5", 0 0, v0x5aa9496f4800_0;  1 drivers
v0x5aa949709c00_0 .net "s6", 0 0, v0x5aa9496f48c0_0;  1 drivers
v0x5aa949709ca0_0 .net "s7", 1 0, v0x5aa9496f42f0_0;  1 drivers
v0x5aa949709d40_0 .net "s8", 0 0, v0x5aa9496f43f0_0;  1 drivers
v0x5aa949709de0_0 .net "s9", 4 0, L_0x5aa94971cbd0;  1 drivers
v0x5aa949709e80_0 .net "src1_addr", 4 0, L_0x5aa94971d280;  alias, 1 drivers
v0x5aa949709f20_0 .net "src1_out", 31 0, L_0x5aa94971f5d0;  alias, 1 drivers
v0x5aa949709fe0_0 .net "src2", 31 0, L_0x5aa94970b600;  1 drivers
v0x5aa94970a0a0_0 .net "src2_addr", 4 0, L_0x5aa94971d370;  alias, 1 drivers
v0x5aa94970a180_0 .net "src2_out", 31 0, L_0x5aa94971f6d0;  alias, 1 drivers
v0x5aa94970a260_0 .net "src2_out_temp", 31 0, L_0x5aa94970b290;  1 drivers
L_0x5aa94971b740 .part v0x5aa9496fae80_0, 2, 8;
L_0x5aa94971c900 .part v0x5aa9496fef60_0, 2, 30;
L_0x5aa94971c9d0 .concat8 [ 2 30 0 0], L_0x76345d21d1c8, L_0x5aa94971c900;
L_0x5aa94971ca70 .part v0x5aa949702590_0, 26, 6;
L_0x5aa94971cbd0 .part v0x5aa949702590_0, 21, 5;
L_0x5aa94971cc70 .part v0x5aa949702590_0, 16, 5;
L_0x5aa94971cd50 .part v0x5aa949702590_0, 11, 5;
L_0x5aa94971cdf0 .part v0x5aa949702590_0, 0, 16;
L_0x5aa94971cee0 .part v0x5aa9496fef60_0, 0, 6;
L_0x5aa94971cf80 .part v0x5aa9496fcb70_0, 0, 1;
L_0x5aa94971d0d0 .part v0x5aa9496fcb70_0, 1, 2;
L_0x5aa94971d170 .part v0x5aa9496fcb70_0, 3, 1;
L_0x5aa94971d280 .part v0x5aa949702590_0, 21, 5;
L_0x5aa94971d370 .part v0x5aa949702590_0, 16, 5;
L_0x5aa94971d9d0 .concat8 [ 1 1 0 0], L_0x5aa94971d210, L_0x5aa94971da70;
L_0x5aa94971dd00 .concat8 [ 1 1 1 0], L_0x5aa94971db80, L_0x5aa94971dc40, L_0x5aa94971ded0;
L_0x5aa94971e1a0 .concat8 [ 1 2 1 0], L_0x5aa94971dfe0, L_0x5aa94971e0e0, L_0x5aa94971e2e0;
L_0x5aa94971e910 .part v0x5aa9496f7050_0, 0, 1;
L_0x5aa94971ef40 .part v0x5aa9496f8000_0, 0, 8;
L_0x5aa94971efe0 .part v0x5aa9496f7050_0, 1, 1;
L_0x5aa94971ea40 .part v0x5aa9496f7050_0, 2, 1;
L_0x5aa94971f130 .part v0x5aa949703630_0, 0, 1;
L_0x5aa94971f320 .part v0x5aa949703630_0, 1, 1;
S_0x5aa9496db190 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5aa9496b9120 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x5aa9496b9160 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x5aa9496d4ac0_0 .net *"_ivl_1", 0 0, L_0x5aa94971d4e0;  1 drivers
v0x5aa9496d4010_0 .net *"_ivl_2", 15 0, L_0x5aa94971d580;  1 drivers
v0x5aa9496cff20_0 .net "in", 15 0, L_0x5aa94971cdf0;  alias, 1 drivers
v0x5aa9496ced60_0 .net "out", 31 0, L_0x5aa94971d8a0;  alias, 1 drivers
L_0x5aa94971d4e0 .part L_0x5aa94971cdf0, 15, 1;
LS_0x5aa94971d580_0_0 .concat [ 1 1 1 1], L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0;
LS_0x5aa94971d580_0_4 .concat [ 1 1 1 1], L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0;
LS_0x5aa94971d580_0_8 .concat [ 1 1 1 1], L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0;
LS_0x5aa94971d580_0_12 .concat [ 1 1 1 1], L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0, L_0x5aa94971d4e0;
L_0x5aa94971d580 .concat [ 4 4 4 4], LS_0x5aa94971d580_0_0, LS_0x5aa94971d580_0_4, LS_0x5aa94971d580_0_8, LS_0x5aa94971d580_0_12;
L_0x5aa94971d8a0 .concat [ 16 16 0 0], L_0x5aa94971cdf0, L_0x5aa94971d580;
S_0x5aa9496db510 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5aa949669e10 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5aa949669e50 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5aa94971be70 .functor BUFZ 32, L_0x5aa94971bc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496cf1c0_0 .net "1A", 7 0, L_0x5aa94971ef40;  alias, 1 drivers
v0x5aa9496b5270_0 .net "1D", 31 0, L_0x5aa94971bae0;  alias, 1 drivers
v0x5aa9496b9080_0 .net "1Din", 31 0, L_0x5aa94971e760;  alias, 1 drivers
v0x5aa9496ef630_0 .net "2A", 7 0, L_0x5aa94971b740;  alias, 1 drivers
v0x5aa9496ef710_0 .net "2D", 31 0, L_0x5aa94971be70;  alias, 1 drivers
v0x5aa9496ef7f0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496ef8b0_0 .net *"_ivl_0", 31 0, L_0x5aa94971b830;  1 drivers
v0x5aa9496ef990_0 .net *"_ivl_10", 31 0, L_0x5aa94971bc60;  1 drivers
v0x5aa9496efa70_0 .net *"_ivl_12", 9 0, L_0x5aa94971bd30;  1 drivers
L_0x76345d21d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa9496efb50_0 .net *"_ivl_15", 1 0, L_0x76345d21d180;  1 drivers
v0x5aa9496efc30_0 .net *"_ivl_2", 9 0, L_0x5aa94971b900;  1 drivers
L_0x76345d21d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa9496efd10_0 .net *"_ivl_5", 1 0, L_0x76345d21d138;  1 drivers
o0x76345d266378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5aa9496efdf0_0 name=_ivl_6
v0x5aa9496efed0_0 .net "ld", 0 0, L_0x5aa94971efe0;  alias, 1 drivers
v0x5aa9496eff90 .array "memory", 255 0, 31 0;
v0x5aa9496f0050_0 .net "str", 0 0, L_0x5aa94971ea40;  alias, 1 drivers
E_0x5aa94965f7b0 .event posedge, v0x5aa9496ef7f0_0;
L_0x5aa94971b830 .array/port v0x5aa9496eff90, L_0x5aa94971b900;
L_0x5aa94971b900 .concat [ 8 2 0 0], L_0x5aa94971ef40, L_0x76345d21d138;
L_0x5aa94971bae0 .functor MUXZ 32, o0x76345d266378, L_0x5aa94971b830, L_0x5aa94971efe0, C4<>;
L_0x5aa94971bc60 .array/port v0x5aa9496eff90, L_0x5aa94971bd30;
L_0x5aa94971bd30 .concat [ 8 2 0 0], L_0x5aa94971b740, L_0x76345d21d180;
S_0x5aa9496f0210 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5aa9496f03a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5aa9496f0550_0 .net "in_0", 31 0, L_0x5aa94971c450;  alias, 1 drivers
v0x5aa9496f0650_0 .net "in_1", 31 0, v0x5aa9496fef60_0;  alias, 1 drivers
v0x5aa9496f0730_0 .var "out", 31 0;
v0x5aa9496f0820_0 .net "sel", 0 0, L_0x5aa94971d170;  alias, 1 drivers
E_0x5aa94965fd40 .event anyedge, v0x5aa9496f0820_0, v0x5aa9496f0550_0, v0x5aa9496f0650_0;
S_0x5aa9496f09b0 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5aa9496f0b90 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5aa9496f0ca0_0 .net "in_0", 31 0, L_0x5aa94971ed00;  alias, 1 drivers
v0x5aa9496f0da0_0 .net "in_1", 31 0, L_0x5aa94971ebe0;  alias, 1 drivers
v0x5aa9496f0e80_0 .var "out", 31 0;
v0x5aa9496f0f70_0 .net "sel", 0 0, L_0x5aa94971f320;  alias, 1 drivers
E_0x5aa94961aa90 .event anyedge, v0x5aa9496f0f70_0, v0x5aa9496f0ca0_0, v0x5aa9496f0da0_0;
S_0x5aa9496f1100 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5aa9496f1330 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5aa9496f1410_0 .net "in_0", 31 0, v0x5aa9496f3c00_0;  alias, 1 drivers
v0x5aa9496f1510_0 .net "in_1", 31 0, L_0x5aa94971e520;  alias, 1 drivers
v0x5aa9496f15f0_0 .var "out", 31 0;
v0x5aa9496f16e0_0 .net "sel", 0 0, L_0x5aa94971eae0;  alias, 1 drivers
E_0x5aa9496dfd50 .event anyedge, v0x5aa9496f16e0_0, v0x5aa9496f1410_0, v0x5aa9496f1510_0;
S_0x5aa9496f1870 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5aa9496f1a50 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5aa9496f1ba0_0 .net "in_0", 4 0, L_0x5aa94971c660;  alias, 1 drivers
v0x5aa9496f1ca0_0 .net "in_1", 4 0, L_0x5aa94971c7b0;  alias, 1 drivers
v0x5aa9496f1d80_0 .var "out", 4 0;
v0x5aa9496f1e70_0 .net "sel", 0 0, L_0x5aa94971cf80;  alias, 1 drivers
E_0x5aa9496f1b20 .event anyedge, v0x5aa9496f1e70_0, v0x5aa9496f1ba0_0, v0x5aa9496f1ca0_0;
S_0x5aa9496f2000 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5aa9496f22d0_0 .var "alu_control", 3 0;
v0x5aa9496f23d0_0 .net "alu_op", 1 0, L_0x5aa94971d0d0;  alias, 1 drivers
v0x5aa9496f24b0_0 .net "funct", 5 0, L_0x5aa94971cee0;  alias, 1 drivers
E_0x5aa9496f2250 .event anyedge, v0x5aa9496f23d0_0, v0x5aa9496f24b0_0;
S_0x5aa9496f25f0 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5aa9496f2860_0 .net "A", 31 0, L_0x5aa94971c1d0;  alias, 1 drivers
v0x5aa9496f2960_0 .net "B", 31 0, L_0x5aa94971c9d0;  alias, 1 drivers
L_0x76345d21d210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5aa9496f2a40_0 .net "alu_control", 3 0, L_0x76345d21d210;  1 drivers
v0x5aa9496f2b30_0 .var "result", 31 0;
v0x5aa9496f2c10_0 .var "temp", 31 0;
v0x5aa9496f2d40_0 .var "zero", 0 0;
E_0x5aa9496f2800 .event anyedge, v0x5aa9496f2960_0, v0x5aa9496f2860_0, v0x5aa9496f2a40_0;
S_0x5aa9496f2ea0 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5aa9496f3100_0 .net "A", 31 0, L_0x5aa94971c300;  alias, 1 drivers
v0x5aa9496f3200_0 .net "B", 31 0, v0x5aa9496f0730_0;  alias, 1 drivers
v0x5aa9496f32f0_0 .net "alu_control", 3 0, v0x5aa9496f22d0_0;  alias, 1 drivers
v0x5aa9496f33f0_0 .var "result", 31 0;
v0x5aa9496f3490_0 .var "temp", 31 0;
v0x5aa9496f3570_0 .var "zero", 0 0;
E_0x5aa9496f3080 .event anyedge, v0x5aa9496f0730_0, v0x5aa9496f3100_0, v0x5aa9496f22d0_0;
S_0x5aa9496f36d0 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5aa9496f3930_0 .net "A", 31 0, v0x5aa9496fae80_0;  alias, 1 drivers
L_0x76345d21d0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5aa9496f3a30_0 .net "B", 31 0, L_0x76345d21d0f0;  1 drivers
L_0x76345d21d0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5aa9496f3b10_0 .net "alu_control", 3 0, L_0x76345d21d0a8;  1 drivers
v0x5aa9496f3c00_0 .var "result", 31 0;
v0x5aa9496f3cf0_0 .var "temp", 31 0;
v0x5aa9496f3e00_0 .var "zero", 0 0;
E_0x5aa9496f38b0 .event anyedge, v0x5aa9496f3a30_0, v0x5aa9496f3930_0, v0x5aa9496f3b10_0;
S_0x5aa9496f3f60 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5aa9496f42f0_0 .var "alu_op", 1 0;
v0x5aa9496f43f0_0 .var "alu_src", 0 0;
v0x5aa9496f44b0_0 .var "branch", 0 0;
v0x5aa9496f4550_0 .net "instr_op", 5 0, L_0x5aa94971ca70;  alias, 1 drivers
v0x5aa9496f4630_0 .var "mem_read", 0 0;
v0x5aa9496f4740_0 .var "mem_to_reg", 0 0;
v0x5aa9496f4800_0 .var "mem_write", 0 0;
v0x5aa9496f48c0_0 .var "reg_dst", 0 0;
v0x5aa9496f4980_0 .var "reg_write", 0 0;
E_0x5aa9496f4270 .event anyedge, v0x5aa9496f4550_0;
S_0x5aa9496f4bf0 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5aa94970b290 .functor BUFZ 32, L_0x5aa94970b050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aa94970b600 .functor BUFZ 32, L_0x5aa94970b3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496f4eb0 .array "RFILE", 0 31, 31 0;
v0x5aa9496f4f90_0 .net *"_ivl_0", 31 0, L_0x5aa94970b050;  1 drivers
v0x5aa9496f5070_0 .net *"_ivl_10", 6 0, L_0x5aa94970b450;  1 drivers
L_0x76345d21d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa9496f5130_0 .net *"_ivl_13", 1 0, L_0x76345d21d060;  1 drivers
v0x5aa9496f5210_0 .net *"_ivl_2", 6 0, L_0x5aa94970b150;  1 drivers
L_0x76345d21d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aa9496f5340_0 .net *"_ivl_5", 1 0, L_0x76345d21d018;  1 drivers
v0x5aa9496f5420_0 .net *"_ivl_8", 31 0, L_0x5aa94970b3b0;  1 drivers
v0x5aa9496f5500_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f55a0_0 .net "data_in", 31 0, v0x5aa9496f0e80_0;  alias, 1 drivers
v0x5aa9496f5700_0 .net "dst_addr", 4 0, v0x5aa949704dc0_0;  alias, 1 drivers
v0x5aa9496f57c0_0 .var/i "i", 31 0;
v0x5aa9496f58a0_0 .net "rst", 0 0, v0x5aa94970ac50_0;  alias, 1 drivers
v0x5aa9496f5960_0 .net "src1_addr", 4 0, L_0x5aa94971cbd0;  alias, 1 drivers
v0x5aa9496f5a40_0 .net "src1_out", 31 0, L_0x5aa94970b290;  alias, 1 drivers
v0x5aa9496f5b20_0 .net "src2_addr", 4 0, L_0x5aa94971cc70;  alias, 1 drivers
v0x5aa9496f5c00_0 .net "src2_out", 31 0, L_0x5aa94970b600;  alias, 1 drivers
v0x5aa9496f5ce0_0 .net "write_en", 0 0, L_0x5aa94971f130;  alias, 1 drivers
L_0x5aa94970b050 .array/port v0x5aa9496f4eb0, L_0x5aa94970b150;
L_0x5aa94970b150 .concat [ 5 2 0 0], L_0x5aa94971cbd0, L_0x76345d21d018;
L_0x5aa94970b3b0 .array/port v0x5aa9496f4eb0, L_0x5aa94970b450;
L_0x5aa94970b450 .concat [ 5 2 0 0], L_0x5aa94971cc70, L_0x76345d21d060;
S_0x5aa9496f5ec0 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x5aa9496f9860_0 .net "M", 2 0, L_0x5aa94971c0c0;  alias, 1 drivers
v0x5aa9496f9940_0 .net "M_out", 2 0, v0x5aa9496f7050_0;  alias, 1 drivers
v0x5aa9496f9a10_0 .net "WB", 1 0, L_0x5aa94971c050;  alias, 1 drivers
v0x5aa9496f9b10_0 .net "WB_out", 1 0, L_0x5aa94971e440;  alias, 1 drivers
v0x5aa9496f9be0_0 .net "ar_in", 31 0, v0x5aa9496f33f0_0;  alias, 1 drivers
v0x5aa9496f9d20_0 .net "ar_out", 31 0, v0x5aa9496f8000_0;  alias, 1 drivers
v0x5aa9496f9dc0_0 .net "ba_in", 31 0, v0x5aa9496f2b30_0;  alias, 1 drivers
v0x5aa9496f9eb0_0 .net "ba_out", 31 0, L_0x5aa94971e520;  alias, 1 drivers
v0x5aa9496f9fc0_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fa270_0 .net "dr_in", 4 0, v0x5aa9496f1d80_0;  alias, 1 drivers
v0x5aa9496fa330_0 .net "dr_out", 4 0, L_0x5aa94971e880;  alias, 1 drivers
v0x5aa9496fa3f0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fa490_0 .net "rd2_in", 31 0, L_0x5aa94971c450;  alias, 1 drivers
v0x5aa9496fa580_0 .net "rd2_out", 31 0, L_0x5aa94971e760;  alias, 1 drivers
v0x5aa9496fa690_0 .net "z_in", 0 0, v0x5aa9496f3570_0;  alias, 1 drivers
v0x5aa9496fa780_0 .net "z_out", 0 0, v0x5aa9496f9710_0;  alias, 1 drivers
S_0x5aa9496f61e0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5aa9496f63e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5aa94971e440 .functor BUFZ 2, v0x5aa9496f68c0_0, C4<00>, C4<00>, C4<00>;
v0x5aa9496f6570_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f6680_0 .net "D", 1 0, L_0x5aa94971c050;  alias, 1 drivers
v0x5aa9496f6760_0 .net "Q", 1 0, L_0x5aa94971e440;  alias, 1 drivers
v0x5aa9496f6820_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f68c0_0 .var "state", 1 0;
S_0x5aa9496f6a70 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5aa9496f6c70 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x5aa9496f6d40_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f6de0_0 .net "D", 2 0, L_0x5aa94971c0c0;  alias, 1 drivers
v0x5aa9496f6ec0_0 .net "Q", 2 0, v0x5aa9496f7050_0;  alias, 1 drivers
v0x5aa9496f6fb0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f7050_0 .var "state", 2 0;
S_0x5aa9496f71b0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496f7390 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971e520 .functor BUFZ 32, v0x5aa9496f7850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496f7520_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f75c0_0 .net "D", 31 0, v0x5aa9496f2b30_0;  alias, 1 drivers
v0x5aa9496f76b0_0 .net "Q", 31 0, L_0x5aa94971e520;  alias, 1 drivers
v0x5aa9496f77b0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f7850_0 .var "state", 31 0;
S_0x5aa9496f79c0 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496f7ba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5aa9496f7ce0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f7da0_0 .net "D", 31 0, v0x5aa9496f33f0_0;  alias, 1 drivers
v0x5aa9496f7e90_0 .net "Q", 31 0, v0x5aa9496f8000_0;  alias, 1 drivers
v0x5aa9496f7f60_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f8000_0 .var "state", 31 0;
S_0x5aa9496f81b0 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496f83e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971e760 .functor BUFZ 32, v0x5aa9496f8840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496f84f0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f85b0_0 .net "D", 31 0, L_0x5aa94971c450;  alias, 1 drivers
v0x5aa9496f86a0_0 .net "Q", 31 0, L_0x5aa94971e760;  alias, 1 drivers
v0x5aa9496f87a0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f8840_0 .var "state", 31 0;
S_0x5aa9496f89b0 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5aa9496f8b90 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5aa94971e880 .functor BUFZ 5, v0x5aa9496f8ff0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5aa9496f8cd0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f8d90_0 .net "D", 4 0, v0x5aa9496f1d80_0;  alias, 1 drivers
v0x5aa9496f8e80_0 .net "Q", 4 0, L_0x5aa94971e880;  alias, 1 drivers
v0x5aa9496f8f50_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f8ff0_0 .var "state", 4 0;
S_0x5aa9496f91a0 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x5aa9496f5ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5aa9496f93f0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f94b0_0 .net "D", 0 0, v0x5aa9496f3570_0;  alias, 1 drivers
v0x5aa9496f95a0_0 .net "Q", 0 0, v0x5aa9496f9710_0;  alias, 1 drivers
v0x5aa9496f9670_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496f9710_0 .var "state", 0 0;
S_0x5aa9496faa00 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5aa9496fabe0 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5aa9496fad00_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fadc0_0 .net "data_in", 31 0, v0x5aa9496f15f0_0;  alias, 1 drivers
v0x5aa9496fae80_0 .var "data_out", 31 0;
v0x5aa9496faf20_0 .net "rst", 0 0, v0x5aa94970ac50_0;  alias, 1 drivers
v0x5aa9496faff0_0 .net "write_en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
E_0x5aa9496fac80 .event posedge, v0x5aa9496ef7f0_0, v0x5aa9496f58a0_0;
S_0x5aa9496fb120 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x5aa9497000e0_0 .net "EX", 3 0, L_0x5aa94971e1a0;  alias, 1 drivers
v0x5aa9497001c0_0 .net "EX_out", 3 0, v0x5aa9496fcb70_0;  alias, 1 drivers
v0x5aa949700290_0 .net "M", 2 0, L_0x5aa94971dd00;  alias, 1 drivers
v0x5aa949700390_0 .net "M_out", 2 0, L_0x5aa94971c0c0;  alias, 1 drivers
v0x5aa949700430_0 .net "WB", 1 0, L_0x5aa94971d9d0;  alias, 1 drivers
v0x5aa949700520_0 .net "WB_out", 1 0, L_0x5aa94971c050;  alias, 1 drivers
v0x5aa9497005c0_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949700660_0 .net "dr1_in", 4 0, L_0x5aa94971cc70;  alias, 1 drivers
v0x5aa949700770_0 .net "dr1_out", 4 0, L_0x5aa94971c660;  alias, 1 drivers
v0x5aa949700830_0 .net "dr2_in", 4 0, L_0x5aa94971cd50;  alias, 1 drivers
v0x5aa9497008f0_0 .net "dr2_out", 4 0, L_0x5aa94971c7b0;  alias, 1 drivers
v0x5aa9497009e0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949700a80_0 .net "ip_in", 31 0, L_0x5aa94971bf70;  alias, 1 drivers
v0x5aa949700b40_0 .net "ip_out", 31 0, L_0x5aa94971c1d0;  alias, 1 drivers
v0x5aa949700c30_0 .net "iv_in", 31 0, L_0x5aa94971d8a0;  alias, 1 drivers
v0x5aa949700d40_0 .net "iv_out", 31 0, v0x5aa9496fef60_0;  alias, 1 drivers
v0x5aa949700e50_0 .net "rd1_in", 31 0, L_0x5aa94970b290;  alias, 1 drivers
v0x5aa949700f60_0 .net "rd1_out", 31 0, L_0x5aa94971c300;  alias, 1 drivers
v0x5aa949701070_0 .net "rd2_in", 31 0, L_0x5aa94970b600;  alias, 1 drivers
v0x5aa949701180_0 .net "rd2_out", 31 0, L_0x5aa94971c450;  alias, 1 drivers
S_0x5aa9496fb4f0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5aa9496fb6f0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5aa94971c050 .functor BUFZ 2, v0x5aa9496fbb90_0, C4<00>, C4<00>, C4<00>;
v0x5aa9496fb830_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fb8f0_0 .net "D", 1 0, L_0x5aa94971d9d0;  alias, 1 drivers
v0x5aa9496fb9d0_0 .net "Q", 1 0, L_0x5aa94971c050;  alias, 1 drivers
v0x5aa9496fbaf0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fbb90_0 .var "state", 1 0;
S_0x5aa9496fbd40 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5aa9496fbf40 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x5aa94971c0c0 .functor BUFZ 3, v0x5aa9496fc390_0, C4<000>, C4<000>, C4<000>;
v0x5aa9496fc050_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fc0f0_0 .net "D", 2 0, L_0x5aa94971dd00;  alias, 1 drivers
v0x5aa9496fc1d0_0 .net "Q", 2 0, L_0x5aa94971c0c0;  alias, 1 drivers
v0x5aa9496fc2f0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fc390_0 .var "state", 2 0;
S_0x5aa9496fc540 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x5aa9496fc720 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x5aa9496fc860_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fc900_0 .net "D", 3 0, L_0x5aa94971e1a0;  alias, 1 drivers
v0x5aa9496fc9e0_0 .net "Q", 3 0, v0x5aa9496fcb70_0;  alias, 1 drivers
v0x5aa9496fcad0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fcb70_0 .var "state", 3 0;
S_0x5aa9496fcd20 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496fcf00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971c1d0 .functor BUFZ 32, v0x5aa9496fd380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496fd040_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fd100_0 .net "D", 31 0, L_0x5aa94971bf70;  alias, 1 drivers
v0x5aa9496fd1e0_0 .net "Q", 31 0, L_0x5aa94971c1d0;  alias, 1 drivers
v0x5aa9496fd2e0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fd380_0 .var "state", 31 0;
S_0x5aa9496fd510 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496fd740 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971c300 .functor BUFZ 32, v0x5aa9496fdba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496fd850_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fd910_0 .net "D", 31 0, L_0x5aa94970b290;  alias, 1 drivers
v0x5aa9496fda00_0 .net "Q", 31 0, L_0x5aa94971c300;  alias, 1 drivers
v0x5aa9496fdb00_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fdba0_0 .var "state", 31 0;
S_0x5aa9496fdd10 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496fdef0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971c450 .functor BUFZ 32, v0x5aa9496fe350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9496fe030_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fe0f0_0 .net "D", 31 0, L_0x5aa94970b600;  alias, 1 drivers
v0x5aa9496fe1e0_0 .net "Q", 31 0, L_0x5aa94971c450;  alias, 1 drivers
v0x5aa9496fe2b0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fe350_0 .var "state", 31 0;
S_0x5aa9496fe4e0 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9496fe6c0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5aa9496fe800_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fecd0_0 .net "D", 31 0, L_0x5aa94971d8a0;  alias, 1 drivers
v0x5aa9496fedc0_0 .net "Q", 31 0, v0x5aa9496fef60_0;  alias, 1 drivers
v0x5aa9496feec0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fef60_0 .var "state", 31 0;
S_0x5aa9496ff0d0 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5aa9496ff2b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5aa94971c660 .functor BUFZ 5, v0x5aa9496ff740_0, C4<00000>, C4<00000>, C4<00000>;
v0x5aa9496ff3f0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496ff4b0_0 .net "D", 4 0, L_0x5aa94971cc70;  alias, 1 drivers
v0x5aa9496ff5a0_0 .net "Q", 4 0, L_0x5aa94971c660;  alias, 1 drivers
v0x5aa9496ff6a0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496ff740_0 .var "state", 4 0;
S_0x5aa9496ff8b0 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x5aa9496fb120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5aa9496fd6f0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5aa94971c7b0 .functor BUFZ 5, v0x5aa9496fff50_0, C4<00000>, C4<00000>, C4<00000>;
v0x5aa9496ffc10_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496ffcd0_0 .net "D", 4 0, L_0x5aa94971cd50;  alias, 1 drivers
v0x5aa9496ffdb0_0 .net "Q", 4 0, L_0x5aa94971c7b0;  alias, 1 drivers
v0x5aa9496ffeb0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9496fff50_0 .var "state", 4 0;
S_0x5aa9497014c0 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x5aa949702740_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949702800_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9497028c0_0 .net "in_in", 31 0, L_0x5aa94971be70;  alias, 1 drivers
v0x5aa9497029b0_0 .net "in_out", 31 0, v0x5aa949702590_0;  alias, 1 drivers
v0x5aa949702a50_0 .net "ip_in", 31 0, v0x5aa9496f3c00_0;  alias, 1 drivers
v0x5aa949702b40_0 .net "ip_out", 31 0, L_0x5aa94971bf70;  alias, 1 drivers
S_0x5aa949701730 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x5aa9497014c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa949701930 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971bf70 .functor BUFZ 32, v0x5aa949701e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa949701ad0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949701b90_0 .net "D", 31 0, v0x5aa9496f3c00_0;  alias, 1 drivers
v0x5aa949701ca0_0 .net "Q", 31 0, L_0x5aa94971bf70;  alias, 1 drivers
v0x5aa949701d90_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949701e30_0 .var "state", 31 0;
S_0x5aa949701fe0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x5aa9497014c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9497021e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5aa9497022f0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949702390_0 .net "D", 31 0, L_0x5aa94971be70;  alias, 1 drivers
v0x5aa949702450_0 .net "Q", 31 0, v0x5aa949702590_0;  alias, 1 drivers
v0x5aa9497024f0_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949702590_0 .var "state", 31 0;
S_0x5aa949702d00 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x5aa9496dbc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x5aa949704f50_0 .net "WB", 1 0, L_0x5aa94971e440;  alias, 1 drivers
v0x5aa949705030_0 .net "WB_out", 1 0, v0x5aa949703630_0;  alias, 1 drivers
v0x5aa9497050f0_0 .net "ar_in", 31 0, v0x5aa9496f8000_0;  alias, 1 drivers
v0x5aa9497051c0_0 .net "ar_out", 31 0, L_0x5aa94971ed00;  alias, 1 drivers
v0x5aa9497052b0_0 .net "clk", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9497053a0_0 .net "dr_in", 4 0, L_0x5aa94971e880;  alias, 1 drivers
v0x5aa949705460_0 .net "dr_out", 4 0, v0x5aa949704dc0_0;  alias, 1 drivers
v0x5aa949705570_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949705610_0 .net "rd_in", 31 0, L_0x5aa94971bae0;  alias, 1 drivers
v0x5aa9497056d0_0 .net "rd_out", 31 0, L_0x5aa94971ebe0;  alias, 1 drivers
S_0x5aa949702ff0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x5aa949702d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5aa9497031f0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x5aa949703300_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9497033c0_0 .net "D", 1 0, L_0x5aa94971e440;  alias, 1 drivers
v0x5aa9497034d0_0 .net "Q", 1 0, v0x5aa949703630_0;  alias, 1 drivers
v0x5aa949703590_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949703630_0 .var "state", 1 0;
S_0x5aa9497037e0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x5aa949702d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa9497039e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971ebe0 .functor BUFZ 32, v0x5aa949703df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa949703af0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949703b90_0 .net "D", 31 0, L_0x5aa94971bae0;  alias, 1 drivers
v0x5aa949703c50_0 .net "Q", 31 0, L_0x5aa94971ebe0;  alias, 1 drivers
v0x5aa949703d50_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949703df0_0 .var "state", 31 0;
S_0x5aa949703f60 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x5aa949702d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5aa949704140 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5aa94971ed00 .functor BUFZ 32, v0x5aa9497045d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aa9497042b0_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949704350_0 .net "D", 31 0, v0x5aa9496f8000_0;  alias, 1 drivers
v0x5aa949704460_0 .net "Q", 31 0, L_0x5aa94971ed00;  alias, 1 drivers
v0x5aa949704530_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa9497045d0_0 .var "state", 31 0;
S_0x5aa949704760 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x5aa949702d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5aa949704940 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x5aa949704a80_0 .net "C", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949704b40_0 .net "D", 4 0, L_0x5aa94971e880;  alias, 1 drivers
v0x5aa949704c50_0 .net "Q", 4 0, v0x5aa949704dc0_0;  alias, 1 drivers
v0x5aa949704d20_0 .net "en", 0 0, v0x5aa94970a460_0;  alias, 1 drivers
v0x5aa949704dc0_0 .var "state", 4 0;
    .scope S_0x5aa9496faa00;
T_0 ;
    %wait E_0x5aa9496fac80;
    %load/vec4 v0x5aa9496faf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aa9496fae80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5aa9496fad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5aa9496faff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5aa9496fadc0_0;
    %assign/vec4 v0x5aa9496fae80_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5aa9496f4bf0;
T_1 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f57c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5aa9496f57c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5aa9496f57c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aa9496f4eb0, 0, 4;
    %load/vec4 v0x5aa9496f57c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aa9496f57c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5aa9496f5ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5aa9496f5700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5aa9496f55a0_0;
    %load/vec4 v0x5aa9496f5700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aa9496f4eb0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5aa9496f36d0;
T_2 ;
    %wait E_0x5aa9496f38b0;
    %load/vec4 v0x5aa9496f3b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f3cf0_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %and;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %or;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %add;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %sub;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %or;
    %inv;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5aa9496f3930_0;
    %load/vec4 v0x5aa9496f3a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5aa9496f3c00_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5aa9496f3c00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x5aa9496f3e00_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5aa9496f1100;
T_3 ;
    %wait E_0x5aa9496dfd50;
    %load/vec4 v0x5aa9496f16e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f15f0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5aa9496f1410_0;
    %store/vec4 v0x5aa9496f15f0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5aa9496f1510_0;
    %store/vec4 v0x5aa9496f15f0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5aa9496db510;
T_4 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f0050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5aa9496b9080_0;
    %load/vec4 v0x5aa9496cf1c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aa9496eff90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5aa949701730;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa949701e30_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5aa949701730;
T_6 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa949701d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5aa949701b90_0;
    %assign/vec4 v0x5aa949701e30_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5aa949701fe0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa949702590_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5aa949701fe0;
T_8 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9497024f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5aa949702390_0;
    %assign/vec4 v0x5aa949702590_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5aa9496fb4f0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa9496fbb90_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5aa9496fb4f0;
T_10 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5aa9496fb8f0_0;
    %assign/vec4 v0x5aa9496fbb90_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5aa9496fbd40;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aa9496fc390_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x5aa9496fbd40;
T_12 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5aa9496fc0f0_0;
    %assign/vec4 v0x5aa9496fc390_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5aa9496fc540;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aa9496fcb70_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x5aa9496fc540;
T_14 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fcad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5aa9496fc900_0;
    %assign/vec4 v0x5aa9496fcb70_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5aa9496fcd20;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496fd380_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5aa9496fcd20;
T_16 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5aa9496fd100_0;
    %assign/vec4 v0x5aa9496fd380_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5aa9496fd510;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496fdba0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5aa9496fd510;
T_18 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5aa9496fd910_0;
    %assign/vec4 v0x5aa9496fdba0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5aa9496fdd10;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496fe350_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5aa9496fdd10;
T_20 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496fe2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5aa9496fe0f0_0;
    %assign/vec4 v0x5aa9496fe350_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5aa9496fe4e0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496fef60_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5aa9496fe4e0;
T_22 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496feec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5aa9496fecd0_0;
    %assign/vec4 v0x5aa9496fef60_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5aa9496ff0d0;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aa9496ff740_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x5aa9496ff0d0;
T_24 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496ff6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5aa9496ff4b0_0;
    %assign/vec4 v0x5aa9496ff740_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5aa9496ff8b0;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aa9496fff50_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x5aa9496ff8b0;
T_26 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496ffeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5aa9496ffcd0_0;
    %assign/vec4 v0x5aa9496fff50_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5aa9496f3f60;
T_27 ;
    %wait E_0x5aa9496f4270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f48c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f44b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f4630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f4740_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa9496f42f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f4800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f4980_0, 0, 1;
    %load/vec4 v0x5aa9496f4550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f44b0_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f48c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4980_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aa9496f42f0_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f43f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4980_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f43f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4630_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f43f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f4800_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f48c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa9496f44b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aa9496f42f0_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5aa9496f1870;
T_28 ;
    %wait E_0x5aa9496f1b20;
    %load/vec4 v0x5aa9496f1e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aa9496f1d80_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5aa9496f1ba0_0;
    %store/vec4 v0x5aa9496f1d80_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5aa9496f1ca0_0;
    %store/vec4 v0x5aa9496f1d80_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5aa9496f2000;
T_29 ;
    %wait E_0x5aa9496f2250;
    %load/vec4 v0x5aa9496f23d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5aa9496f23d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5aa9496f24b0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5aa9496f22d0_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5aa9496f0210;
T_30 ;
    %wait E_0x5aa94965fd40;
    %load/vec4 v0x5aa9496f0820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f0730_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x5aa9496f0550_0;
    %store/vec4 v0x5aa9496f0730_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x5aa9496f0650_0;
    %store/vec4 v0x5aa9496f0730_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5aa9496f25f0;
T_31 ;
    %wait E_0x5aa9496f2800;
    %load/vec4 v0x5aa9496f2a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f2c10_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %and;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %or;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %add;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %sub;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %or;
    %inv;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x5aa9496f2860_0;
    %load/vec4 v0x5aa9496f2960_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5aa9496f2b30_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5aa9496f2b30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x5aa9496f2d40_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5aa9496f2ea0;
T_32 ;
    %wait E_0x5aa9496f3080;
    %load/vec4 v0x5aa9496f32f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f3490_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %and;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %or;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %add;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %sub;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %or;
    %inv;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5aa9496f3100_0;
    %load/vec4 v0x5aa9496f3200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x5aa9496f33f0_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5aa9496f33f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x5aa9496f3570_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5aa9496f61e0;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa9496f68c0_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x5aa9496f61e0;
T_34 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f6820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5aa9496f6680_0;
    %assign/vec4 v0x5aa9496f68c0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5aa9496f6a70;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5aa9496f7050_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x5aa9496f6a70;
T_36 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f6fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5aa9496f6de0_0;
    %assign/vec4 v0x5aa9496f7050_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5aa9496f71b0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f7850_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5aa9496f71b0;
T_38 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5aa9496f75c0_0;
    %assign/vec4 v0x5aa9496f7850_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5aa9496f91a0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa9496f9710_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5aa9496f91a0;
T_40 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5aa9496f94b0_0;
    %assign/vec4 v0x5aa9496f9710_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5aa9496f79c0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f8000_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x5aa9496f79c0;
T_42 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5aa9496f7da0_0;
    %assign/vec4 v0x5aa9496f8000_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5aa9496f81b0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f8840_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x5aa9496f81b0;
T_44 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5aa9496f85b0_0;
    %assign/vec4 v0x5aa9496f8840_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5aa9496f89b0;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aa9496f8ff0_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x5aa9496f89b0;
T_46 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa9496f8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5aa9496f8d90_0;
    %assign/vec4 v0x5aa9496f8ff0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5aa949702ff0;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aa949703630_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x5aa949702ff0;
T_48 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa949703590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5aa9497033c0_0;
    %assign/vec4 v0x5aa949703630_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5aa9497037e0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa949703df0_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x5aa9497037e0;
T_50 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa949703d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5aa949703b90_0;
    %assign/vec4 v0x5aa949703df0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5aa949703f60;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9497045d0_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x5aa949703f60;
T_52 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa949704530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5aa949704350_0;
    %assign/vec4 v0x5aa9497045d0_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5aa949704760;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aa949704dc0_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x5aa949704760;
T_54 ;
    %wait E_0x5aa94965f7b0;
    %load/vec4 v0x5aa949704d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5aa949704b40_0;
    %assign/vec4 v0x5aa949704dc0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5aa9496f09b0;
T_55 ;
    %wait E_0x5aa94961aa90;
    %load/vec4 v0x5aa9496f0f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa9496f0e80_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x5aa9496f0ca0_0;
    %store/vec4 v0x5aa9496f0e80_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x5aa9496f0da0_0;
    %store/vec4 v0x5aa9496f0e80_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5aa9496db890;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa94970a700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa94970adb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa94970acf0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x5aa9496db890;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa94970a520_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5aa94970a520_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5aa9496f4eb0, v0x5aa94970a520_0 > {0 0 0};
    %load/vec4 v0x5aa94970a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aa94970a520_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5aa9496db890 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x5aa9496db890;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x5aa9496eff90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x5aa9496db890;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa94970a460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa94970ac50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa94970a460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aa94970ac50_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa94970ac50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aa94970a460_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5aa94970a460_0;
    %inv;
    %store/vec4 v0x5aa94970a460_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x5aa9496db890;
T_60 ;
    %wait E_0x5aa94965f150;
    %wait E_0x5aa94965f7b0;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aa94970acf0_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x5aa94970acf0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x5aa94965f7b0;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x5aa94970a7c0_0, v0x5aa94970a600_0, v0x5aa94970ae90_0, v0x5aa94970af80_0 {0 0 0};
    %vpi_call 2 72 "$display", "src1_addr: %h, src1_data: %h, src2_addr: %h, src2_data: %h", v0x5aa94970a880_0, v0x5aa94970a950_0, v0x5aa94970aa20_0, v0x5aa94970aaf0_0 {0 0 0};
    %load/vec4 v0x5aa94970acf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5aa94970acf0_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 74 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
