Warnings in file C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\source\variable_counter_unrestricted.luc:
    Line 37, Column 12 : The signal "random_number.num" is wider than "debug" and the most significant bits will be dropped
Warnings in file C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\source\matrix_ram_writer.luc:
    Line 85, Column 26 : The signal "rom.arrow[bitloader.q][1]" is wider than "row_address_top" and the most significant bits will be dropped
    Line 11, Column 4 : "new_data" was never used
    Line 42, Column 4 : "data" was never used
    Line 45, Column 4 : "arrow_type" was never used
    Line 57, Column 4 : "ram_writer_address" was never used
Warnings in file C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\source\au_top.luc:
    Line 33, Column 2 : "col_index" was never used
    Line 32, Column 2 : "row_index" was never used
Warnings in file C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\source\variable_counter.luc:
    Line 38, Column 12 : The signal "random_number.num" is wider than "debug" and the most significant bits will be dropped
Warnings in file C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\source\matrix_ram.luc:
    Line 8, Column 4 : "rst" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\seanc\OneDrive\Desktop\Work\SUTD\50.002 1D\50.002-1d\Rune\work\project.tcl}
# set projDir "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/vivado"
# set projName "Rune"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/au_top_0.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/matrix_writer_1.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/matrix_ram_writer_2.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/matrix_ram_3.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/full_circuit_4.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/multi_seven_seg_5.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/reset_conditioner_6.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/button_conditioner_7.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/edge_detector_8.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/arrow_rom_9.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/simple_dual_ram_10.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/counter_11.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/variable_counter_12.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/variable_counter_unrestricted_13.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/game_CU_14.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/regfile_15.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/alu_16.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/wasel_17.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/ra2sel_18.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/asel_19.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/bsel_20.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/wdsel_21.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/counter_22.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/seven_seg_23.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/decoder_24.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/pipeline_25.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/edge_detector_26.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/counter_27.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/pn_gen_28.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/counter_29.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/comparator_30.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/adder_31.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/shifter_32.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/boolean_33.v" "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/verilog/multiplier_34.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002\ 1D/50.002-1d/Rune/work/constraint/custom.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Thu Apr 14 22:52:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Apr 14 22:52:36 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_7' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_25' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/pipeline_25.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_25' (1#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/pipeline_25.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_7' (2#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (3#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_1' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_writer_1.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_1' (4#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_writer_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_writer_2' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:14]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter DATA_SET bound to: 2'b11 
	Parameter START_writer_state bound to: 2'b00 
	Parameter LOAD_ADDRESS_writer_state bound to: 2'b01 
	Parameter LOAD_WAIT_writer_state bound to: 2'b10 
	Parameter LOOP_writer_state bound to: 2'b11 
	Parameter READY_button_state bound to: 1'b0 
	Parameter LOADING_button_state bound to: 1'b1 
	Parameter NUM_ARROW_TYPES bound to: 4'b1001 
	Parameter MAX_LEVEL bound to: 4'b1001 
	Parameter START_DATA bound to: 48'b011110000111111101111111111000000111111111111111 
INFO: [Synth 8-6157] synthesizing module 'arrow_rom_9' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/arrow_rom_9.v:7]
	Parameter COLOUR bound to: 24'b101011110001010100111000 
	Parameter RIGHT_ARROW bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001001010001000001011000111001100000111001011000111001010000111001001000111001000000110001011000101001010 
	Parameter LEFT_ARROW bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001001010001000001001000111001100000111001011000111001010000111001001000111001000000110001001000101001010 
	Parameter UP_ARROW bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001001010001000001010000111001010000110001010000101001010000110001001000110001011000111001000000111001100 
	Parameter DOWN_ARROW bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001001000001011000111001000000111001100001001001010001000001010000111001010000110001010000101001010 
INFO: [Synth 8-6155] done synthesizing module 'arrow_rom_9' (5#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/arrow_rom_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_writer_2' (6#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_3' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_ram_3.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_10' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/simple_dual_ram_10.v:48]
	Parameter SIZE bound to: 2'b11 
	Parameter DEPTH bound to: 12'b010000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_10' (7#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/simple_dual_ram_10.v:48]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_3' (8#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/matrix_ram_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'full_circuit_4' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/full_circuit_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (9#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_12' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_26' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/edge_detector_26.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_26' (10#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/edge_detector_26.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_27' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_27.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_27' (11#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_27.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_28' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_28' (12#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/pn_gen_28.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_12' (13#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_12.v:11]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_unrestricted_13' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'counter_29' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_29.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_29' (14#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_29.v:14]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_unrestricted_13' (15#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/variable_counter_unrestricted_13.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_CU_14' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/game_CU_14.v:7]
	Parameter START_game_fsm bound to: 7'b0000000 
	Parameter GAME_OVER_game_fsm bound to: 7'b0000001 
	Parameter INCREMENT_LEVEL_game_fsm bound to: 7'b0000010 
	Parameter CHECK_LEVEL_LTE9_game_fsm bound to: 7'b0000011 
	Parameter BRANCH_CHECK_LEVEL_LTE9_game_fsm bound to: 7'b0000100 
	Parameter INCREMENT_RANDOMIZER_1_game_fsm bound to: 7'b0000101 
	Parameter CHECK_RANDOMIZER_1_LTE4_game_fsm bound to: 7'b0000110 
	Parameter BRANCH_CHECK_RANDOMIZER_1_LTE4_game_fsm bound to: 7'b0000111 
	Parameter MAKE_RANDOMIZER_1_1_game_fsm bound to: 7'b0001000 
	Parameter SET_CURRENT_ARROW_TO_1_RESET_game_fsm bound to: 7'b0001001 
	Parameter SET_CURRENT_ARROW_TO_1_RSA_1_game_fsm bound to: 7'b0001010 
	Parameter SET_CURRENT_ARROW_TO_1_RSA_2_game_fsm bound to: 7'b0001011 
	Parameter SET_CURRENT_ARROW_TO_1_IDLE_game_fsm bound to: 7'b0001100 
	Parameter SETUP_NTH_EQ_RANDOMIZER_game_fsm bound to: 7'b0001101 
	Parameter INCREMENT_CURRENT_ARROW_GREEN_game_fsm bound to: 7'b0001110 
	Parameter INCREMENT_CURRENT_ARROW_RESET_game_fsm bound to: 7'b0001111 
	Parameter INCREMENT_CURRENT_ARROW_RSA_1_game_fsm bound to: 7'b0010000 
	Parameter INCREMENT_CURRENT_ARROW_RSA_2_game_fsm bound to: 7'b0010001 
	Parameter IDLE_game_fsm bound to: 7'b0010010 
	Parameter IDLE1_game_fsm bound to: 7'b0010011 
	Parameter INCREMENT_RANDOMIZER_RSA_1_game_fsm bound to: 7'b0010100 
	Parameter CHECK_RANDOMIZER_RSA_1_LTE4_game_fsm bound to: 7'b0010101 
	Parameter BRANCH_CHECK_RANDOMIZER_RSA_1_LTE4_game_fsm bound to: 7'b0010110 
	Parameter MAKE_RANDOMIZER_RSA_1_1_game_fsm bound to: 7'b0010111 
	Parameter IDLE2_game_fsm bound to: 7'b0011000 
	Parameter INCREMENT_RANDOMIZER_RSA_2_game_fsm bound to: 7'b0011001 
	Parameter CHECK_RANDOMIZER_RSA_2_LTE4_game_fsm bound to: 7'b0011010 
	Parameter BRANCH_CHECK_RANDOMIZER_RSA_2_LTE4_game_fsm bound to: 7'b0011011 
	Parameter MAKE_RANDOMIZER_RSA_2_1_game_fsm bound to: 7'b0011100 
	Parameter IDLE3_game_fsm bound to: 7'b0011101 
	Parameter INCREMENT_RANDOMIZER_RSA_3_game_fsm bound to: 7'b0011110 
	Parameter CHECK_RANDOMIZER_RSA_3_LTE4_game_fsm bound to: 7'b0011111 
	Parameter BRANCH_CHECK_RANDOMIZER_RSA_3_LTE4_game_fsm bound to: 7'b0100000 
	Parameter MAKE_RANDOMIZER_RSA_3_1_game_fsm bound to: 7'b0100001 
	Parameter CHECK_CURRENT_ARROW_LTE_LEVEL_game_fsm bound to: 7'b0100010 
	Parameter BRANCH_CHECK_CURRENT_ARROW_LTE_LEVEL_game_fsm bound to: 7'b0100011 
	Parameter RESET_TIMER_EQ4_game_fsm bound to: 7'b0100100 
	Parameter LOAD_CURRENT_ARROW_DATA_TO_TEMP_LEFT_game_fsm bound to: 7'b0100101 
	Parameter LOAD_CURRENT_ARROW_DATA_TO_TEMP_RIGHT_game_fsm bound to: 7'b0100110 
	Parameter LOAD_CURRENT_ARROW_DATA_TO_TEMP_UP_game_fsm bound to: 7'b0100111 
	Parameter LOAD_CURRENT_ARROW_DATA_TO_TEMP_DOWN_game_fsm bound to: 7'b0101000 
	Parameter CHECK_CORRECT_INPUT_LEFT_game_fsm bound to: 7'b0101001 
	Parameter CHECK_CORRECT_INPUT_RIGHT_game_fsm bound to: 7'b0101010 
	Parameter CHECK_CORRECT_INPUT_UP_game_fsm bound to: 7'b0101011 
	Parameter CHECK_CORRECT_INPUT_DOWN_game_fsm bound to: 7'b0101100 
	Parameter BRANCH_CHECK_CORRECT_INPUT_game_fsm bound to: 7'b0101101 
	Parameter MAKE_NTH_ARROW_GREEN_game_fsm bound to: 7'b0101110 
	Parameter CHECK_GAME_TIMER_MT_0_game_fsm bound to: 7'b0101111 
	Parameter BRANCH_GAME_TIMER_game_fsm bound to: 7'b0110000 
	Parameter CHECK_NUMBER_OF_CORRECT_INPUT_EQ_LEVEL_game_fsm bound to: 7'b0110001 
	Parameter DECREASE_GAME_TIMER_game_fsm bound to: 7'b0110010 
	Parameter BRANCH_CHECK_NUMBER_OF_CORRECT_INPUT_EQ_LEVEL_game_fsm bound to: 7'b0110011 
	Parameter INCREMENT_SCORE_game_fsm bound to: 7'b0110100 
	Parameter SET_NUMBER_OF_CORRECT_INPUT_EQ_0_game_fsm bound to: 7'b0110101 
	Parameter SET_R0_0_game_fsm bound to: 7'b0110110 
	Parameter SET_R1_0_game_fsm bound to: 7'b0110111 
	Parameter SET_R2_0_game_fsm bound to: 7'b0111000 
	Parameter SET_R3_0_game_fsm bound to: 7'b0111001 
	Parameter SET_R4_0_game_fsm bound to: 7'b0111010 
	Parameter SET_R5_0_game_fsm bound to: 7'b0111011 
	Parameter SET_R6_0_game_fsm bound to: 7'b0111100 
	Parameter SET_R7_0_game_fsm bound to: 7'b0111101 
	Parameter SET_R8_0_game_fsm bound to: 7'b0111110 
	Parameter SET_R9_0_game_fsm bound to: 7'b0111111 
	Parameter SET_R10_0_game_fsm bound to: 7'b1000000 
	Parameter SET_R11_0_game_fsm bound to: 7'b1000001 
	Parameter SET_R12_0_game_fsm bound to: 7'b1000010 
	Parameter SET_R13_0_game_fsm bound to: 7'b1000011 
	Parameter SET_R14_0_game_fsm bound to: 7'b1000100 
	Parameter SET_R15_0_game_fsm bound to: 7'b1000101 
	Parameter INCREMENT_NUMBER_OF_CORRECT_INPUT_game_fsm bound to: 7'b1000110 
	Parameter CHECK_NUMBER_OF_CORRECT_INPUT_game_fsm bound to: 7'b1000111 
	Parameter CHECK_NUMBER_OF_CORRECT_INPUT_LT_LEVEL_game_fsm bound to: 7'b1001000 
	Parameter BRANCH_CHECK_LT_LEVEL_game_fsm bound to: 7'b1001001 
	Parameter BRANCH_CHECK_NTH_ARROW_EMPTY_game_fsm bound to: 7'b1001010 
	Parameter CHECK_NTH_ARROW_EMPTY_game_fsm bound to: 7'b1001011 
	Parameter CHECK_CURRENT_ARROW_LTE_NUMBER_OF_CORRECT_INPUT_game_fsm bound to: 7'b1001100 
	Parameter BRANCH_CHECK_CURRENT_ARROW_LTE_NUMBER_OF_CORRECT_INPUT_game_fsm bound to: 7'b1001101 
	Parameter MAKE_NTH_ARROW_WHITE_game_fsm bound to: 7'b1001110 
	Parameter INCREMENT_RANDOMIZER_IDLE_game_fsm bound to: 7'b1001111 
	Parameter CHECK_RANDOMIZER_IDLE_LTE4_game_fsm bound to: 7'b1010000 
	Parameter BRANCH_CHECK_RANDOMIZER_IDLE_LTE4_game_fsm bound to: 7'b1010001 
	Parameter MAKE_RANDOMIZER_IDLE_1_game_fsm bound to: 7'b1010010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/game_CU_14.v:140]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_14' (16#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/game_CU_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_15' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/regfile_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_15' (17#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/regfile_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_16' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/alu_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_30' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/comparator_30.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_30' (18#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/comparator_30.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_31' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/adder_31.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/adder_31.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_31' (19#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/adder_31.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_32' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/shifter_32.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_32' (20#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/shifter_32.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_33' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/boolean_33.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_33' (21#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/boolean_33.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_34' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/multiplier_34.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_34' (22#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/multiplier_34.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_16' (23#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/alu_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'wasel_17' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/wasel_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'wasel_17' (24#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/wasel_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'ra2sel_18' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/ra2sel_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ra2sel_18' (25#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/ra2sel_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'asel_19' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/asel_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'asel_19' (26#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/asel_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'bsel_20' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/bsel_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bsel_20' (27#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/bsel_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'wdsel_21' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/wdsel_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'wdsel_21' (28#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/wdsel_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_circuit_4' (29#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/full_circuit_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_22.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (30#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_23' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/seven_seg_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_23' (31#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/seven_seg_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_24' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/decoder_24.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_24' (32#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/decoder_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (33#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (34#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (35#1) [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/vivado/Rune/Rune.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1000.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seanc/OneDrive/Desktop/Work/SUTD/50.002 1D/50.002-1d/Rune/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_writer_state_q_reg' in module 'matrix_ram_writer_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      START_writer_state |                               00 |                               00
LOAD_ADDRESS_writer_state |                               01 |                               01
       LOOP_writer_state |                               10 |                               11
  LOAD_WAIT_writer_state |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_writer_state_q_reg' using encoding 'sequential' in module 'matrix_ram_writer_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cpu/vi_ur/slowclock_forvariablecounter' (counter_29) to 'cpu/vi_ur/slowerclock'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   4 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---RAMs : 
	               3K Bit	(1024 X 3 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	  10 Input  106 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	  83 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 6     
	  83 Input    4 Bit        Muxes := 3     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	  83 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	  83 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 9     
	  81 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu_unit/mult/out0, operation Mode is: A*B.
DSP Report: operator alu_unit/mult/out0 is absorbed into DSP alu_unit/mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | matrixram/top_ram/mem_reg    | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|au_top_0    | matrixram/bottom_ram/mem_reg | 1 K x 3(READ_FIRST)    | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_34 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1000.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------+-------------------