FIRRTL version 1.2.0
circuit FDIStallHandler :
  module FDIStallHandler : @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 26:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 26:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 26:7]
    input io_linkmgmt_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 27:16]
    output io_linkmgmt_stalldone : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 27:16]
    output io_fdi_pl_stallreq : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 27:16]
    input io_fdi_lp_stallack : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 27:16]

    reg fdi_lp_stallreq_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), fdi_lp_stallreq_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 28:38]
    reg linkmgmt_stalldone_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), linkmgmt_stalldone_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 29:41]
    reg stall_handshake_state_reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 34:44]
    node _T = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_1 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_3 = not(io_fdi_lp_stallack) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 42:42]
    node _T_4 = and(io_linkmgmt_stallreq, _T_3) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 42:39]
    node _GEN_0 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 42:62 43:37 47:37]
    node _GEN_1 = mux(_T_4, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 42:62 44:40 48:40]
    node _GEN_2 = mux(_T_4, UInt<1>("h1"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 42:62 45:43 49:43]
    node _T_5 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_6 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_7 = eq(_T_5, _T_6) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_3 = mux(io_fdi_lp_stallack, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 53:37 54:37 58:37]
    node _GEN_4 = mux(io_fdi_lp_stallack, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 53:37 55:40 59:40]
    node _GEN_5 = mux(io_fdi_lp_stallack, UInt<2>("h2"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 53:37 56:43 60:43]
    node _T_8 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_9 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_10 = eq(_T_8, _T_9) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_11 = not(io_fdi_lp_stallack) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 64:18]
    node _GEN_6 = mux(_T_11, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 64:38 65:37 69:37]
    node _GEN_7 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 64:38 66:40 70:40]
    node _GEN_8 = mux(_T_11, UInt<2>("h3"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 64:38 67:43 71:43]
    node _T_12 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_13 = asUInt(stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_14 = eq(_T_12, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _T_15 = not(io_linkmgmt_stallreq) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 75:18]
    node _GEN_9 = mux(_T_15, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 75:40 76:37 80:37]
    node _GEN_10 = mux(_T_15, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 75:40 77:40 81:40]
    node _GEN_11 = mux(_T_15, UInt<1>("h0"), stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 75:40 78:43 82:43]
    node _GEN_12 = mux(_T_14, _GEN_9, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 37:25 40:38]
    node _GEN_13 = mux(_T_14, _GEN_10, linkmgmt_stalldone_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 38:28 40:38]
    node _GEN_14 = mux(_T_14, _GEN_11, stall_handshake_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 36:31 40:38]
    node _GEN_15 = mux(_T_10, _GEN_6, _GEN_12) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_16 = mux(_T_10, _GEN_7, _GEN_13) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_17 = mux(_T_10, _GEN_8, _GEN_14) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_18 = mux(_T_7, _GEN_3, _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_19 = mux(_T_7, _GEN_4, _GEN_16) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_20 = mux(_T_7, _GEN_5, _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_21 = mux(_T_2, _GEN_0, _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_22 = mux(_T_2, _GEN_1, _GEN_19) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    node _GEN_23 = mux(_T_2, _GEN_2, _GEN_20) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 40:38]
    io_linkmgmt_stalldone <= linkmgmt_stalldone_reg @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 32:27]
    io_fdi_pl_stallreq <= fdi_lp_stallreq_reg @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 31:24]
    fdi_lp_stallreq_reg <= mux(reset, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 28:{38,38}]
    linkmgmt_stalldone_reg <= mux(reset, UInt<1>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 29:{41,41}]
    stall_handshake_state_reg <= mux(reset, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/StallHandler.scala 34:{44,44}]
