{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742125418725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125418725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:43:38 2025 " "Processing started: Sun Mar 16 19:43:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125418725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742125418725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742125418725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742125418954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file top_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_temp " "Found entity 1: top_temp" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spo.v 1 1 " "Found 1 design units, including 1 entities, in source file spo.v" { { "Info" "ISGN_ENTITY_NAME" "1 spo " "Found entity 1: spo" {  } { { "spo.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init_table.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_init_table " "Found entity 1: max30102_init_table" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/max30102_init_table.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_Init " "Found entity 1: max30102_Init" {  } { { "MAX30102_Init.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/MAX30102_Init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/key_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418989 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 Integer_temp.v(66) " "Verilog HDL Expression warning at Integer_temp.v(66): truncated literal to match 18 bits" {  } { { "Integer_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/Integer_temp.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1742125418990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integer_temp " "Found entity 1: Integer_temp" {  } { { "Integer_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/Integer_temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_init_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_init_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Init_Dev " "Found entity 1: I2C_Init_Dev" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(35) " "Verilog HDL Declaration information at i2c_control.v(35): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742125418993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_uart_tx " "Found entity 1: debug_uart_tx" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/debug_uart_tx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418996 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "max30102_controller.v " "Can't analyze file -- file max30102_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1742125418998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file mq2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq2_module " "Found entity 1: mq2_module" {  } { { "mq2_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/mq2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125418999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125418999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_ctrl " "Found entity 1: alarm_ctrl" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125419001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125419001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125419002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125419002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_module " "Found entity 1: rst_module" {  } { { "rst_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/rst_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125419003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125419003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_module " "Found entity 1: dht11_module" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125419005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125419005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led top_temp.v(104) " "Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for \"led\"" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125419005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_value main.v(44) " "Verilog HDL Implicit Net warning at main.v(44): created implicit net for \"temp_value\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125419005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "humi_value main.v(45) " "Verilog HDL Implicit Net warning at main.v(45): created implicit net for \"humi_value\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125419005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742125419565 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "max30102_device_id main.v(22) " "Verilog HDL warning at main.v(22): object max30102_device_id used but never assigned" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1742125419567 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "max30102_device_id 0 main.v(22) " "Net \"max30102_device_id\" at main.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1742125419567 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_module rst_module:rst_inst " "Elaborating entity \"rst_module\" for hierarchy \"rst_module:rst_inst\"" {  } { { "main.v" "rst_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_module dht11_module:dht11_inst " "Elaborating entity \"dht11_module\" for hierarchy \"dht11_module:dht11_inst\"" {  } { { "main.v" "dht11_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dht11_in dht11_module.v(41) " "Verilog HDL or VHDL warning at dht11_module.v(41): object \"dht11_in\" assigned a value but never read" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125419571 "|main|dht11_module:dht11_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_ctrl alarm_ctrl:alarm_inst " "Elaborating entity \"alarm_ctrl\" for hierarchy \"alarm_ctrl:alarm_inst\"" {  } { { "main.v" "alarm_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spo spo:spo_inst " "Elaborating entity \"spo\" for hierarchy \"spo:spo_inst\"" {  } { { "main.v" "spo_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spo.v(47) " "Verilog HDL assignment warning at spo.v(47): truncated value with size 32 to match size of target (8)" {  } { { "spo.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125419573 "|main|spo:spo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_temp spo:spo_inst\|Integer_temp:u_Integer_spo " "Elaborating entity \"Integer_temp\" for hierarchy \"spo:spo_inst\|Integer_temp:u_Integer_spo\"" {  } { { "spo.v" "u_Integer_spo" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_temp top_temp:u_top_temp " "Elaborating entity \"top_temp\" for hierarchy \"top_temp:u_top_temp\"" {  } { { "main.v" "u_top_temp" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 top_temp.v(85) " "Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125419577 "|main|top_temp:u_top_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 top_temp.v(89) " "Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125419577 "|main|top_temp:u_top_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_Init top_temp:u_top_temp\|max30102_Init:u_max30102_Init " "Elaborating entity \"max30102_Init\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\"" {  } { { "top_temp.v" "u_max30102_Init" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Init_Dev top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev " "Elaborating entity \"I2C_Init_Dev\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\"" {  } { { "MAX30102_Init.v" "u_I2C_Init_Dev" { Text "E:/Code/FPGA_project/other/fish_tank/MAX30102_Init.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full I2C_Init_Dev.v(49) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object \"fifo_full\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125419580 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ready I2C_Init_Dev.v(50) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object \"read_ready\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125419580 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_init_table top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table " "Elaborating entity \"max30102_init_table\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\"" {  } { { "I2C_Init_Dev.v" "u_max30102_init_table" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419580 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[255..10\] 0 max30102_init_table.v(16) " "Net \"rom\[255..10\]\" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/max30102_init_table.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1742125419581 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\"" {  } { { "I2C_Init_Dev.v" "i2c_control" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419582 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_control.v(31) " "Output port \"led\" at i2c_control.v(31) has no driver" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1742125419584 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "i2c_control.v" "i2c_bit_shift" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_uart_tx debug_uart_tx:u_debug_uart_tx " "Elaborating entity \"debug_uart_tx\" for hierarchy \"debug_uart_tx:u_debug_uart_tx\"" {  } { { "main.v" "u_debug_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx debug_uart_tx:u_debug_uart_tx\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"debug_uart_tx:u_debug_uart_tx\|uart_tx:u_uart_tx\"" {  } { { "debug_uart_tx.v" "u_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/debug_uart_tx.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125419587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g124 " "Found entity 1: altsyncram_g124" {  } { { "db/altsyncram_g124.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/altsyncram_g124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_fgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125420974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125420974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125421016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125421016 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125421061 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE main.main0.rtl.mif " "Parameter INIT_FILE set to main.main0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125421936 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125421936 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1742125421936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE main.main0.rtl.mif " "Parameter \"INIT_FILE\" = \"main.main0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125421954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742125421954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vuu " "Found entity 1: altsyncram_vuu" {  } { { "db/altsyncram_vuu.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/altsyncram_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125422000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125422000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1742125422719 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/uart_tx.v" 121 -1 0 } } { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742125422792 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742125422792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[0\] GND " "Pin \"device_id_out\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[1\] GND " "Pin \"device_id_out\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[2\] GND " "Pin \"device_id_out\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[3\] GND " "Pin \"device_id_out\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[4\] GND " "Pin \"device_id_out\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[5\] GND " "Pin \"device_id_out\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[6\] GND " "Pin \"device_id_out\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[7\] GND " "Pin \"device_id_out\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|device_id_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spo2_data\[7\] GND " "Pin \"spo2_data\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|spo2_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spo2_data\[15\] GND " "Pin \"spo2_data\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125423024 "|main|spo2_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742125423024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125423172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1742125423629 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742125423667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742125423667 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1742125423773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125423888 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742125424129 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742125424129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125424165 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742125424165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125424250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1742125424456 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1742125424768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742125424790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125424790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125424997 "|main|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1742125424997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1951 " "Implemented 1951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742125424997 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742125424997 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1742125424997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1885 " "Implemented 1885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742125424997 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742125424997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742125424997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125425018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:43:45 2025 " "Processing ended: Sun Mar 16 19:43:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125425018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125425018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125425018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742125425018 ""}
