<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LTC2333_write</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">IPIF_Bus2IP_resetn:aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPIF_BUS2IP_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IPIF_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPIF_CLK.ASSOCIATED_RESET">IPIF_Bus2IP_resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IPIF</spirit:name>
      <spirit:busType spirit:vendor="NONE" spirit:library="user" spirit:name="IPIF_AXISL_" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="NONE" spirit:library="user" spirit:name="IPIF_AXISL__rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_Addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_Addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_Data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_Data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_RNW</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_RNW</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_BE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_BE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_CS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_CS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_RdCE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_RdCE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_WrCE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_WrCE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_Data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_Data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_RdAck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_RdAck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_WrAck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_WrAck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_Error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_Error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_resetn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>LTC2333_write</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_baylor_edu_IPIF_common_IPIF_common_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4bdcaf4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>LTC2333_write</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2bfb05c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ff60eb59</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_ps</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_Addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_RNW</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_BE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_RdCE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_REG&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_WrCE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_REG&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_WrAck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_RdAck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_Error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>busy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cnv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scki</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>timetrig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>BUSY_SIGNAL</spirit:name>
        <spirit:displayName>Busy Signal</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BUSY_SIGNAL">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BUSY_TIME</spirit:name>
        <spirit:displayName>Busy Time</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BUSY_TIME">550</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLOCK_PERIOD</spirit:name>
        <spirit:displayName>Clock Period</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLOCK_PERIOD">20</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N_REG</spirit:name>
        <spirit:displayName>N Reg</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_REG">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LTC2333-write.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_20479824</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LTC2333-write_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d5b6485f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_baylor_edu_IPIF_common_IPIF_common_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="baylor.edu" xilinx:library="IPIF_common" xilinx:name="IPIF_common" xilinx:version="1.0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LTC2333-write.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LTC2333-write_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../hdl/LTC2333_digitalModel.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LTC2333_write_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ff60eb59</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LTC2333_write_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>BUSY_SIGNAL</spirit:name>
      <spirit:displayName>Busy Signal</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BUSY_SIGNAL">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BUSY_TIME</spirit:name>
      <spirit:displayName>Busy Time</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BUSY_TIME">550</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLOCK_PERIOD</spirit:name>
      <spirit:displayName>Clock Period</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLOCK_PERIOD">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LTC2333_write_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N_REG</spirit:name>
      <spirit:displayName>N Reg</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_REG">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LTC2333_write_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-02-21T19:22:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d30af35_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7454d9f2_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f8e7a7_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7095bea_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b072a82_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4325b2ce_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd28f10_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11abf1f5_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633701f8_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364fbf7c_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125658e8_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2573c12c_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3182fb_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a1d20f_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3445a6b5_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1796029e_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383c9a31_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726467c1_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769b5c2_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2504db_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497e50ec_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6458b314_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387aa215_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f3606c_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abf67ab_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed8277b_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4549a361_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442d5f72_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432ce2c9_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1599f2_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349d2a66_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69780198_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282877a7_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a06de16_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f32e8e_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d48343_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe0d59b_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a243d93_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d0d7ba_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a766e_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c5134e_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c0b9_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b20946c_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a5d0917_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26b67ae4_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@156cc180_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff0dd5_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b10fa0d_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6748a0cc_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34719e77_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@140f63bb_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76ef7400_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e724065_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698b7903_ARCHIVE_LOCATION">/home/pastika/ITADiode/ITA-BPM-firmware/shared/ip_repo/LTC2333-write</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b00fce18"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="74159397"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="11b86318"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f497bf47"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6eddb263"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
