/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_intc_l2_hi.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 11:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:42:34 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_moca_intc_l2_hi.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 11:55p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_INTC_L2_HI_H__
#define BCHP_MOCA_INTC_L2_HI_H__

/***************************************************************************
 *MOCA_INTC_L2_HI - MOCA_INTC_L2 registers HI
 ***************************************************************************/
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_STATUS      0x00ff8000 /* GPIO L2 controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_SET         0x00ff8004 /* GPIO L2 controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_CLR         0x00ff8008 /* GPIO L2 controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_STATUS 0x00ff800c /* GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_SET    0x00ff8010 /* GPIO L2 controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_CLR    0x00ff8014 /* GPIO L2 controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS      0x00ff8018 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET         0x00ff801c /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR         0x00ff8020 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS 0x00ff8024 /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET    0x00ff8028 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR    0x00ff802c /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS      0x00ff8030 /* Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET         0x00ff8034 /* Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR         0x00ff8038 /* Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS 0x00ff803c /* Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET    0x00ff8040 /* Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR    0x00ff8044 /* Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_STATUS 0x00ff8048 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_SET 0x00ff804c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_CLR 0x00ff8050 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_STATUS 0x00ff8054 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_SET 0x00ff8058 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_CLR 0x00ff805c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_STATUS 0x00ff8060 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_SET 0x00ff8064 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_CLR 0x00ff8068 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_STATUS 0x00ff806c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_SET 0x00ff8070 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_CLR 0x00ff8074 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_STATUS 0x00ff8078 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_SET 0x00ff807c /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_CLR 0x00ff8080 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_STATUS 0x00ff8084 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_SET 0x00ff8088 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_CLR 0x00ff808c /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_STATUS 0x00ff8090 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_SET 0x00ff8094 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_CLR 0x00ff8098 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_STATUS 0x00ff809c /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_SET 0x00ff80a0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_CLR 0x00ff80a4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_STATUS 0x00ff80a8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_SET 0x00ff80ac /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_CLR 0x00ff80b0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_STATUS 0x00ff80b4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_SET 0x00ff80b8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_CLR 0x00ff80bc /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_STATUS 0x00ff80c0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_SET 0x00ff80c4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_CLR 0x00ff80c8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_STATUS 0x00ff80cc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_SET 0x00ff80d0 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_CLR 0x00ff80d4 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_STATUS 0x00ff80d8 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_SET 0x00ff80dc /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_CLR 0x00ff80e0 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_STATUS 0x00ff80e4 /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_SET 0x00ff80e8 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_CLR 0x00ff80ec /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_STATUS 0x00ff80f0 /* LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_SET 0x00ff80f4 /* LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_CLR 0x00ff80f8 /* LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_STATUS 0x00ff80fc /* LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_SET 0x00ff8100 /* LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_CLR 0x00ff8104 /* LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_STATUS 0x00ff8108 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_SET 0x00ff810c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_CLR 0x00ff8110 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_STATUS 0x00ff8114 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_SET 0x00ff8118 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_CLR 0x00ff811c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_STATUS 0x00ff8120 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_SET 0x00ff8124 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_CLR 0x00ff8128 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_STATUS 0x00ff812c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_SET 0x00ff8130 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_CLR 0x00ff8134 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_STATUS 0x00ff8138 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_SET 0x00ff813c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_CLR 0x00ff8140 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_STATUS 0x00ff8144 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_SET 0x00ff8148 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_CLR 0x00ff814c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_STATUS 0x00ff8150 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_SET 0x00ff8154 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_CLR 0x00ff8158 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_STATUS 0x00ff815c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_SET 0x00ff8160 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_CLR 0x00ff8164 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_STATUS 0x00ff8168 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_SET 0x00ff816c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_CLR 0x00ff8170 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_STATUS 0x00ff8174 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_SET 0x00ff8178 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_CLR 0x00ff817c /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_STATUS 0x00ff8180 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_SET 0x00ff8184 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_CLR 0x00ff8188 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_STATUS 0x00ff818c /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_SET 0x00ff8190 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_CLR 0x00ff8194 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_STATUS 0x00ff8198 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_SET 0x00ff819c /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_CLR 0x00ff81a0 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_STATUS 0x00ff81a4 /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_SET 0x00ff81a8 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_CLR 0x00ff81ac /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_STATUS 0x00ff81b0 /* LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_SET 0x00ff81b4 /* LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_CLR 0x00ff81b8 /* LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_STATUS 0x00ff81bc /* LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_SET 0x00ff81c0 /* LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_CLR 0x00ff81c4 /* LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS 0x00ff81c8 /* LLM FIFO status controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET 0x00ff81cc /* LLM FIFO status controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR 0x00ff81d0 /* LLM FIFO status controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS 0x00ff81d4 /* LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET 0x00ff81d8 /* LLM FIFO status controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR 0x00ff81dc /* LLM FIFO status controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS 0x00ff81e0 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_SET 0x00ff81e4 /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_CLR 0x00ff81e8 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS 0x00ff81ec /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET 0x00ff81f0 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR 0x00ff81f4 /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS 0x00ff81f8 /* LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_SET 0x00ff81fc /* LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_CLR 0x00ff8200 /* LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS 0x00ff8204 /* LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET 0x00ff8208 /* LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR 0x00ff820c /* LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_STATUS 0x00ff8210 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_SET 0x00ff8214 /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_CLR 0x00ff8218 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS 0x00ff821c /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET 0x00ff8220 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR 0x00ff8224 /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_STATUS 0x00ff8228 /* LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_SET 0x00ff822c /* LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_CLR 0x00ff8230 /* LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS 0x00ff8234 /* LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET 0x00ff8238 /* LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR 0x00ff823c /* LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS 0x00ff8240 /* Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET   0x00ff8244 /* Assorted ECL status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR   0x00ff8248 /* Assorted ECL status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS 0x00ff824c /* Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET 0x00ff8250 /* Assorted ECL status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR 0x00ff8254 /* Assorted ECL status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS 0x00ff8258 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET 0x00ff825c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR 0x00ff8260 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS 0x00ff8264 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET 0x00ff8268 /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR 0x00ff826c /* ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS 0x00ff8270 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET 0x00ff8274 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR 0x00ff8278 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS 0x00ff827c /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET 0x00ff8280 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR 0x00ff8284 /* ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS 0x00ff8288 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET 0x00ff828c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR 0x00ff8290 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS 0x00ff8294 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET 0x00ff8298 /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR 0x00ff829c /* ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS 0x00ff82a0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET 0x00ff82a4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR 0x00ff82a8 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS 0x00ff82ac /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET 0x00ff82b0 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR 0x00ff82b4 /* ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS 0x00ff82b8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET 0x00ff82bc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR 0x00ff82c0 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS 0x00ff82c4 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET 0x00ff82c8 /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR 0x00ff82cc /* ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS 0x00ff82d0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET 0x00ff82d4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR 0x00ff82d8 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS 0x00ff82dc /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET 0x00ff82e0 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR 0x00ff82e4 /* ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS 0x00ff82e8 /* ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET   0x00ff82ec /* ECL RX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR   0x00ff82f0 /* ECL RX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS 0x00ff82f4 /* ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET 0x00ff82f8 /* ECL RX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR 0x00ff82fc /* ECL RX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS 0x00ff8300 /* Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET   0x00ff8304 /* Assorted MAC status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR   0x00ff8308 /* Assorted MAC status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS 0x00ff830c /* Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET 0x00ff8310 /* Assorted MAC status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR 0x00ff8314 /* Assorted MAC status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS 0x00ff8318 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET   0x00ff831c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR   0x00ff8320 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS 0x00ff8324 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET 0x00ff8328 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR 0x00ff832c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS 0x00ff8330 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET   0x00ff8334 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR   0x00ff8338 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS 0x00ff833c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET 0x00ff8340 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR 0x00ff8344 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS 0x00ff8348 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET   0x00ff834c /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR   0x00ff8350 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS 0x00ff8354 /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET 0x00ff8358 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR 0x00ff835c /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS 0x00ff8360 /* Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET   0x00ff8364 /* Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR   0x00ff8368 /* Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS 0x00ff836c /* Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET 0x00ff8370 /* Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR 0x00ff8374 /* Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS 0x00ff8378 /* MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET 0x00ff837c /* MAC DATA 0 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR 0x00ff8380 /* MAC DATA 0 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS 0x00ff8384 /* MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET 0x00ff8388 /* MAC DATA 0 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR 0x00ff838c /* MAC DATA 0 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS 0x00ff8390 /* MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET 0x00ff8394 /* MAC DATA 1 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR 0x00ff8398 /* MAC DATA 1 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS 0x00ff839c /* MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET 0x00ff83a0 /* MAC DATA 1 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR 0x00ff83a4 /* MAC DATA 1 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS 0x00ff83a8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET 0x00ff83ac /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR 0x00ff83b0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS 0x00ff83b4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET 0x00ff83b8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR 0x00ff83bc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS 0x00ff83c0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET 0x00ff83c4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR 0x00ff83c8 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS 0x00ff83cc /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET 0x00ff83d0 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR 0x00ff83d4 /* MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS 0x00ff83d8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET 0x00ff83dc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR 0x00ff83e0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS 0x00ff83e4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET 0x00ff83e8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR 0x00ff83ec /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS 0x00ff83f0 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET 0x00ff83f4 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR 0x00ff83f8 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS 0x00ff83fc /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET 0x00ff8400 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR 0x00ff8404 /* MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS 0x00ff8408 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET 0x00ff840c /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR 0x00ff8410 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS 0x00ff8414 /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET 0x00ff8418 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR 0x00ff841c /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS 0x00ff8420 /* MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET 0x00ff8424 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR 0x00ff8428 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS 0x00ff842c /* MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET 0x00ff8430 /* MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR 0x00ff8434 /* MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS 0x00ff8438 /* MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET 0x00ff843c /* MAC CONFIG 0 DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR 0x00ff8440 /* MAC CONFIG 0 DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS 0x00ff8444 /* MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET 0x00ff8448 /* MAC CONFIG 0 DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR 0x00ff844c /* MAC CONFIG 0 DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS 0x00ff8450 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET 0x00ff8454 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR 0x00ff8458 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS 0x00ff845c /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET 0x00ff8460 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR 0x00ff8464 /* MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS 0x00ff8468 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET 0x00ff846c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR 0x00ff8470 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS 0x00ff8474 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET 0x00ff8478 /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR 0x00ff847c /* MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS 0x00ff8480 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET 0x00ff8484 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR 0x00ff8488 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS 0x00ff848c /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET 0x00ff8490 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR 0x00ff8494 /* MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS   0x00ff8498 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET      0x00ff849c /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR      0x00ff84a0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS 0x00ff84a4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET 0x00ff84a8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR 0x00ff84ac /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS   0x00ff84b0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET      0x00ff84b4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR      0x00ff84b8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS 0x00ff84bc /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET 0x00ff84c0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR 0x00ff84c4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS   0x00ff84c8 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET      0x00ff84cc /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR      0x00ff84d0 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS 0x00ff84d4 /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET 0x00ff84d8 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR 0x00ff84dc /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS   0x00ff84e0 /* Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET      0x00ff84e4 /* Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR      0x00ff84e8 /* Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS 0x00ff84ec /* Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET 0x00ff84f0 /* Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR 0x00ff84f4 /* Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS      0x00ff84f8 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET         0x00ff84fc /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR         0x00ff8500 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS 0x00ff8504 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET    0x00ff8508 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR    0x00ff850c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS      0x00ff8510 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET         0x00ff8514 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR         0x00ff8518 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS 0x00ff851c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET    0x00ff8520 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR    0x00ff8524 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS 0x00ff8528 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET    0x00ff852c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR    0x00ff8530 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS 0x00ff8534 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET 0x00ff8538 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR 0x00ff853c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS 0x00ff8540 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET    0x00ff8544 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR    0x00ff8548 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS 0x00ff854c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET 0x00ff8550 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR 0x00ff8554 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS 0x00ff8558 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET    0x00ff855c /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR    0x00ff8560 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS 0x00ff8564 /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET 0x00ff8568 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR 0x00ff856c /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS 0x00ff8570 /* Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET    0x00ff8574 /* Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR    0x00ff8578 /* Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS 0x00ff857c /* Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET 0x00ff8580 /* Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR 0x00ff8584 /* Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */

/***************************************************************************
 *L2_GPIO_STATUS - GPIO L2 controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_STATUS :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_STATUS_gpio_int_31_0_MASK     0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_STATUS_gpio_int_31_0_SHIFT    0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_STATUS_gpio_int_31_0_DEFAULT  0

/***************************************************************************
 *L2_GPIO_SET - GPIO L2 controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_SET :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_SET_gpio_int_31_0_MASK        0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_SET_gpio_int_31_0_SHIFT       0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_SET_gpio_int_31_0_DEFAULT     0

/***************************************************************************
 *L2_GPIO_CLR - GPIO L2 controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_CLR :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_CLR_gpio_int_31_0_MASK        0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_CLR_gpio_int_31_0_SHIFT       0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_CLR_gpio_int_31_0_DEFAULT     0

/***************************************************************************
 *L2_GPIO_MASK_STATUS - GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_MASK_STATUS :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_STATUS_gpio_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_STATUS_gpio_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_STATUS_gpio_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_GPIO_MASK_SET - GPIO L2 controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_MASK_SET :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_SET_gpio_int_31_0_MASK   0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_SET_gpio_int_31_0_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_SET_gpio_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_GPIO_MASK_CLR - GPIO L2 controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_GPIO_MASK_CLR :: gpio_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_CLR_gpio_int_31_0_MASK   0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_CLR_gpio_int_31_0_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_CLR_gpio_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_SYS0_STATUS - Assorted system related interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_reserved0_MASK         0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_reserved0_SHIFT        4

/* MOCA_INTC_L2_HI :: L2_SYS0_STATUS :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_sw_int_42_40_MASK      0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_sw_int_42_40_SHIFT     1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_sw_int_42_40_DEFAULT   0

/* MOCA_INTC_L2_HI :: L2_SYS0_STATUS :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS0_SET - Assorted system related interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_SYS0_SET :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_sw_int_42_40_MASK         0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_sw_int_42_40_SHIFT        1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_sw_int_42_40_DEFAULT      0

/* MOCA_INTC_L2_HI :: L2_SYS0_SET :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_SET_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS0_CLR - Assorted system related interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_SYS0_CLR :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_sw_int_42_40_MASK         0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_sw_int_42_40_SHIFT        1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_sw_int_42_40_DEFAULT      0

/* MOCA_INTC_L2_HI :: L2_SYS0_CLR :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_CLR_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS0_MASK_STATUS - Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_reserved0_SHIFT   4

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_STATUS :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_sw_int_42_40_MASK 0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_sw_int_42_40_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_sw_int_42_40_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_STATUS :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS0_MASK_SET - Assorted system related interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_SET :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_sw_int_42_40_MASK    0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_sw_int_42_40_SHIFT   1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_sw_int_42_40_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_SET :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_SET_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS0_MASK_CLR - Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_CLR :: sw_int_42_40 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_sw_int_42_40_MASK    0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_sw_int_42_40_SHIFT   1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_sw_int_42_40_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS0_MASK_CLR :: system_timer_int_6_6 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_system_timer_int_6_6_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_system_timer_int_6_6_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_CLR_system_timer_int_6_6_DEFAULT 0

/***************************************************************************
 *L2_SYS1_STATUS - Assorted system related interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_reserved0_MASK         0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_reserved0_SHIFT        4

/* MOCA_INTC_L2_HI :: L2_SYS1_STATUS :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_sw_int_45_43_MASK      0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_sw_int_45_43_SHIFT     1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_sw_int_45_43_DEFAULT   0

/* MOCA_INTC_L2_HI :: L2_SYS1_STATUS :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_SYS1_SET - Assorted system related interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_SYS1_SET :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_sw_int_45_43_MASK         0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_sw_int_45_43_SHIFT        1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_sw_int_45_43_DEFAULT      0

/* MOCA_INTC_L2_HI :: L2_SYS1_SET :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_SET_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_SYS1_CLR - Assorted system related interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_SYS1_CLR :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_sw_int_45_43_MASK         0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_sw_int_45_43_SHIFT        1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_sw_int_45_43_DEFAULT      0

/* MOCA_INTC_L2_HI :: L2_SYS1_CLR :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_CLR_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_SYS1_MASK_STATUS - Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_reserved0_SHIFT   4

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_STATUS :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_sw_int_45_43_MASK 0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_sw_int_45_43_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_sw_int_45_43_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_STATUS :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_SYS1_MASK_SET - Assorted system related interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_SET :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_sw_int_45_43_MASK    0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_sw_int_45_43_SHIFT   1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_sw_int_45_43_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_SET :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_SET_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_SYS1_MASK_CLR - Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_CLR :: sw_int_45_43 [03:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_sw_int_45_43_MASK    0x0000000e
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_sw_int_45_43_SHIFT   1
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_sw_int_45_43_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_SYS1_MASK_CLR :: system_timer_int_7_7 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_system_timer_int_7_7_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_system_timer_int_7_7_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_CLR_system_timer_int_7_7_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_STATUS :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_STATUS_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_STATUS_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_STATUS_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_SET :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_SET_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_SET_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_SET_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_CLR :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_CLR_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_CLR_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_CLR_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_MASK_STATUS :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_STATUS_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_STATUS_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_STATUS_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_MASK_SET :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_SET_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_SET_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_SET_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY0_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY0_MASK_CLR :: llm_queue_empty_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_CLR_llm_queue_empty_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_CLR_llm_queue_empty_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_CLR_llm_queue_empty_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_STATUS :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_STATUS_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_STATUS_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_STATUS_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_SET :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_SET_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_SET_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_SET_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_CLR :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_CLR_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_CLR_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_CLR_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_MASK_STATUS :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_STATUS_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_STATUS_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_STATUS_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_MASK_SET :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_SET_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_SET_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_SET_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY1_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY1_MASK_CLR :: llm_queue_empty_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_CLR_llm_queue_empty_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_CLR_llm_queue_empty_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_CLR_llm_queue_empty_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_STATUS :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_STATUS_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_STATUS_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_STATUS_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_SET :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_SET_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_SET_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_SET_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_CLR :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_CLR_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_CLR_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_CLR_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_MASK_STATUS :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_STATUS_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_STATUS_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_STATUS_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_MASK_SET :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_SET_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_SET_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_SET_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY2_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY2_MASK_CLR :: llm_queue_empty_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_CLR_llm_queue_empty_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_CLR_llm_queue_empty_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_CLR_llm_queue_empty_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_STATUS :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_STATUS_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_STATUS_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_STATUS_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_SET :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_SET_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_SET_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_SET_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_CLR :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_CLR_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_CLR_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_CLR_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_MASK_STATUS :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_STATUS_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_STATUS_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_STATUS_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_MASK_SET :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_SET_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_SET_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_SET_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY3_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY3_MASK_CLR :: llm_queue_empty_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_CLR_llm_queue_empty_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_CLR_llm_queue_empty_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_CLR_llm_queue_empty_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_STATUS :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_STATUS_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_STATUS_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_STATUS_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_SET :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_SET_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_SET_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_SET_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_CLR :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_CLR_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_CLR_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_CLR_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_MASK_STATUS :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_STATUS_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_STATUS_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_STATUS_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_MASK_SET :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_SET_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_SET_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_SET_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY4_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY4_MASK_CLR :: llm_queue_empty_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_CLR_llm_queue_empty_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_CLR_llm_queue_empty_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_CLR_llm_queue_empty_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_STATUS :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_STATUS_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_STATUS_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_STATUS_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_SET :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_SET_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_SET_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_SET_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_CLR :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_CLR_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_CLR_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_CLR_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_MASK_STATUS :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_STATUS_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_STATUS_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_STATUS_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_MASK_SET :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_SET_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_SET_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_SET_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY5_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY5_MASK_CLR :: llm_queue_empty_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_CLR_llm_queue_empty_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_CLR_llm_queue_empty_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_CLR_llm_queue_empty_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_STATUS :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_STATUS_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_STATUS_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_STATUS_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_SET :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_SET_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_SET_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_SET_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_CLR :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_CLR_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_CLR_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_CLR_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_MASK_STATUS :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_STATUS_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_STATUS_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_STATUS_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_MASK_SET :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_SET_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_SET_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_SET_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY6_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY6_MASK_CLR :: llm_queue_empty_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_CLR_llm_queue_empty_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_CLR_llm_queue_empty_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_CLR_llm_queue_empty_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_STATUS - LLM queue empty interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_STATUS :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_STATUS_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_STATUS_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_STATUS_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_SET - LLM queue empty interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_SET :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_SET_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_SET_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_SET_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_CLR - LLM queue empty interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_CLR :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_CLR_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_CLR_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_CLR_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_MASK_STATUS - LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_MASK_STATUS :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_STATUS_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_STATUS_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_STATUS_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_MASK_SET - LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_MASK_SET :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_SET_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_SET_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_SET_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_QUEUE_EMPTY7_MASK_CLR - LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_QUEUE_EMPTY7_MASK_CLR :: llm_queue_empty_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_CLR_llm_queue_empty_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_CLR_llm_queue_empty_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_CLR_llm_queue_empty_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_STATUS :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_STATUS_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_STATUS_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_STATUS_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_SET :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_SET_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_SET_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_SET_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_CLR :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_CLR_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_CLR_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_CLR_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_MASK_STATUS :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_STATUS_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_STATUS_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_STATUS_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_MASK_SET :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_SET_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_SET_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_SET_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE0_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE0_MASK_CLR :: llm_cmd_complete_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_CLR_llm_cmd_complete_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_CLR_llm_cmd_complete_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_CLR_llm_cmd_complete_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_STATUS :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_STATUS_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_STATUS_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_STATUS_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_SET :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_SET_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_SET_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_SET_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_CLR :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_CLR_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_CLR_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_CLR_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_MASK_STATUS :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_STATUS_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_STATUS_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_STATUS_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_MASK_SET :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_SET_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_SET_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_SET_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE1_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE1_MASK_CLR :: llm_cmd_complete_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_CLR_llm_cmd_complete_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_CLR_llm_cmd_complete_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_CLR_llm_cmd_complete_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_STATUS :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_STATUS_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_STATUS_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_STATUS_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_SET :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_SET_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_SET_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_SET_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_CLR :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_CLR_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_CLR_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_CLR_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_MASK_STATUS :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_STATUS_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_STATUS_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_STATUS_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_MASK_SET :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_SET_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_SET_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_SET_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE2_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE2_MASK_CLR :: llm_cmd_complete_int_95_64 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_CLR_llm_cmd_complete_int_95_64_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_CLR_llm_cmd_complete_int_95_64_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_CLR_llm_cmd_complete_int_95_64_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_STATUS :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_STATUS_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_STATUS_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_STATUS_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_SET :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_SET_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_SET_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_SET_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_CLR :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_CLR_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_CLR_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_CLR_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_MASK_STATUS :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_STATUS_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_STATUS_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_STATUS_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_MASK_SET :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_SET_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_SET_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_SET_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE3_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE3_MASK_CLR :: llm_cmd_complete_int_127_96 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_CLR_llm_cmd_complete_int_127_96_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_CLR_llm_cmd_complete_int_127_96_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_CLR_llm_cmd_complete_int_127_96_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_STATUS :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_STATUS_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_STATUS_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_STATUS_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_SET :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_SET_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_SET_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_SET_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_CLR :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_CLR_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_CLR_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_CLR_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_MASK_STATUS :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_STATUS_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_STATUS_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_STATUS_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_MASK_SET :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_SET_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_SET_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_SET_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE4_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE4_MASK_CLR :: llm_cmd_complete_int_159_128 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_CLR_llm_cmd_complete_int_159_128_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_CLR_llm_cmd_complete_int_159_128_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_CLR_llm_cmd_complete_int_159_128_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_STATUS :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_STATUS_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_STATUS_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_STATUS_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_SET :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_SET_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_SET_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_SET_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_CLR :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_CLR_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_CLR_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_CLR_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_MASK_STATUS :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_STATUS_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_STATUS_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_STATUS_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_MASK_SET :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_SET_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_SET_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_SET_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE5_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE5_MASK_CLR :: llm_cmd_complete_int_191_160 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_CLR_llm_cmd_complete_int_191_160_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_CLR_llm_cmd_complete_int_191_160_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_CLR_llm_cmd_complete_int_191_160_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_STATUS :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_STATUS_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_STATUS_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_STATUS_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_SET :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_SET_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_SET_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_SET_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_CLR :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_CLR_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_CLR_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_CLR_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_MASK_STATUS :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_STATUS_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_STATUS_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_STATUS_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_MASK_SET :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_SET_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_SET_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_SET_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE6_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE6_MASK_CLR :: llm_cmd_complete_int_223_192 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_CLR_llm_cmd_complete_int_223_192_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_CLR_llm_cmd_complete_int_223_192_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_CLR_llm_cmd_complete_int_223_192_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_STATUS - LLM command complete interrupt Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_STATUS :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_STATUS_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_STATUS_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_STATUS_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_SET - LLM command complete interrupt Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_SET :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_SET_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_SET_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_SET_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_CLR - LLM command complete interrupt Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_CLR :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_CLR_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_CLR_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_CLR_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_MASK_STATUS - LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_MASK_STATUS :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_STATUS_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_STATUS_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_STATUS_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_MASK_SET - LLM command complete interrupt Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_MASK_SET :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_SET_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_SET_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_SET_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_CMD_COMPLETE7_MASK_CLR - LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_CMD_COMPLETE7_MASK_CLR :: llm_cmd_complete_int_255_224 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_CLR_llm_cmd_complete_int_255_224_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_CLR_llm_cmd_complete_int_255_224_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_CLR_llm_cmd_complete_int_255_224_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_STATUS - LLM FIFO status controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_STATUS :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_STATUS :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_STATUS :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_STATUS :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_SET - LLM FIFO status controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_SET :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_SET :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_SET :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_SET :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_SET_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_CLR - LLM FIFO status controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_CLR :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_CLR :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_CLR :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_CLR :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_CLR_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_MASK_STATUS - LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_STATUS :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_STATUS :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_STATUS :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_STATUS :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_MASK_SET - LLM FIFO status controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_SET :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_SET :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_SET :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_SET :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_SET_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_FIFO_STATUS_MASK_CLR - LLM FIFO status controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_CLR :: sw_int_49_48 [15:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_49_48_MASK 0x0000c000
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_49_48_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_49_48_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_CLR :: llm_cmd_fifo_overflow_int_5_0 [13:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_overflow_int_5_0_MASK 0x00003f00
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_overflow_int_5_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_overflow_int_5_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_CLR :: sw_int_47_46 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_47_46_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_47_46_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_sw_int_47_46_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_LLM_FIFO_STATUS_MASK_CLR :: llm_cmd_fifo_nempty_int_5_0 [05:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_nempty_int_5_0_MASK 0x0000003f
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_nempty_int_5_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_CLR_llm_cmd_fifo_nempty_int_5_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_STATUS - LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_STATUS :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_SET - LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_SET :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_SET_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_SET_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_SET_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_CLR - LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_CLR :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_CLR_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_CLR_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_CLR_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS - LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET - LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR - LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR :: llm_available_buf_high_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR_llm_available_buf_high_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR_llm_available_buf_high_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR_llm_available_buf_high_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_STATUS - LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_STATUS :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_SET - LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_SET :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_SET_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_SET_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_SET_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_CLR - LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_CLR :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_CLR_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_CLR_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_CLR_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS - LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET - LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR - LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR :: llm_available_buf_high_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR_llm_available_buf_high_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR_llm_available_buf_high_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR_llm_available_buf_high_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_STATUS - LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_STATUS :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_STATUS_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_STATUS_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_STATUS_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_SET - LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_SET :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_SET_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_SET_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_SET_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_CLR - LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_CLR :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_CLR_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_CLR_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_CLR_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS - LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET - LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR - LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR :: llm_available_buf_low_int_31_0 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR_llm_available_buf_low_int_31_0_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR_llm_available_buf_low_int_31_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR_llm_available_buf_low_int_31_0_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_STATUS - LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_STATUS :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_STATUS_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_STATUS_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_STATUS_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_SET - LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_SET :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_SET_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_SET_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_SET_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_CLR - LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_CLR :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_CLR_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_CLR_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_CLR_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS - LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET - LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR - LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR :: llm_available_buf_low_int_63_32 [31:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR_llm_available_buf_low_int_63_32_MASK 0xffffffff
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR_llm_available_buf_low_int_63_32_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR_llm_available_buf_low_int_63_32_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_STATUS - Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_reserved0_MASK   0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_reserved0_SHIFT  15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_STATUS :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_SET - Assorted ECL status and error interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_reserved0_MASK      0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_reserved0_SHIFT     15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_SET :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_SET_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_CLR - Assorted ECL status and error interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_reserved0_MASK      0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_reserved0_SHIFT     15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_CLR :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_CLR_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_MASK_STATUS - Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_reserved0_MASK 0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_reserved0_SHIFT 15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_STATUS :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_MASK_SET - Assorted ECL status and error interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_reserved0_MASK 0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_reserved0_SHIFT 15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_SET :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_SET_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_STATUS_MASK_CLR - Assorted ECL status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: reserved0 [31:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_reserved0_MASK 0xffff8000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_reserved0_SHIFT 15

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: mii_rx_fifo_underflow_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_underflow_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_underflow_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: mii_rx_fifo_overflow_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_overflow_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_overflow_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: mii_tx_seq_err_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_tx_seq_err_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_tx_seq_err_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_mii_tx_seq_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_tx_dma_data_fifo_overflow_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_tx_dma_data_fifo_overflow_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_tx_dma_data_fifo_overflow_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_tx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_zero_padding_egress_insertion_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_zero_padding_egress_insertion_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_zero_padding_egress_insertion_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_zero_padding_egress_insertion_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_clas_perf_err_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_perf_err_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_perf_err_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_perf_err_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_stat_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_stat_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_stat_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_stat_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_clas_rx_unknown_int [07:07] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_rx_unknown_int_MASK 0x00000080
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_rx_unknown_int_SHIFT 7
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_rx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_clas_tx_unknown_int [06:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_tx_unknown_int_MASK 0x00000040
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_tx_unknown_int_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_clas_tx_unknown_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_dts_fifo_overflow_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_overflow_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_overflow_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_dts_fifo_nempty_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_nempty_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_nempty_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_dts_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_da_fifo_overflow_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_overflow_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_overflow_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_da_fifo_nempty_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_nempty_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_nempty_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_da_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_sa_fifo_overflow_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_overflow_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_overflow_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_STATUS_MASK_CLR :: ecl_sa_fifo_nempty_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_nempty_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_nempty_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_CLR_ecl_sa_fifo_nempty_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_STATUS - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_STATUS :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_STATUS :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_SET - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_SET :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_SET :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_SET_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_CLR - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_CLR :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_CLR :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_CLR_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_MASK_SET - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_SET :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_SET :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR - ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR :: ecl_tx_dma_fc_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_fc_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_fc_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_fc_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR :: ecl_tx_dma_desc_req_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_desc_req_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_desc_req_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR_ecl_tx_dma_desc_req_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_STATUS - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_STATUS :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_STATUS :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_SET - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_SET :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_SET :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_SET_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_CLR - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_CLR :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_CLR :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_CLR_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_MASK_SET - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_SET :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_SET :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_SET_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DESC_PRI_MASK_CLR - ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_CLR :: ecl_tx_dma_fc_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_fc_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_fc_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_fc_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DESC_PRI_MASK_CLR :: ecl_tx_dma_desc_req_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_desc_req_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_desc_req_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR_ecl_tx_dma_desc_req_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_STATUS - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_STATUS :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_SET - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_SET :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_SET_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_CLR - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_CLR :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_CLR_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_MASK_SET - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_SET :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR - ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR :: ecl_tx_dma_drop_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR_ecl_tx_dma_drop_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR_ecl_tx_dma_drop_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR_ecl_tx_dma_drop_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_STATUS - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_STATUS :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_SET - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_SET :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_SET_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_CLR - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_CLR :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_CLR_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_MASK_SET - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_SET :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_SET_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_DROP_PRI_MASK_CLR - ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_DROP_PRI_MASK_CLR :: ecl_tx_dma_drop_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR_ecl_tx_dma_drop_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR_ecl_tx_dma_drop_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR_ecl_tx_dma_drop_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_STATUS - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_STATUS :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_STATUS :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_SET - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_SET :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_SET :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_SET_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_CLR - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_CLR :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_CLR :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_CLR_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_MASK_SET - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_SET :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_SET :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR - ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR :: ecl_tx_dma_null_consumed_int_15_0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_null_consumed_int_15_0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_null_consumed_int_15_0_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_null_consumed_int_15_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR :: ecl_tx_dma_end_link_consumed_int_15_0 [15:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_end_link_consumed_int_15_0_MASK 0x0000ffff
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_end_link_consumed_int_15_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR_ecl_tx_dma_end_link_consumed_int_15_0_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_STATUS - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_STATUS :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_STATUS :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_SET - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_SET :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_SET :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_SET_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_CLR - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_CLR :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_CLR :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_CLR_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_MASK_SET - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_SET :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_SET :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_SET_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_TX_DMA_LINK_PRI_MASK_CLR - ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_CLR :: ecl_tx_dma_null_consumed_int_19_16 [07:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_null_consumed_int_19_16_MASK 0x000000f0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_null_consumed_int_19_16_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_null_consumed_int_19_16_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_TX_DMA_LINK_PRI_MASK_CLR :: ecl_tx_dma_end_link_consumed_int_19_16 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_end_link_consumed_int_19_16_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_end_link_consumed_int_19_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR_ecl_tx_dma_end_link_consumed_int_19_16_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_STATUS - ECL RX DMA interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_reserved0_MASK   0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_reserved0_SHIFT  4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_STATUS :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_STATUS :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_STATUS :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_STATUS :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_SET - ECL RX DMA interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_SET :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_SET :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_SET :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_SET :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_SET_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_CLR - ECL RX DMA interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_CLR :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_CLR :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_CLR :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_CLR :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_CLR_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_MASK_STATUS - ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_STATUS :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_STATUS :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_STATUS :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_STATUS :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_MASK_SET - ECL RX DMA interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_SET :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_SET :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_SET :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_SET :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_SET_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_ECL_RX_DMA_MASK_CLR - ECL RX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_CLR :: ecl_rx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_CLR :: ecl_rx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_CLR :: ecl_rx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_ECL_RX_DMA_MASK_CLR :: ecl_rx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_CLR_ecl_rx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_STATUS - Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_reserved0_MASK   0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_reserved0_SHIFT  23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_STATUS :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_SET - Assorted MAC status and error interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_reserved0_MASK      0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_reserved0_SHIFT     23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_SET :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_SET_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_CLR - Assorted MAC status and error interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_reserved0_MASK      0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_reserved0_SHIFT     23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_CLR :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_CLR_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_MASK_STATUS - Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_reserved0_MASK 0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_reserved0_SHIFT 23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_STATUS :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_MASK_SET - Assorted MAC status and error interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_reserved0_MASK 0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_reserved0_SHIFT 23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_SET :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_SET_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_STATUS_MASK_CLR - Assorted MAC status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: reserved0 [31:23] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_reserved0_MASK 0xff800000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_reserved0_SHIFT 23

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_result0_dma_data_fifo_overflow_int [22:22] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_result0_dma_data_fifo_overflow_int_MASK 0x00400000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_result0_dma_data_fifo_overflow_int_SHIFT 22
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_result0_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_dma_data_fifo_overflow_int [21:21] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_dma_data_fifo_overflow_int_MASK 0x00200000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_dma_data_fifo_overflow_int_SHIFT 21
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_dma_data_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpc_mac_last_wo_phy_last_int [20:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_mac_last_wo_phy_last_int_MASK 0x00100000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_mac_last_wo_phy_last_int_SHIFT 20
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpc_phy_last_wo_mac_last_int [19:19] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_phy_last_wo_mac_last_int_MASK 0x00080000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_phy_last_wo_mac_last_int_SHIFT 19
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpc_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpd_rx_fifo_overflow_int [18:18] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_rx_fifo_overflow_int_MASK 0x00040000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_rx_fifo_overflow_int_SHIFT 18
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_rx_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpd_tx_fifo_underflow_int [17:17] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_fifo_underflow_int_MASK 0x00020000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_fifo_underflow_int_SHIFT 17
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpd_tx_phy_unserved_req_int [16:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_unserved_req_int_MASK 0x00010000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_unserved_req_int_SHIFT 16
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_unserved_req_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpd_tx_mac_last_wo_phy_last_int [15:15] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_MASK 0x00008000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_SHIFT 15
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_mac_last_wo_phy_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_mpd_tx_phy_last_wo_mac_last_int [14:14] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_MASK 0x00004000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_SHIFT 14
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_mpd_tx_phy_last_wo_mac_last_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_ack_fifo_nempty_int [13:13] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_nempty_int_MASK 0x00002000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_nempty_int_SHIFT 13
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_nempty_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_ack_fifo_overflow_int [12:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_overflow_int_MASK 0x00001000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_overflow_int_SHIFT 12
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_ack_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_out_of_order_int [11:11] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_out_of_order_int_MASK 0x00000800
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_out_of_order_int_SHIFT 11
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_out_of_order_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_timeout_error_int [10:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_timeout_error_int_MASK 0x00000400
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_timeout_error_int_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_timeout_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_rx_crc_error_int [09:09] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_crc_error_int_MASK 0x00000200
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_crc_error_int_SHIFT 9
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_rx_crc_error_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_ctrl_cmd_fifo_overflow_int [08:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_ctrl_cmd_fifo_overflow_int_MASK 0x00000100
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_ctrl_cmd_fifo_overflow_int_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_ctrl_cmd_fifo_overflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_data_tx_fifo_sync_int_1_0 [07:06] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_tx_fifo_sync_int_1_0_MASK 0x000000c0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_tx_fifo_sync_int_1_0_SHIFT 6
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_data_tx_fifo_sync_int_1_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_net_timer_mac_miss_trigger_int [05:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_mac_miss_trigger_int_MASK 0x00000020
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_mac_miss_trigger_int_SHIFT 5
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_mac_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_net_timer_phy0_miss_trigger_int [04:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_phy0_miss_trigger_int_MASK 0x00000010
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_phy0_miss_trigger_int_SHIFT 4
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_phy0_miss_trigger_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_STATUS_MASK_CLR :: mac_net_timer_miss_trigger_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_miss_trigger_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_miss_trigger_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_CLR_mac_net_timer_miss_trigger_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_STATUS - Network and System timers Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_reserved0_MASK   0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_reserved0_SHIFT  4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_STATUS :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_sw_int_33_32_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_sw_int_33_32_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_STATUS :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_STATUS :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_SET - Network and System timers Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_SET :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_sw_int_33_32_MASK   0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_sw_int_33_32_SHIFT  2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_SET :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_SET :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_SET_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_CLR - Network and System timers Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_CLR :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_sw_int_33_32_MASK   0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_sw_int_33_32_SHIFT  2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_CLR :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_CLR :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_CLR_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_MASK_STATUS - Network and System timers Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_STATUS :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_sw_int_33_32_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_sw_int_33_32_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_STATUS :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_STATUS :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_MASK_SET - Network and System timers Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_SET :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_sw_int_33_32_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_sw_int_33_32_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_SET :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_SET :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_SET_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER0_MASK_CLR - Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_CLR :: sw_int_33_32 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_sw_int_33_32_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_sw_int_33_32_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_sw_int_33_32_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_CLR :: system_timer_int_0_0 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_system_timer_int_0_0_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_system_timer_int_0_0_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_system_timer_int_0_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER0_MASK_CLR :: mac_net_timer_trigger_int_0_0 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_mac_net_timer_trigger_int_0_0_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_mac_net_timer_trigger_int_0_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_CLR_mac_net_timer_trigger_int_0_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_STATUS - Network and System timers Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_reserved0_MASK   0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_reserved0_SHIFT  4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_STATUS :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_sw_int_35_34_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_sw_int_35_34_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_STATUS :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_STATUS :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_SET - Network and System timers Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_SET :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_sw_int_35_34_MASK   0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_sw_int_35_34_SHIFT  2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_SET :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_SET :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_SET_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_CLR - Network and System timers Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_reserved0_MASK      0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_reserved0_SHIFT     4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_CLR :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_sw_int_35_34_MASK   0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_sw_int_35_34_SHIFT  2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_CLR :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_CLR :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_CLR_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_MASK_STATUS - Network and System timers Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_STATUS :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_sw_int_35_34_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_sw_int_35_34_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_STATUS :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_STATUS :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_MASK_SET - Network and System timers Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_SET :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_sw_int_35_34_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_sw_int_35_34_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_SET :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_SET :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_SET_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER1_MASK_CLR - Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_CLR :: sw_int_35_34 [03:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_sw_int_35_34_MASK 0x0000000c
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_sw_int_35_34_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_sw_int_35_34_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_CLR :: system_timer_int_1_1 [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_system_timer_int_1_1_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_system_timer_int_1_1_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_system_timer_int_1_1_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER1_MASK_CLR :: mac_net_timer_trigger_int_1_1 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_mac_net_timer_trigger_int_1_1_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_mac_net_timer_trigger_int_1_1_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_CLR_mac_net_timer_trigger_int_1_1_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_STATUS - Network and System timers Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_STATUS :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_reserved0_MASK   0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_reserved0_SHIFT  5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_STATUS :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_sw_int_37_36_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_sw_int_37_36_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_STATUS :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_STATUS :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_SET - Network and System timers Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_SET :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_reserved0_MASK      0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_reserved0_SHIFT     5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_SET :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_sw_int_37_36_MASK   0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_sw_int_37_36_SHIFT  3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_SET :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_SET :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_SET_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_CLR - Network and System timers Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_CLR :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_reserved0_MASK      0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_reserved0_SHIFT     5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_CLR :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_sw_int_37_36_MASK   0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_sw_int_37_36_SHIFT  3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_CLR :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_CLR :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_CLR_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_MASK_STATUS - Network and System timers Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_STATUS :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_sw_int_37_36_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_sw_int_37_36_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_STATUS :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_STATUS :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_MASK_SET - Network and System timers Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_SET :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_SET :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_sw_int_37_36_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_sw_int_37_36_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_SET :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_SET :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_SET_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER2_MASK_CLR - Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_CLR :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_CLR :: sw_int_37_36 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_sw_int_37_36_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_sw_int_37_36_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_sw_int_37_36_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_CLR :: system_timer_int_3_2 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_system_timer_int_3_2_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_system_timer_int_3_2_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_system_timer_int_3_2_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER2_MASK_CLR :: mac_net_timer_trigger_int_2_2 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_mac_net_timer_trigger_int_2_2_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_mac_net_timer_trigger_int_2_2_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_CLR_mac_net_timer_trigger_int_2_2_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_STATUS - Network and System timers Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_STATUS :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_reserved0_MASK   0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_reserved0_SHIFT  5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_STATUS :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_sw_int_39_38_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_sw_int_39_38_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_STATUS :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_STATUS :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_SET - Network and System timers Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_SET :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_reserved0_MASK      0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_reserved0_SHIFT     5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_SET :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_sw_int_39_38_MASK   0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_sw_int_39_38_SHIFT  3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_SET :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_SET :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_SET_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_CLR - Network and System timers Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_CLR :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_reserved0_MASK      0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_reserved0_SHIFT     5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_CLR :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_sw_int_39_38_MASK   0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_sw_int_39_38_SHIFT  3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_CLR :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_CLR :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_CLR_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_MASK_STATUS - Network and System timers Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_STATUS :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_STATUS :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_sw_int_39_38_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_sw_int_39_38_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_STATUS :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_STATUS :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_MASK_SET - Network and System timers Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_SET :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_SET :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_sw_int_39_38_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_sw_int_39_38_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_SET :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_SET :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_SET_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_TIMER3_MASK_CLR - Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_CLR :: reserved0 [31:05] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_reserved0_MASK 0xffffffe0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_reserved0_SHIFT 5

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_CLR :: sw_int_39_38 [04:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_sw_int_39_38_MASK 0x00000018
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_sw_int_39_38_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_sw_int_39_38_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_CLR :: system_timer_int_5_4 [02:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_system_timer_int_5_4_MASK 0x00000006
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_system_timer_int_5_4_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_system_timer_int_5_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_TIMER3_MASK_CLR :: mac_net_timer_trigger_int_3_3 [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_mac_net_timer_trigger_int_3_3_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_mac_net_timer_trigger_int_3_3_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_CLR_mac_net_timer_trigger_int_3_3_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_STATUS - MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_STATUS :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_STATUS :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_STATUS :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_STATUS :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_SET - MAC DATA 0 TX DMA interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_SET :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_SET :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_SET :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_SET :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_SET_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_CLR - MAC DATA 0 TX DMA interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_CLR :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_CLR :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_CLR :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_CLR :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_CLR_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_MASK_STATUS - MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_STATUS :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_STATUS :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_STATUS :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_STATUS :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_MASK_SET - MAC DATA 0 TX DMA interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_SET :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_SET :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_SET :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_SET :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_SET_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA0_TX_DMA_MASK_CLR - MAC DATA 0 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_CLR :: mac_data0_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_CLR :: mac_data0_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_CLR :: mac_data0_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA0_TX_DMA_MASK_CLR :: mac_data0_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_CLR_mac_data0_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_STATUS - MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_STATUS :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_STATUS :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_STATUS :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_STATUS :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_SET - MAC DATA 1 TX DMA interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_SET :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_SET :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_SET :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_SET :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_SET_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_CLR - MAC DATA 1 TX DMA interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_CLR :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_CLR :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_CLR :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_CLR :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_CLR_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_MASK_STATUS - MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_STATUS :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_STATUS :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_STATUS :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_STATUS :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_MASK_SET - MAC DATA 1 TX DMA interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_SET :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_SET :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_SET :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_SET :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_SET_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_DATA1_TX_DMA_MASK_CLR - MAC DATA 1 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_CLR :: mac_data1_tx_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_CLR :: mac_data1_tx_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_CLR :: mac_data1_tx_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_DATA1_TX_DMA_MASK_CLR :: mac_data1_tx_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_CLR_mac_data1_tx_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_STATUS - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_STATUS :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_STATUS :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_SET - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_SET :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_SET :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_SET_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_CLR - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_CLR :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_CLR :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_CLR_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_MASK_STATUS - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_STATUS :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_STATUS :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_MASK_SET - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_SET :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_SET :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_SET_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC0_MASK_CLR - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_CLR :: mac_data_rx_dma_fc_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_fc_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_fc_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_fc_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC0_MASK_CLR :: mac_data_rx_dma_desc_req_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_desc_req_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_desc_req_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_CLR_mac_data_rx_dma_desc_req_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_STATUS - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_STATUS :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_STATUS :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_SET - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_SET :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_SET :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_SET_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_CLR - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_CLR :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_CLR :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_CLR_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_MASK_STATUS - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_STATUS :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_STATUS :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_MASK_SET - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_SET :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_SET :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_SET_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DESC1_MASK_CLR - MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_CLR :: mac_data_rx_dma_fc_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_fc_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_fc_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_fc_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DESC1_MASK_CLR :: mac_data_rx_dma_desc_req_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_desc_req_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_desc_req_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_CLR_mac_data_rx_dma_desc_req_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_STATUS - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_STATUS :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_SET - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_SET :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_SET :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_SET_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_CLR - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_CLR :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_CLR :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_CLR_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_MASK_STATUS - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_STATUS :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_MASK_SET - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_SET :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_SET :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_SET_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP0_MASK_CLR - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_CLR :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP0_MASK_CLR :: mac_data_rx_dma_drop_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR_mac_data_rx_dma_drop_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR_mac_data_rx_dma_drop_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_CLR_mac_data_rx_dma_drop_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_STATUS - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_STATUS :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_SET - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_SET :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_SET :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_SET_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_CLR - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_CLR :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_CLR :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_CLR_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_MASK_STATUS - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_STATUS :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_MASK_SET - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_SET :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_SET :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_SET_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_DROP1_MASK_CLR - MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_CLR :: reserved0 [31:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR_reserved0_MASK 0xfffffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR_reserved0_SHIFT 10

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_DROP1_MASK_CLR :: mac_data_rx_dma_drop_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR_mac_data_rx_dma_drop_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR_mac_data_rx_dma_drop_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_CLR_mac_data_rx_dma_drop_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_STATUS - MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_STATUS :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_STATUS :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_SET - MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_SET :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_SET :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_SET_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_CLR - MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_CLR :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_CLR :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_MASK_STATUS - MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_STATUS :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_STATUS :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_MASK_SET - MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_SET :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_SET :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_SET_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK0_MASK_CLR - MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_CLR :: mac_data_rx_dma_null_consumed_int_9_0 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_null_consumed_int_9_0_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_null_consumed_int_9_0_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_null_consumed_int_9_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK0_MASK_CLR :: mac_data_rx_dma_end_link_consumed_int_9_0 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_9_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_STATUS - MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_STATUS :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_STATUS :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_SET - MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_SET :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_SET :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_SET_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_CLR - MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_CLR :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_CLR :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_MASK_STATUS - MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_STATUS :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_STATUS :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_MASK_SET - MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_SET :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_SET :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_SET :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_SET_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_RX_DMA_LINK1_MASK_CLR - MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_CLR :: reserved0 [31:20] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_reserved0_MASK 0xfff00000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_reserved0_SHIFT 20

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_CLR :: mac_data_rx_dma_null_consumed_int_19_10 [19:10] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_null_consumed_int_19_10_MASK 0x000ffc00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_null_consumed_int_19_10_SHIFT 10
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_null_consumed_int_19_10_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RX_DMA_LINK1_MASK_CLR :: mac_data_rx_dma_end_link_consumed_int_19_10 [09:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_MASK 0x000003ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_CLR_mac_data_rx_dma_end_link_consumed_int_19_10_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_STATUS - MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_STATUS :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_STATUS :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_STATUS :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_STATUS :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_SET - MAC CONFIG 0 DMA interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_reserved0_MASK  0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_SET :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_SET :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_SET :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_SET :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_SET_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_CLR - MAC CONFIG 0 DMA interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_reserved0_MASK  0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_CLR :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_CLR :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_CLR :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_CLR :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_CLR_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_MASK_STATUS - MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_STATUS :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_STATUS :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_STATUS :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_STATUS :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_MASK_SET - MAC CONFIG 0 DMA interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_SET :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_SET :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_SET :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_SET :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_SET_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_CONFIG_DMA_MASK_CLR - MAC CONFIG 0 DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_reserved0_MASK 0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_reserved0_SHIFT 4

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_CLR :: mac_config0_dma_empty_desc_int [03:03] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_empty_desc_int_MASK 0x00000008
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_empty_desc_int_SHIFT 3
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_empty_desc_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_CLR :: mac_config0_dma_fifo_underflow_int [02:02] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_fifo_underflow_int_MASK 0x00000004
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_fifo_underflow_int_SHIFT 2
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_fifo_underflow_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_CLR :: mac_config0_dma_null_consumed_int [01:01] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_null_consumed_int_MASK 0x00000002
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_null_consumed_int_SHIFT 1
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_null_consumed_int_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_CONFIG_DMA_MASK_CLR :: mac_config0_dma_end_link_consumed_int [00:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_end_link_consumed_int_MASK 0x00000001
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_end_link_consumed_int_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_CLR_mac_config0_dma_end_link_consumed_int_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_STATUS - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_STATUS :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_STATUS :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_SET - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_SET :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_SET :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_SET_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_CLR - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_CLR :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_CLR :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_CLR_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_MASK_STATUS - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_STATUS :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_STATUS :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_MASK_SET - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_SET :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_SET :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_SET_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DESC_MASK_CLR - MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_CLR :: mac_result0_dma_fc_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_fc_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_fc_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_fc_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DESC_MASK_CLR :: mac_result0_dma_desc_req_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_desc_req_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_desc_req_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_CLR_mac_result0_dma_desc_req_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_STATUS - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_STATUS :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_SET - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_SET :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_SET_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_CLR - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_CLR :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_CLR_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_MASK_STATUS - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_STATUS :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_MASK_SET - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_SET :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_SET_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_DROP_MASK_CLR - MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_DROP_MASK_CLR :: mac_result0_dma_drop_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR_mac_result0_dma_drop_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR_mac_result0_dma_drop_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_CLR_mac_result0_dma_drop_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_STATUS - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_STATUS :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_STATUS :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_SET - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_SET :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_SET :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_SET_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_CLR - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_CLR :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_CLR :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_CLR_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_MASK_STATUS - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_STATUS :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_STATUS :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_MASK_SET - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_SET :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_SET :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_SET :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_SET_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_MAC_RESULT_DMA_LINK_MASK_CLR - MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_CLR :: reserved0 [31:16] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_reserved0_MASK 0xffff0000
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_reserved0_SHIFT 16

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_CLR :: mac_result0_dma_null_consumed_int_7_0 [15:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_null_consumed_int_7_0_MASK 0x0000ff00
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_null_consumed_int_7_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_null_consumed_int_7_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_MAC_RESULT_DMA_LINK_MASK_CLR :: mac_result0_dma_end_link_consumed_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_end_link_consumed_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_end_link_consumed_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_CLR_mac_result0_dma_end_link_consumed_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_SW_INT0_STATUS - Software Interrupt controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS_reserved0_MASK      0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS_reserved0_SHIFT     8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_STATUS :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS_sw_int_7_0_MASK     0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS_sw_int_7_0_SHIFT    0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS_sw_int_7_0_DEFAULT  0

/***************************************************************************
 *L2_SW_INT0_SET - Software Interrupt controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_SET :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET_sw_int_7_0_MASK        0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET_sw_int_7_0_SHIFT       0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_SET_sw_int_7_0_DEFAULT     0

/***************************************************************************
 *L2_SW_INT0_CLR - Software Interrupt controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_CLR :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR_sw_int_7_0_MASK        0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR_sw_int_7_0_SHIFT       0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_CLR_sw_int_7_0_DEFAULT     0

/***************************************************************************
 *L2_SW_INT0_MASK_STATUS - Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_STATUS :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS_sw_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS_sw_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS_sw_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_SW_INT0_MASK_SET - Software Interrupt controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_SET :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET_sw_int_7_0_MASK   0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET_sw_int_7_0_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_SET_sw_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_SW_INT0_MASK_CLR - Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT0_MASK_CLR :: sw_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR_sw_int_7_0_MASK   0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR_sw_int_7_0_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_CLR_sw_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_SW_INT1_STATUS - Software Interrupt controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS_reserved0_MASK      0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS_reserved0_SHIFT     8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_STATUS :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS_sw_int_15_8_MASK    0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS_sw_int_15_8_SHIFT   0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS_sw_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_SW_INT1_SET - Software Interrupt controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_SET :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET_sw_int_15_8_MASK       0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET_sw_int_15_8_SHIFT      0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_SET_sw_int_15_8_DEFAULT    0

/***************************************************************************
 *L2_SW_INT1_CLR - Software Interrupt controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_CLR :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR_sw_int_15_8_MASK       0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR_sw_int_15_8_SHIFT      0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_CLR_sw_int_15_8_DEFAULT    0

/***************************************************************************
 *L2_SW_INT1_MASK_STATUS - Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_STATUS :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS_sw_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS_sw_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS_sw_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_SW_INT1_MASK_SET - Software Interrupt controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_SET :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET_sw_int_15_8_MASK  0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET_sw_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_SET_sw_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_SW_INT1_MASK_CLR - Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT1_MASK_CLR :: sw_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR_sw_int_15_8_MASK  0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR_sw_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_CLR_sw_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_SW_INT2_STATUS - Software Interrupt controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS_reserved0_MASK      0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS_reserved0_SHIFT     8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_STATUS :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS_sw_int_23_16_MASK   0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS_sw_int_23_16_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS_sw_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_SW_INT2_SET - Software Interrupt controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_SET :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET_sw_int_23_16_MASK      0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET_sw_int_23_16_SHIFT     0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_SET_sw_int_23_16_DEFAULT   0

/***************************************************************************
 *L2_SW_INT2_CLR - Software Interrupt controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_CLR :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR_sw_int_23_16_MASK      0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR_sw_int_23_16_SHIFT     0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_CLR_sw_int_23_16_DEFAULT   0

/***************************************************************************
 *L2_SW_INT2_MASK_STATUS - Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_STATUS :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS_sw_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS_sw_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS_sw_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_SW_INT2_MASK_SET - Software Interrupt controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_SET :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET_sw_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET_sw_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_SET_sw_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_SW_INT2_MASK_CLR - Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT2_MASK_CLR :: sw_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR_sw_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR_sw_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_CLR_sw_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_SW_INT3_STATUS - Software Interrupt controller Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS_reserved0_MASK      0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS_reserved0_SHIFT     8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_STATUS :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS_sw_int_31_24_MASK   0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS_sw_int_31_24_SHIFT  0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS_sw_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_SW_INT3_SET - Software Interrupt controller Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_SET :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET_sw_int_31_24_MASK      0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET_sw_int_31_24_SHIFT     0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_SET_sw_int_31_24_DEFAULT   0

/***************************************************************************
 *L2_SW_INT3_CLR - Software Interrupt controller Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR_reserved0_MASK         0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR_reserved0_SHIFT        8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_CLR :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR_sw_int_31_24_MASK      0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR_sw_int_31_24_SHIFT     0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_CLR_sw_int_31_24_DEFAULT   0

/***************************************************************************
 *L2_SW_INT3_MASK_STATUS - Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS_reserved0_MASK 0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS_reserved0_SHIFT 8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_STATUS :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS_sw_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS_sw_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS_sw_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_SW_INT3_MASK_SET - Software Interrupt controller Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_SET :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_SET :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET_sw_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET_sw_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_SET_sw_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_SW_INT3_MASK_CLR - Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_CLR :: reserved0 [31:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR_reserved0_MASK    0xffffff00
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR_reserved0_SHIFT   8

/* MOCA_INTC_L2_HI :: L2_SW_INT3_MASK_CLR :: sw_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR_sw_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR_sw_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_CLR_sw_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_H2M0_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS_reserved0_MASK         0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS_reserved0_SHIFT        4

/* MOCA_INTC_L2_HI :: L2_H2M0_STATUS :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS_host2moca_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS_host2moca_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M0_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_H2M0_SET :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET_host2moca_int_3_0_MASK    0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET_host2moca_int_3_0_SHIFT   0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_SET_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M0_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_H2M0_CLR :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR_host2moca_int_3_0_MASK    0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR_host2moca_int_3_0_SHIFT   0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_CLR_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M0_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS_reserved0_SHIFT   4

/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_STATUS :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS_host2moca_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS_host2moca_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M0_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_SET :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET_host2moca_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET_host2moca_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_SET_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M0_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_H2M0_MASK_CLR :: host2moca_int_3_0 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR_host2moca_int_3_0_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR_host2moca_int_3_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_CLR_host2moca_int_3_0_DEFAULT 0

/***************************************************************************
 *L2_H2M1_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS_reserved0_MASK         0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS_reserved0_SHIFT        4

/* MOCA_INTC_L2_HI :: L2_H2M1_STATUS :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS_host2moca_int_7_4_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS_host2moca_int_7_4_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_H2M1_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_H2M1_SET :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET_host2moca_int_7_4_MASK    0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET_host2moca_int_7_4_SHIFT   0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_SET_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_H2M1_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR_reserved0_MASK            0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR_reserved0_SHIFT           4

/* MOCA_INTC_L2_HI :: L2_H2M1_CLR :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR_host2moca_int_7_4_MASK    0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR_host2moca_int_7_4_SHIFT   0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_CLR_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_H2M1_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS_reserved0_SHIFT   4

/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_STATUS :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS_host2moca_int_7_4_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS_host2moca_int_7_4_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_H2M1_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_SET :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_SET :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET_host2moca_int_7_4_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET_host2moca_int_7_4_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_SET_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_H2M1_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_CLR :: reserved0 [31:04] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR_reserved0_MASK       0xfffffff0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR_reserved0_SHIFT      4

/* MOCA_INTC_L2_HI :: L2_H2M1_MASK_CLR :: host2moca_int_7_4 [03:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR_host2moca_int_7_4_MASK 0x0000000f
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR_host2moca_int_7_4_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_CLR_host2moca_int_7_4_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_reserved0_MASK    0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_reserved0_SHIFT   12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_STATUS :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_STATUS :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_SET :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_SET :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_SET_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_CLR :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_CLR :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_CLR_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_reserved0_MASK 0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_STATUS :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_STATUS :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_SET :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_SET :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_SET_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED0_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_CLR :: rsvd_level_int_3_0 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_level_int_3_0_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_level_int_3_0_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_level_int_3_0_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED0_MASK_CLR :: rsvd_event_int_7_0 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_event_int_7_0_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_event_int_7_0_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_CLR_rsvd_event_int_7_0_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_reserved0_MASK    0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_reserved0_SHIFT   12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_STATUS :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_STATUS :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_SET :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_SET :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_SET_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_CLR :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_CLR :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_CLR_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_reserved0_MASK 0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_STATUS :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_STATUS :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_SET :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_SET :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_SET_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED1_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_CLR :: rsvd_level_int_7_4 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_level_int_7_4_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_level_int_7_4_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_level_int_7_4_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED1_MASK_CLR :: rsvd_event_int_15_8 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_event_int_15_8_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_event_int_15_8_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_CLR_rsvd_event_int_15_8_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_reserved0_MASK    0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_reserved0_SHIFT   12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_STATUS :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_STATUS :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_SET :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_SET :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_SET_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_CLR :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_CLR :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_CLR_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_reserved0_MASK 0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_STATUS :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_STATUS :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_SET :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_SET :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_SET_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED2_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_CLR :: rsvd_level_int_11_8 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_level_int_11_8_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_level_int_11_8_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_level_int_11_8_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED2_MASK_CLR :: rsvd_event_int_23_16 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_event_int_23_16_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_event_int_23_16_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_CLR_rsvd_event_int_23_16_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_STATUS - Reserved interrupts Interrupt status, equal one when interrupt is active
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_reserved0_MASK    0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_reserved0_SHIFT   12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_STATUS :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_STATUS :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS_rsvd_event_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_SET - Reserved interrupts Interrupt set, write one to activate the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_SET :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_SET :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_SET_rsvd_event_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_CLR - Reserved interrupts Interrupt clear, write one to clear the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_reserved0_MASK       0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_reserved0_SHIFT      12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_CLR :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_CLR :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_CLR_rsvd_event_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_MASK_STATUS - Reserved interrupts Interrupt mask status, equal one when the interrupt is masked
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_reserved0_MASK 0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_STATUS :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_STATUS :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS_rsvd_event_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_MASK_SET - Reserved interrupts Interrupt set mask, write one for masking the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_SET :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_SET :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_SET :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_SET_rsvd_event_int_31_24_DEFAULT 0

/***************************************************************************
 *L2_RESERVED3_MASK_CLR - Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt
 ***************************************************************************/
/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_CLR :: reserved0 [31:12] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_reserved0_MASK  0xfffff000
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_reserved0_SHIFT 12

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_CLR :: rsvd_level_int_15_12 [11:08] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_level_int_15_12_MASK 0x00000f00
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_level_int_15_12_SHIFT 8
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_level_int_15_12_DEFAULT 0

/* MOCA_INTC_L2_HI :: L2_RESERVED3_MASK_CLR :: rsvd_event_int_31_24 [07:00] */
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_event_int_31_24_MASK 0x000000ff
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_event_int_31_24_SHIFT 0
#define BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_CLR_rsvd_event_int_31_24_DEFAULT 0

#endif /* #ifndef BCHP_MOCA_INTC_L2_HI_H__ */

/* End of File */
