#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 15 11:25:38 2023
# Process ID: 20716
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_1_4_synth_1
# Command line: vivado.exe -log system_axi_gpio_1_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_gpio_1_4.tcl
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_1_4_synth_1/system_axi_gpio_1_4.vds
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_1_4_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_gpio_1_4.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_axi_gpio_1_4, cache-ID = 68ba61b0c86e3a75.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 11:25:41 2023...
