Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:15:30 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.640        0.000                      0                 2299        0.046        0.000                      0                 2299        3.750        0.000                       0                   954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.640        0.000                      0                 2299        0.046        0.000                      0                 2299        3.750        0.000                       0                   954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.882ns (37.701%)  route 4.762ns (62.299%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[1]
                         net (fo=2, routed)           0.823     8.617    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[9]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    10.257    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.882ns (37.701%)  route 4.762ns (62.299%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[1]
                         net (fo=2, routed)           0.823     8.617    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[9]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.544    10.345    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.778ns (36.308%)  route 4.873ns (63.692%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.690 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[0]
                         net (fo=2, routed)           0.934     8.624    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[8]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.533    10.356    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 2.798ns (37.219%)  route 4.720ns (62.781%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.710 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[2]
                         net (fo=2, routed)           0.780     8.491    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[10]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 2.772ns (44.444%)  route 3.465ns (55.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          0.994     7.210    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.772ns (44.618%)  route 3.441ns (55.382%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          0.970     7.186    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 2.669ns (35.826%)  route 4.781ns (64.174%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.581 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/O[3]
                         net (fo=2, routed)           0.842     8.423    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[7]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.633    10.256    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  1.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X7Y49          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg[7]
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/clock
    SLICE_X10Y73         FDRE                                         r  bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/in[7]
    SLICE_X10Y72         SRLC32E                                      r  bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X10Y72         SRLC32E                                      r  bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X3Y61          FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/Q
                         net (fo=1, routed)           0.157     0.708    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[3]
    SLICE_X6Y61          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X6Y61          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y61          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X3Y62          FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/Q
                         net (fo=1, routed)           0.157     0.708    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[7]
    SLICE_X6Y62          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X6Y62          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y62          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_110_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X13Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_110_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_110_reg[3]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_110[3]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191[3]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_fu_603_p3[3]
    SLICE_X12Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X12Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X11Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_106_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_106[2]
    SLICE_X10Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.652 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_fu_603_p3[2]
    SLICE_X10Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X10Y79         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[4]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X4Y48          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[4]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg[4]
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[4]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[4]_srl11/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[4]_srl11
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.268%)  route 0.170ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/clock
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/Q
                         net (fo=5, routed)           0.170     0.722    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/waddr[3]
    RAMB18_X0Y20         RAMB18E1                                     r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/clock
    RAMB18_X0Y20         RAMB18E1                                     r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.615    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.060%)  route 0.172ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/clock
    SLICE_X9Y51          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/waddr_reg[6]/Q
                         net (fo=5, routed)           0.172     0.723    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/waddr[6]
    RAMB18_X0Y21         RAMB18E1                                     r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/clock
    RAMB18_X0Y21         RAMB18E1                                     r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.615    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/clock
    SLICE_X7Y75          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.172     0.723    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_6_reg_356_reg[7][5]
    SLICE_X6Y76          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X6Y76          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y76          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y21   bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y24   bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y20  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y21  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y20   bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/mul_ln895_reg_907_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y18   bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/Seuil_calc2_mac_mdEe_U22/Seuil_calc2_mac_mdEe_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y76   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK



