-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Dec 26 17:53:44 2021
-- Host        : DESKTOP-I47353D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/GT/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_cnn_top_0_0/base_cnn_top_0_0_sim_netlist.vhdl
-- Design      : base_cnn_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_AddrWeightCtrl is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_present_state_reg[5]_0\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_present_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_1\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \FSM_onehot_present_state_reg[1]_0\ : out STD_LOGIC;
    bram_dinb_debug_reg : out STD_LOGIC;
    bram_addrb_debug_reg : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_2\ : out STD_LOGIC;
    Buff_Data_valid_reg : out STD_LOGIC;
    reset_ip : out STD_LOGIC;
    \FSM_onehot_present_state_reg[0]_0\ : in STD_LOGIC;
    Conv_Weight_Ready : in STD_LOGIC;
    \FSM_onehot_present_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_present_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dinb_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dinb_reg[30]\ : in STD_LOGIC;
    Alu_Data_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addrb[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb_11_sp_1 : in STD_LOGIC;
    \addrb[11]_0\ : in STD_LOGIC;
    dma1_mm2s_axis_tready : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    model_done_flg_debug : in STD_LOGIC;
    bram_dinb_debug : in STD_LOGIC;
    bram_addrb_debug_reg_0 : in STD_LOGIC;
    weight_state_5_debug : in STD_LOGIC;
    weight_state_4_debug : in STD_LOGIC;
    weight_state_3_debug : in STD_LOGIC;
    weight_state_2_debug : in STD_LOGIC;
    weight_state_1_debug : in STD_LOGIC;
    weight_state_0_debug : in STD_LOGIC;
    bram_dinb_debug_reg_0 : in STD_LOGIC;
    bram_dinb_debug_reg_1 : in STD_LOGIC;
    bram_dinb_debug_reg_2 : in STD_LOGIC;
    bram_dinb_debug_reg_3 : in STD_LOGIC;
    bram_dinb_debug_reg_4 : in STD_LOGIC;
    bram_dinb_debug_reg_5 : in STD_LOGIC;
    bram_dinb_debug_reg_6 : in STD_LOGIC;
    axis_dma1_mm2s_wren : in STD_LOGIC;
    Alu_Data_out_valid : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    \slv_reg3[31]_i_3_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    \FSM_onehot_present_state_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_AddrWeightCtrl : entity is "AddrWeightCtrl";
end base_cnn_top_0_0_AddrWeightCtrl;

architecture STRUCTURE of base_cnn_top_0_0_AddrWeightCtrl is
  signal Bram_Weight_Addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Bram_Weight_Addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Weight_Addr[10]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Weight_Addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Weight_Addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Weight_Addr[9]_i_3_n_0\ : STD_LOGIC;
  signal Bram_Weight_Addr_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^buff_data_valid_reg\ : STD_LOGIC;
  signal \FSM_onehot_present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_present_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_present_state_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_present_state_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_onehot_present_state_reg[5]_1\ : STD_LOGIC;
  signal \FSM_onehot_present_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_present_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_present_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_present_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_weight_present_state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^addrb\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal addrb_11_sn_1 : STD_LOGIC;
  signal bram_addrb_debug_i_2_n_0 : STD_LOGIC;
  signal bram_addrb_debug_i_3_n_0 : STD_LOGIC;
  signal bram_addrb_debug_i_4_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_10_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_22_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_2_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_3_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_4_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_5_n_0 : STD_LOGIC;
  signal \^dma1_mm2s_axis_tdata[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[31]_i_4_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_5_n_0\ : STD_LOGIC;
  signal web_i_2_n_0 : STD_LOGIC;
  signal web_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[10]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Bram_Weight_Addr[9]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_onehot_present_state[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_present_state[5]_i_2\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[0]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[1]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[2]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[3]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[4]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_present_state_reg[5]\ : label is "W2BM:000010,IDLE:000001,HOLD:100000,BM2C:010000,PEND:000100,RELO:001000";
  attribute SOFT_HLUTNM of \addrb[0]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addrb[10]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addrb[11]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addrb[1]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addrb[2]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addrb[3]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addrb[4]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addrb[5]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addrb[6]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addrb[7]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addrb[8]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addrb[9]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of bram_addrb_debug_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of bram_addrb_debug_i_3 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of bram_dinb_debug_i_22 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of web_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of web_i_4 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of weight_state_5_debug_i_2 : label is "soft_lutpair85";
begin
  Buff_Data_valid_reg <= \^buff_data_valid_reg\;
  \FSM_onehot_present_state_reg[1]_0\ <= \^fsm_onehot_present_state_reg[1]_0\;
  \FSM_onehot_present_state_reg[3]_0\ <= \^fsm_onehot_present_state_reg[3]_0\;
  \FSM_onehot_present_state_reg[5]_1\ <= \^fsm_onehot_present_state_reg[5]_1\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  addrb(11 downto 0) <= \^addrb\(11 downto 0);
  addrb_11_sn_1 <= addrb_11_sp_1;
  \dma1_mm2s_axis_tdata[31]\(31 downto 0) <= \^dma1_mm2s_axis_tdata[31]\(31 downto 0);
\Bram_Weight_Addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(0),
      O => Bram_Weight_Addr_0(0)
    );
\Bram_Weight_Addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => dma1_mm2s_axis_tready,
      I1 => dma1_mm2s_axis_tvalid,
      I2 => \^q\(0),
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_present_state_reg_n_0_[4]\,
      O => \Bram_Weight_Addr[10]_i_1_n_0\
    );
\Bram_Weight_Addr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBEEE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I1 => Bram_Weight_Addr(10),
      I2 => \Bram_Weight_Addr[10]_i_3_n_0\,
      I3 => Bram_Weight_Addr(9),
      I4 => \FSM_onehot_present_state_reg_n_0_[0]\,
      O => Bram_Weight_Addr_0(10)
    );
\Bram_Weight_Addr[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Bram_Weight_Addr(8),
      I1 => Bram_Weight_Addr(6),
      I2 => \Bram_Weight_Addr[9]_i_3_n_0\,
      I3 => Bram_Weight_Addr(7),
      O => \Bram_Weight_Addr[10]_i_3_n_0\
    );
\Bram_Weight_Addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(1),
      I3 => Bram_Weight_Addr(0),
      O => Bram_Weight_Addr_0(1)
    );
\Bram_Weight_Addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(0),
      I3 => Bram_Weight_Addr(1),
      I4 => Bram_Weight_Addr(2),
      O => Bram_Weight_Addr_0(2)
    );
\Bram_Weight_Addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(1),
      I3 => Bram_Weight_Addr(0),
      I4 => Bram_Weight_Addr(2),
      I5 => Bram_Weight_Addr(3),
      O => Bram_Weight_Addr_0(3)
    );
\Bram_Weight_Addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \Bram_Weight_Addr[9]_i_2_n_0\,
      I1 => Bram_Weight_Addr(2),
      I2 => Bram_Weight_Addr(0),
      I3 => Bram_Weight_Addr(1),
      I4 => Bram_Weight_Addr(3),
      I5 => Bram_Weight_Addr(4),
      O => Bram_Weight_Addr_0(4)
    );
\Bram_Weight_Addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => \Bram_Weight_Addr[5]_i_2_n_0\,
      I3 => Bram_Weight_Addr(5),
      O => Bram_Weight_Addr_0(5)
    );
\Bram_Weight_Addr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Bram_Weight_Addr(3),
      I1 => Bram_Weight_Addr(1),
      I2 => Bram_Weight_Addr(0),
      I3 => Bram_Weight_Addr(2),
      I4 => Bram_Weight_Addr(4),
      O => \Bram_Weight_Addr[5]_i_2_n_0\
    );
\Bram_Weight_Addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => \Bram_Weight_Addr[9]_i_3_n_0\,
      I3 => Bram_Weight_Addr(6),
      O => Bram_Weight_Addr_0(6)
    );
\Bram_Weight_Addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEEFE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(6),
      I3 => \Bram_Weight_Addr[9]_i_3_n_0\,
      I4 => Bram_Weight_Addr(7),
      O => Bram_Weight_Addr_0(7)
    );
\Bram_Weight_Addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFEEFEEEEE"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => Bram_Weight_Addr(7),
      I3 => \Bram_Weight_Addr[9]_i_3_n_0\,
      I4 => Bram_Weight_Addr(6),
      I5 => Bram_Weight_Addr(8),
      O => Bram_Weight_Addr_0(8)
    );
\Bram_Weight_Addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFAAEAAAAA"
    )
        port map (
      I0 => \Bram_Weight_Addr[9]_i_2_n_0\,
      I1 => Bram_Weight_Addr(8),
      I2 => Bram_Weight_Addr(6),
      I3 => \Bram_Weight_Addr[9]_i_3_n_0\,
      I4 => Bram_Weight_Addr(7),
      I5 => Bram_Weight_Addr(9),
      O => Bram_Weight_Addr_0(9)
    );
\Bram_Weight_Addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[0]\,
      O => \Bram_Weight_Addr[9]_i_2_n_0\
    );
\Bram_Weight_Addr[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Bram_Weight_Addr(4),
      I1 => Bram_Weight_Addr(2),
      I2 => Bram_Weight_Addr(0),
      I3 => Bram_Weight_Addr(1),
      I4 => Bram_Weight_Addr(3),
      I5 => Bram_Weight_Addr(5),
      O => \Bram_Weight_Addr[9]_i_3_n_0\
    );
\Bram_Weight_Addr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(0),
      Q => Bram_Weight_Addr(0)
    );
\Bram_Weight_Addr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(10),
      Q => Bram_Weight_Addr(10)
    );
\Bram_Weight_Addr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(1),
      Q => Bram_Weight_Addr(1)
    );
\Bram_Weight_Addr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(2),
      Q => Bram_Weight_Addr(2)
    );
\Bram_Weight_Addr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(3),
      Q => Bram_Weight_Addr(3)
    );
\Bram_Weight_Addr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(4),
      Q => Bram_Weight_Addr(4)
    );
\Bram_Weight_Addr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(5),
      Q => Bram_Weight_Addr(5)
    );
\Bram_Weight_Addr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(6),
      Q => Bram_Weight_Addr(6)
    );
\Bram_Weight_Addr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(7),
      Q => Bram_Weight_Addr(7)
    );
\Bram_Weight_Addr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(8),
      Q => Bram_Weight_Addr(8)
    );
\Bram_Weight_Addr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Weight_Addr[10]_i_1_n_0\,
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => Bram_Weight_Addr_0(9),
      Q => Bram_Weight_Addr(9)
    );
\FSM_onehot_present_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_present_state_reg[0]_0\,
      I2 => \FSM_onehot_present_state_reg[0]_1\(0),
      I3 => \FSM_onehot_present_state_reg_n_0_[0]\,
      O => \FSM_onehot_present_state[0]_i_1_n_0\
    );
\FSM_onehot_present_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => dma1_mm2s_axis_tlast,
      I1 => \^q\(0),
      I2 => \FSM_onehot_present_state_reg[0]_1\(0),
      I3 => \FSM_onehot_present_state_reg_n_0_[0]\,
      O => \FSM_onehot_present_state[1]_i_1_n_0\
    );
\FSM_onehot_present_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_present_state_reg[0]_0\,
      I3 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I4 => Conv_Weight_Ready,
      I5 => \FSM_onehot_present_state_reg[4]_0\,
      O => \FSM_onehot_present_state[4]_i_1_n_0\
    );
\FSM_onehot_present_state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_present_state_reg[0]_0\,
      I2 => \FSM_onehot_present_state_reg_n_0_[4]\,
      O => \FSM_onehot_present_state_reg[5]_0\
    );
\FSM_onehot_present_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_present_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_present_state_reg[0]_2\,
      Q => \FSM_onehot_present_state_reg_n_0_[0]\
    );
\FSM_onehot_present_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => \FSM_onehot_present_state[1]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_onehot_present_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => D(0),
      Q => \^q\(1)
    );
\FSM_onehot_present_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => D(1),
      Q => \FSM_onehot_present_state_reg_n_0_[3]\
    );
\FSM_onehot_present_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => \FSM_onehot_present_state[4]_i_1_n_0\,
      Q => \FSM_onehot_present_state_reg_n_0_[4]\
    );
\FSM_onehot_present_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FSM_onehot_present_state_reg[0]_2\,
      D => D(2),
      Q => \FSM_onehot_present_state_reg_n_0_[5]\
    );
\addrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(0),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(0),
      O => \^addrb\(0)
    );
\addrb[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(10),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(10),
      O => \^addrb\(10)
    );
\addrb[11]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_present_state_reg[1]_0\,
      O => \^addrb\(11)
    );
\addrb[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => addr_weight_present_state(1),
      I3 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I4 => addrb_11_sn_1,
      I5 => \addrb[11]_0\,
      O => \^fsm_onehot_present_state_reg[1]_0\
    );
\addrb[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[4]\,
      O => addr_weight_present_state(1)
    );
\addrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(1),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(1),
      O => \^addrb\(1)
    );
\addrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(2),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(2),
      O => \^addrb\(2)
    );
\addrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(3),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(3),
      O => \^addrb\(3)
    );
\addrb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(4),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(4),
      O => \^addrb\(4)
    );
\addrb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(5),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(5),
      O => \^addrb\(5)
    );
\addrb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(6),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(6),
      O => \^addrb\(6)
    );
\addrb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(7),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(7),
      O => \^addrb\(7)
    );
\addrb[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(8),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(8),
      O => \^addrb\(8)
    );
\addrb[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addrb[10]\(9),
      I1 => \^fsm_onehot_present_state_reg[1]_0\,
      I2 => Bram_Weight_Addr(9),
      O => \^addrb\(9)
    );
bram_addrb_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => bram_addrb_debug_i_2_n_0,
      I1 => \^addrb\(6),
      I2 => \^addrb\(7),
      I3 => bram_addrb_debug_i_3_n_0,
      I4 => bram_addrb_debug_i_4_n_0,
      I5 => bram_addrb_debug_reg_0,
      O => bram_addrb_debug_reg
    );
bram_addrb_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Bram_Weight_Addr(3),
      I1 => Bram_Weight_Addr(10),
      I2 => \^fsm_onehot_present_state_reg[1]_0\,
      I3 => \^addrb\(1),
      O => bram_addrb_debug_i_2_n_0
    );
bram_addrb_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Bram_Weight_Addr(8),
      I1 => \addrb[10]\(8),
      I2 => Bram_Weight_Addr(9),
      I3 => \^fsm_onehot_present_state_reg[1]_0\,
      I4 => \addrb[10]\(9),
      O => bram_addrb_debug_i_3_n_0
    );
bram_addrb_debug_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045400000"
    )
        port map (
      I0 => \^addrb\(4),
      I1 => \addrb[10]\(5),
      I2 => \^fsm_onehot_present_state_reg[1]_0\,
      I3 => Bram_Weight_Addr(5),
      I4 => \^addrb\(0),
      I5 => \^addrb\(2),
      O => bram_addrb_debug_i_4_n_0
    );
bram_dinb_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => bram_dinb_debug_i_2_n_0,
      I2 => bram_dinb_debug_i_3_n_0,
      I3 => bram_dinb_debug_i_4_n_0,
      I4 => bram_dinb_debug_i_5_n_0,
      I5 => bram_dinb_debug,
      O => bram_dinb_debug_reg
    );
bram_dinb_debug_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tdata[31]\(31),
      I1 => Alu_Data_out(19),
      I2 => \dinb_reg[30]\,
      I3 => \dinb_reg[31]\(19),
      I4 => \^fsm_onehot_present_state_reg[5]_1\,
      I5 => bram_dinb_debug_i_22_n_0,
      O => bram_dinb_debug_i_10_n_0
    );
bram_dinb_debug_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tdata[31]\(13),
      I1 => \^dma1_mm2s_axis_tdata[31]\(1),
      I2 => \^dma1_mm2s_axis_tdata[31]\(25),
      I3 => \^dma1_mm2s_axis_tdata[31]\(21),
      I4 => bram_dinb_debug_reg_2,
      I5 => bram_dinb_debug_reg_3,
      O => bram_dinb_debug_i_2_n_0
    );
bram_dinb_debug_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(19),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      O => bram_dinb_debug_i_22_n_0
    );
bram_dinb_debug_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tdata[31]\(8),
      I1 => \^dma1_mm2s_axis_tdata[31]\(4),
      I2 => \^dma1_mm2s_axis_tdata[31]\(28),
      I3 => \^dma1_mm2s_axis_tdata[31]\(16),
      I4 => bram_dinb_debug_reg_4,
      I5 => bram_dinb_debug_reg_5,
      O => bram_dinb_debug_i_3_n_0
    );
bram_dinb_debug_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tdata[31]\(11),
      I1 => \^dma1_mm2s_axis_tdata[31]\(7),
      I2 => bram_dinb_debug_i_10_n_0,
      I3 => bram_dinb_debug_reg_6,
      I4 => \^dma1_mm2s_axis_tdata[31]\(27),
      I5 => \^dma1_mm2s_axis_tdata[31]\(23),
      O => bram_dinb_debug_i_4_n_0
    );
bram_dinb_debug_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tdata[31]\(14),
      I1 => \^dma1_mm2s_axis_tdata[31]\(2),
      I2 => \^dma1_mm2s_axis_tdata[31]\(26),
      I3 => \^dma1_mm2s_axis_tdata[31]\(22),
      I4 => bram_dinb_debug_reg_0,
      I5 => bram_dinb_debug_reg_1,
      O => bram_dinb_debug_i_5_n_0
    );
\dinb[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(0),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(0),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(0),
      O => \^dma1_mm2s_axis_tdata[31]\(0)
    );
\dinb[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(10),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(10),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(10),
      O => \^dma1_mm2s_axis_tdata[31]\(10)
    );
\dinb[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(11),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(11),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(11),
      O => \^dma1_mm2s_axis_tdata[31]\(11)
    );
\dinb[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(12),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(12),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(12),
      O => \^dma1_mm2s_axis_tdata[31]\(12)
    );
\dinb[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(13),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(13),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(13),
      O => \^dma1_mm2s_axis_tdata[31]\(13)
    );
\dinb[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(14),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(14),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(14),
      O => \^dma1_mm2s_axis_tdata[31]\(14)
    );
\dinb[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(15),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(15),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(15),
      O => \^dma1_mm2s_axis_tdata[31]\(15)
    );
\dinb[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(16),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(16),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(16),
      O => \^dma1_mm2s_axis_tdata[31]\(16)
    );
\dinb[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(17),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(17),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(17),
      O => \^dma1_mm2s_axis_tdata[31]\(17)
    );
\dinb[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(18),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(18),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(18),
      O => \^dma1_mm2s_axis_tdata[31]\(18)
    );
\dinb[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(19),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(19),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(19),
      O => \^dma1_mm2s_axis_tdata[31]\(19)
    );
\dinb[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(1),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(1),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(1),
      O => \^dma1_mm2s_axis_tdata[31]\(1)
    );
\dinb[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(20),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(20),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(20),
      O => \^dma1_mm2s_axis_tdata[31]\(20)
    );
\dinb[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(21),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(21),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(21),
      O => \^dma1_mm2s_axis_tdata[31]\(21)
    );
\dinb[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(22),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(22),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(22),
      O => \^dma1_mm2s_axis_tdata[31]\(22)
    );
\dinb[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(23),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(23),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(23),
      O => \^dma1_mm2s_axis_tdata[31]\(23)
    );
\dinb[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(24),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(24),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(24),
      O => \^dma1_mm2s_axis_tdata[31]\(24)
    );
\dinb[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(25),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(25),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(25),
      O => \^dma1_mm2s_axis_tdata[31]\(25)
    );
\dinb[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(26),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(26),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(26),
      O => \^dma1_mm2s_axis_tdata[31]\(26)
    );
\dinb[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(27),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(27),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(27),
      O => \^dma1_mm2s_axis_tdata[31]\(27)
    );
\dinb[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(28),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(28),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(28),
      O => \^dma1_mm2s_axis_tdata[31]\(28)
    );
\dinb[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(29),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(29),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(29),
      O => \^dma1_mm2s_axis_tdata[31]\(29)
    );
\dinb[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(2),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(2),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(2),
      O => \^dma1_mm2s_axis_tdata[31]\(2)
    );
\dinb[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(30),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(30),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(30),
      O => \^dma1_mm2s_axis_tdata[31]\(30)
    );
\dinb[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(31),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(31),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(31),
      O => \^dma1_mm2s_axis_tdata[31]\(31)
    );
\dinb[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^fsm_onehot_present_state_reg[3]_0\
    );
\dinb[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      O => \^fsm_onehot_present_state_reg[5]_1\
    );
\dinb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(3),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(3),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(3),
      O => \^dma1_mm2s_axis_tdata[31]\(3)
    );
\dinb[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(4),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(4),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(4),
      O => \^dma1_mm2s_axis_tdata[31]\(4)
    );
\dinb[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(5),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(5),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(5),
      O => \^dma1_mm2s_axis_tdata[31]\(5)
    );
\dinb[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(6),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(6),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(6),
      O => \^dma1_mm2s_axis_tdata[31]\(6)
    );
\dinb[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(7),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(7),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(7),
      O => \^dma1_mm2s_axis_tdata[31]\(7)
    );
\dinb[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(8),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(8),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(8),
      O => \^dma1_mm2s_axis_tdata[31]\(8)
    );
\dinb[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(9),
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => \^fsm_onehot_present_state_reg[5]_1\,
      I3 => \dinb_reg[31]\(9),
      I4 => \dinb_reg[30]\,
      I5 => Alu_Data_out(9),
      O => \^dma1_mm2s_axis_tdata[31]\(9)
    );
enb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I5 => \^buff_data_valid_reg\,
      O => \FSM_onehot_present_state_reg[5]_2\
    );
\slv_reg3[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => bram_addrb_debug_i_3_n_0,
      I1 => \^addrb\(4),
      I2 => \^addrb\(2),
      I3 => \^fsm_onehot_present_state_reg[1]_0\,
      I4 => \^addrb\(6),
      I5 => \slv_reg3[31]_i_4_n_0\,
      O => reset_ip
    );
\slv_reg3[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \slv_reg3[31]_i_5_n_0\,
      I1 => enb,
      I2 => \^addrb\(3),
      I3 => ena,
      I4 => \^addrb\(10),
      I5 => \slv_reg3[31]_i_3_0\,
      O => \slv_reg3[31]_i_4_n_0\
    );
\slv_reg3[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \^addrb\(5),
      I1 => \addrb[10]\(0),
      I2 => \^fsm_onehot_present_state_reg[1]_0\,
      I3 => Bram_Weight_Addr(0),
      I4 => \^addrb\(7),
      I5 => \^addrb\(1),
      O => \slv_reg3[31]_i_5_n_0\
    );
web_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F888F888F888"
    )
        port map (
      I0 => web_i_2_n_0,
      I1 => axis_dma1_mm2s_wren,
      I2 => web_i_4_n_0,
      I3 => \dinb_reg[30]\,
      I4 => Alu_Data_out_valid,
      I5 => \^fsm_onehot_present_state_reg[1]_0\,
      O => \^buff_data_valid_reg\
    );
web_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_onehot_present_state_reg_n_0_[5]\,
      O => web_i_2_n_0
    );
web_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      O => web_i_4_n_0
    );
weight_state_0_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557500000030"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_weight_present_state(1),
      I2 => \^fsm_onehot_present_state_reg[3]_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I5 => weight_state_0_debug,
      O => \FSM_onehot_present_state_reg[2]_1\
    );
weight_state_1_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555700000003"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_weight_present_state(2),
      I2 => \^fsm_onehot_present_state_reg[3]_0\,
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I5 => weight_state_1_debug,
      O => \FSM_onehot_present_state_reg[3]_4\
    );
weight_state_2_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7575755530303000"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_weight_present_state(2),
      I2 => \^fsm_onehot_present_state_reg[3]_0\,
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I5 => weight_state_2_debug,
      O => \FSM_onehot_present_state_reg[3]_3\
    );
weight_state_3_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575503030300"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_weight_present_state(2),
      I2 => \^fsm_onehot_present_state_reg[3]_0\,
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I5 => weight_state_3_debug,
      O => \FSM_onehot_present_state_reg[3]_2\
    );
weight_state_4_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7575755530303000"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_weight_present_state(1),
      I2 => \^fsm_onehot_present_state_reg[3]_0\,
      I3 => \^q\(1),
      I4 => \FSM_onehot_present_state_reg_n_0_[5]\,
      I5 => weight_state_4_debug,
      O => \FSM_onehot_present_state_reg[2]_0\
    );
weight_state_5_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557500000030"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => \^fsm_onehot_present_state_reg[3]_0\,
      I2 => addr_weight_present_state(2),
      I3 => \FSM_onehot_present_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_present_state_reg_n_0_[4]\,
      I5 => weight_state_5_debug,
      O => \FSM_onehot_present_state_reg[3]_1\
    );
weight_state_5_debug_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_present_state_reg_n_0_[5]\,
      O => addr_weight_present_state(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_BramCtrl is
  port (
    wea : out STD_LOGIC;
    ena_reg_0 : out STD_LOGIC;
    web_reg_0 : out STD_LOGIC;
    enb_reg_0 : out STD_LOGIC;
    Bram_Data_valid0 : out STD_LOGIC;
    enb_reg_1 : out STD_LOGIC;
    dinb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wea_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    ena_reg_1 : in STD_LOGIC;
    web_reg_1 : in STD_LOGIC;
    enb_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_BramCtrl : entity is "BramCtrl";
end base_cnn_top_0_0_BramCtrl;

architecture STRUCTURE of base_cnn_top_0_0_BramCtrl is
  signal \^ena_reg_0\ : STD_LOGIC;
  signal \^enb_reg_0\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC;
  signal \^web_reg_0\ : STD_LOGIC;
begin
  ena_reg_0 <= \^ena_reg_0\;
  enb_reg_0 <= \^enb_reg_0\;
  wea <= \^wea\;
  web_reg_0 <= \^web_reg_0\;
Bram_Data_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ena_reg_0\,
      I1 => \^wea\,
      O => Bram_Data_valid0
    );
Bram_Weight_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enb_reg_0\,
      I1 => \^web_reg_0\,
      O => enb_reg_1
    );
\dinb_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(0),
      Q => dinb(0)
    );
\dinb_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(10),
      Q => dinb(10)
    );
\dinb_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(11),
      Q => dinb(11)
    );
\dinb_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(12),
      Q => dinb(12)
    );
\dinb_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(13),
      Q => dinb(13)
    );
\dinb_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(14),
      Q => dinb(14)
    );
\dinb_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(15),
      Q => dinb(15)
    );
\dinb_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(16),
      Q => dinb(16)
    );
\dinb_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(17),
      Q => dinb(17)
    );
\dinb_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(18),
      Q => dinb(18)
    );
\dinb_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(19),
      Q => dinb(19)
    );
\dinb_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(1),
      Q => dinb(1)
    );
\dinb_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(20),
      Q => dinb(20)
    );
\dinb_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(21),
      Q => dinb(21)
    );
\dinb_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(22),
      Q => dinb(22)
    );
\dinb_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(23),
      Q => dinb(23)
    );
\dinb_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(24),
      Q => dinb(24)
    );
\dinb_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(25),
      Q => dinb(25)
    );
\dinb_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(26),
      Q => dinb(26)
    );
\dinb_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(27),
      Q => dinb(27)
    );
\dinb_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(28),
      Q => dinb(28)
    );
\dinb_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(29),
      Q => dinb(29)
    );
\dinb_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(2),
      Q => dinb(2)
    );
\dinb_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(30),
      Q => dinb(30)
    );
\dinb_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(31),
      Q => dinb(31)
    );
\dinb_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(3),
      Q => dinb(3)
    );
\dinb_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(4),
      Q => dinb(4)
    );
\dinb_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(5),
      Q => dinb(5)
    );
\dinb_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(6),
      Q => dinb(6)
    );
\dinb_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(7),
      Q => dinb(7)
    );
\dinb_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(8),
      Q => dinb(8)
    );
\dinb_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => D(9),
      Q => dinb(9)
    );
ena_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => ena_reg_1,
      Q => \^ena_reg_0\
    );
enb_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => enb_reg_2,
      Q => \^enb_reg_0\
    );
wea_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => wea_reg_0,
      Q => \^wea\
    );
web_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => web_reg_1,
      Q => \^web_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_BufferCtrl is
  port (
    Buff_Data_valid : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    \Buff_Ele_cnt_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Alu_Data_out_valid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    Alu_Data_out : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Maxp_ce : in STD_LOGIC;
    \Buffer_reg[14][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Buffer_reg[14][30]_0\ : in STD_LOGIC;
    \Buffer_reg[15][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_BufferCtrl : entity is "BufferCtrl";
end base_cnn_top_0_0_BufferCtrl;

architecture STRUCTURE of base_cnn_top_0_0_BufferCtrl is
  signal Buff_Data_valid_i_1_n_0 : STD_LOGIC;
  signal \Buff_Ele_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Buff_Ele_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Buff_Ele_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Buff_Ele_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Buff_Ele_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Buff_Ele_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal Buff_Ele_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^buff_ele_cnt_reg[4]_0\ : STD_LOGIC;
  signal \Buffer[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[10][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[10][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[11][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[11][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[11][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[12][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[12][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[13][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[13][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[13][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[14][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[14][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[14][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[15][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[5][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[7][31]_i_3_n_0\ : STD_LOGIC;
  signal \Buffer[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[7][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[8][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[8][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][10]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][11]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][12]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][13]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][14]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][16]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][17]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][18]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][19]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][20]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][21]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][22]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][23]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][24]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][25]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][26]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][27]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][28]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][29]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][30]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][31]_i_2_n_0\ : STD_LOGIC;
  signal \Buffer[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][4]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][5]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][6]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][8]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer[9][9]_i_1_n_0\ : STD_LOGIC;
  signal \Buffer_reg[0]0\ : STD_LOGIC;
  signal \Buffer_reg[0]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[10]0\ : STD_LOGIC;
  signal \Buffer_reg[10]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[11]0\ : STD_LOGIC;
  signal \Buffer_reg[11]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[12]0\ : STD_LOGIC;
  signal \Buffer_reg[12]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[13]0\ : STD_LOGIC;
  signal \Buffer_reg[13]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[14]0\ : STD_LOGIC;
  signal \Buffer_reg[14]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[15]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[1]0\ : STD_LOGIC;
  signal \Buffer_reg[1]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[2]0\ : STD_LOGIC;
  signal \Buffer_reg[2]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[3]0\ : STD_LOGIC;
  signal \Buffer_reg[3]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[4]0\ : STD_LOGIC;
  signal \Buffer_reg[4]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[5]0\ : STD_LOGIC;
  signal \Buffer_reg[5]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[6]0\ : STD_LOGIC;
  signal \Buffer_reg[6]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[7]0\ : STD_LOGIC;
  signal \Buffer_reg[7]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[8]0\ : STD_LOGIC;
  signal \Buffer_reg[8]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Buffer_reg[9]0\ : STD_LOGIC;
  signal \Buffer_reg[9]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^resetn_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Buff_Ele_cnt[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Buff_Ele_cnt[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Buff_Ele_cnt[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Buff_Ele_cnt[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \Buffer[0][10]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Buffer[0][11]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Buffer[0][12]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \Buffer[0][13]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Buffer[0][14]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \Buffer[0][15]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Buffer[0][16]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \Buffer[0][17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Buffer[0][18]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Buffer[0][19]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Buffer[0][1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \Buffer[0][20]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \Buffer[0][21]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Buffer[0][22]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Buffer[0][23]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Buffer[0][24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Buffer[0][25]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Buffer[0][26]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Buffer[0][27]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Buffer[0][28]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Buffer[0][29]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Buffer[0][2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \Buffer[0][30]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Buffer[0][3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Buffer[0][4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Buffer[0][5]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Buffer[0][6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \Buffer[0][7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Buffer[0][8]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Buffer[0][9]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Buffer[10][10]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Buffer[10][11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Buffer[10][12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \Buffer[10][13]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Buffer[10][14]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \Buffer[10][15]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Buffer[10][16]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Buffer[10][17]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Buffer[10][18]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Buffer[10][19]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Buffer[10][1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Buffer[10][20]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Buffer[10][21]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Buffer[10][22]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Buffer[10][23]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Buffer[10][24]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Buffer[10][25]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Buffer[10][26]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Buffer[10][27]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Buffer[10][28]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Buffer[10][29]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Buffer[10][2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Buffer[10][30]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Buffer[10][3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Buffer[10][4]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Buffer[10][5]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \Buffer[10][6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \Buffer[10][7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Buffer[10][8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Buffer[10][9]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Buffer[11][10]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Buffer[11][11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Buffer[11][12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Buffer[11][13]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Buffer[11][14]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \Buffer[11][15]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \Buffer[11][16]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \Buffer[11][17]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Buffer[11][18]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Buffer[11][19]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Buffer[11][1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Buffer[11][20]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Buffer[11][21]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Buffer[11][22]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Buffer[11][23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Buffer[11][24]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Buffer[11][25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Buffer[11][26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Buffer[11][27]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Buffer[11][28]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Buffer[11][29]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Buffer[11][2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \Buffer[11][30]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Buffer[11][31]_i_3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Buffer[11][3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Buffer[11][4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Buffer[11][5]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Buffer[11][6]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Buffer[11][7]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Buffer[11][8]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Buffer[11][9]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Buffer[12][10]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Buffer[12][11]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Buffer[12][12]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Buffer[12][13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Buffer[12][14]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \Buffer[12][15]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Buffer[12][16]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \Buffer[12][17]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Buffer[12][18]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Buffer[12][19]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Buffer[12][1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Buffer[12][20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Buffer[12][21]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Buffer[12][22]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Buffer[12][23]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Buffer[12][24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Buffer[12][25]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Buffer[12][26]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Buffer[12][27]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Buffer[12][28]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Buffer[12][29]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Buffer[12][2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Buffer[12][30]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Buffer[12][3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Buffer[12][4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Buffer[12][5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Buffer[12][6]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Buffer[12][7]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Buffer[12][8]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Buffer[12][9]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Buffer[13][10]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Buffer[13][11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Buffer[13][12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Buffer[13][13]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Buffer[13][14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Buffer[13][15]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Buffer[13][16]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \Buffer[13][17]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Buffer[13][18]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Buffer[13][19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Buffer[13][1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Buffer[13][20]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Buffer[13][21]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Buffer[13][22]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Buffer[13][23]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Buffer[13][24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Buffer[13][25]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Buffer[13][26]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Buffer[13][27]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Buffer[13][28]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Buffer[13][29]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Buffer[13][2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Buffer[13][30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Buffer[13][31]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Buffer[13][3]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \Buffer[13][4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \Buffer[13][5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Buffer[13][6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \Buffer[13][7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Buffer[13][8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Buffer[13][9]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Buffer[14][10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Buffer[14][11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Buffer[14][12]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Buffer[14][13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \Buffer[14][14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \Buffer[14][15]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Buffer[14][16]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Buffer[14][17]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Buffer[14][18]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Buffer[14][19]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Buffer[14][1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Buffer[14][20]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Buffer[14][21]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Buffer[14][22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Buffer[14][23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Buffer[14][24]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Buffer[14][25]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Buffer[14][26]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Buffer[14][27]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Buffer[14][28]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Buffer[14][29]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Buffer[14][2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Buffer[14][30]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Buffer[14][31]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Buffer[14][3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Buffer[14][4]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Buffer[14][5]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \Buffer[14][6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \Buffer[14][7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Buffer[14][8]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Buffer[14][9]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \Buffer[15][31]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Buffer[1][10]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Buffer[1][11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Buffer[1][12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Buffer[1][13]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Buffer[1][14]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \Buffer[1][15]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Buffer[1][16]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \Buffer[1][17]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Buffer[1][18]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Buffer[1][19]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Buffer[1][1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Buffer[1][20]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \Buffer[1][21]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Buffer[1][22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Buffer[1][23]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Buffer[1][24]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Buffer[1][25]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Buffer[1][26]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Buffer[1][27]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Buffer[1][28]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Buffer[1][29]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Buffer[1][2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Buffer[1][30]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Buffer[1][3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Buffer[1][4]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Buffer[1][5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Buffer[1][6]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Buffer[1][7]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Buffer[1][8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Buffer[1][9]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Buffer[2][10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Buffer[2][11]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Buffer[2][12]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \Buffer[2][13]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \Buffer[2][14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \Buffer[2][15]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Buffer[2][16]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \Buffer[2][17]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Buffer[2][18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Buffer[2][19]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Buffer[2][1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Buffer[2][20]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Buffer[2][21]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Buffer[2][22]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Buffer[2][23]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Buffer[2][24]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Buffer[2][25]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Buffer[2][26]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Buffer[2][27]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Buffer[2][28]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Buffer[2][29]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Buffer[2][2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Buffer[2][30]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Buffer[2][3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Buffer[2][4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Buffer[2][5]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Buffer[2][6]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Buffer[2][7]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Buffer[2][8]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Buffer[2][9]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \Buffer[3][10]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Buffer[3][11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Buffer[3][12]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \Buffer[3][13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Buffer[3][14]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \Buffer[3][15]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \Buffer[3][16]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \Buffer[3][17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Buffer[3][18]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Buffer[3][19]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Buffer[3][1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Buffer[3][20]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Buffer[3][21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Buffer[3][22]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Buffer[3][23]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Buffer[3][24]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Buffer[3][25]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Buffer[3][26]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Buffer[3][27]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Buffer[3][28]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Buffer[3][29]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Buffer[3][2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Buffer[3][30]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Buffer[3][3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Buffer[3][4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Buffer[3][5]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Buffer[3][6]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Buffer[3][7]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Buffer[3][8]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Buffer[3][9]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \Buffer[4][10]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \Buffer[4][11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Buffer[4][12]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \Buffer[4][13]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Buffer[4][14]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \Buffer[4][15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Buffer[4][16]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Buffer[4][17]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Buffer[4][18]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Buffer[4][19]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Buffer[4][1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Buffer[4][20]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Buffer[4][21]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Buffer[4][22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Buffer[4][23]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Buffer[4][24]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Buffer[4][25]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Buffer[4][26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Buffer[4][27]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Buffer[4][28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Buffer[4][29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Buffer[4][2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Buffer[4][30]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Buffer[4][3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Buffer[4][4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Buffer[4][5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Buffer[4][6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Buffer[4][7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Buffer[4][8]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \Buffer[4][9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \Buffer[5][10]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Buffer[5][11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \Buffer[5][12]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \Buffer[5][13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \Buffer[5][14]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \Buffer[5][15]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Buffer[5][16]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \Buffer[5][17]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Buffer[5][18]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Buffer[5][19]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Buffer[5][1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Buffer[5][20]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Buffer[5][21]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Buffer[5][22]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Buffer[5][23]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Buffer[5][24]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Buffer[5][25]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Buffer[5][26]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Buffer[5][27]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Buffer[5][28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Buffer[5][29]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Buffer[5][2]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Buffer[5][30]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Buffer[5][31]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Buffer[5][3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Buffer[5][4]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Buffer[5][5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Buffer[5][6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Buffer[5][7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Buffer[5][8]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Buffer[5][9]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Buffer[6][10]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Buffer[6][11]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \Buffer[6][12]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \Buffer[6][13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \Buffer[6][14]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \Buffer[6][15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Buffer[6][16]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \Buffer[6][17]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Buffer[6][18]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Buffer[6][19]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Buffer[6][1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Buffer[6][20]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Buffer[6][21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Buffer[6][22]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Buffer[6][23]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Buffer[6][24]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Buffer[6][25]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Buffer[6][26]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Buffer[6][27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Buffer[6][28]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Buffer[6][29]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Buffer[6][2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Buffer[6][30]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Buffer[6][3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Buffer[6][4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Buffer[6][5]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \Buffer[6][6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \Buffer[6][7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Buffer[6][8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Buffer[6][9]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Buffer[7][10]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \Buffer[7][11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \Buffer[7][12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \Buffer[7][13]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Buffer[7][14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Buffer[7][15]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \Buffer[7][16]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \Buffer[7][17]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Buffer[7][18]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Buffer[7][19]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Buffer[7][1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Buffer[7][20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Buffer[7][21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Buffer[7][22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Buffer[7][23]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Buffer[7][24]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Buffer[7][25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Buffer[7][26]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Buffer[7][27]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Buffer[7][28]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Buffer[7][29]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Buffer[7][2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Buffer[7][30]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Buffer[7][31]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \Buffer[7][3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Buffer[7][4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Buffer[7][5]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Buffer[7][6]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Buffer[7][7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Buffer[7][8]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Buffer[7][9]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \Buffer[8][10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \Buffer[8][11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \Buffer[8][12]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \Buffer[8][13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Buffer[8][14]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \Buffer[8][15]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Buffer[8][16]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \Buffer[8][17]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Buffer[8][18]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Buffer[8][19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Buffer[8][1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Buffer[8][20]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Buffer[8][21]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Buffer[8][22]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Buffer[8][23]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Buffer[8][24]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Buffer[8][25]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Buffer[8][26]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Buffer[8][27]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Buffer[8][28]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Buffer[8][29]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Buffer[8][2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Buffer[8][30]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Buffer[8][3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Buffer[8][4]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Buffer[8][5]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Buffer[8][6]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Buffer[8][7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Buffer[8][8]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Buffer[8][9]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \Buffer[9][10]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Buffer[9][11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \Buffer[9][12]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \Buffer[9][13]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Buffer[9][14]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \Buffer[9][15]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Buffer[9][16]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \Buffer[9][17]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Buffer[9][18]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Buffer[9][19]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Buffer[9][1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Buffer[9][20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Buffer[9][21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Buffer[9][22]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Buffer[9][23]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Buffer[9][24]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Buffer[9][25]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Buffer[9][26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Buffer[9][27]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Buffer[9][28]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Buffer[9][29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Buffer[9][2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Buffer[9][30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Buffer[9][3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Buffer[9][4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Buffer[9][5]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Buffer[9][6]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Buffer[9][7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Buffer[9][8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Buffer[9][9]_i_1\ : label is "soft_lutpair251";
begin
  \Buff_Ele_cnt_reg[4]_0\ <= \^buff_ele_cnt_reg[4]_0\;
  resetn_0 <= \^resetn_0\;
\Buff_Data_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(0),
      Q => Q(0)
    );
\Buff_Data_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(10),
      Q => Q(10)
    );
\Buff_Data_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(11),
      Q => Q(11)
    );
\Buff_Data_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(12),
      Q => Q(12)
    );
\Buff_Data_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(13),
      Q => Q(13)
    );
\Buff_Data_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(14),
      Q => Q(14)
    );
\Buff_Data_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(15),
      Q => Q(15)
    );
\Buff_Data_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(16),
      Q => Q(16)
    );
\Buff_Data_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(17),
      Q => Q(17)
    );
\Buff_Data_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(18),
      Q => Q(18)
    );
\Buff_Data_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(19),
      Q => Q(19)
    );
\Buff_Data_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(1),
      Q => Q(1)
    );
\Buff_Data_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(20),
      Q => Q(20)
    );
\Buff_Data_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(21),
      Q => Q(21)
    );
\Buff_Data_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(22),
      Q => Q(22)
    );
\Buff_Data_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(23),
      Q => Q(23)
    );
\Buff_Data_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(24),
      Q => Q(24)
    );
\Buff_Data_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(25),
      Q => Q(25)
    );
\Buff_Data_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(26),
      Q => Q(26)
    );
\Buff_Data_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(27),
      Q => Q(27)
    );
\Buff_Data_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(28),
      Q => Q(28)
    );
\Buff_Data_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(29),
      Q => Q(29)
    );
\Buff_Data_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(2),
      Q => Q(2)
    );
\Buff_Data_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(30),
      Q => Q(30)
    );
\Buff_Data_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(31),
      Q => Q(31)
    );
\Buff_Data_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(3),
      Q => Q(3)
    );
\Buff_Data_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(4),
      Q => Q(4)
    );
\Buff_Data_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(5),
      Q => Q(5)
    );
\Buff_Data_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(6),
      Q => Q(6)
    );
\Buff_Data_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(7),
      Q => Q(7)
    );
\Buff_Data_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(8),
      Q => Q(8)
    );
\Buff_Data_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[0]_15\(9),
      Q => Q(9)
    );
Buff_Data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => Alu_Data_out_valid,
      I1 => Buff_Ele_cnt_reg(1),
      I2 => Buff_Ele_cnt_reg(4),
      I3 => Buff_Ele_cnt_reg(0),
      I4 => Buff_Ele_cnt_reg(2),
      I5 => Buff_Ele_cnt_reg(3),
      O => Buff_Data_valid_i_1_n_0
    );
Buff_Data_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^resetn_0\,
      D => Buff_Data_valid_i_1_n_0,
      Q => Buff_Data_valid
    );
\Buff_Ele_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(0),
      O => \Buff_Ele_cnt[0]_i_1_n_0\
    );
\Buff_Ele_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => Buff_Ele_cnt_reg(1),
      O => \Buff_Ele_cnt[1]_i_1_n_0\
    );
\Buff_Ele_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => Buff_Ele_cnt_reg(2),
      I3 => Buff_Ele_cnt_reg(1),
      O => \Buff_Ele_cnt[2]_i_1_n_0\
    );
\Buff_Ele_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => Buff_Ele_cnt_reg(0),
      I3 => Buff_Ele_cnt_reg(2),
      I4 => Buff_Ele_cnt_reg(1),
      O => \Buff_Ele_cnt[3]_i_1_n_0\
    );
\Buff_Ele_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buff_Ele_cnt[4]_i_1_n_0\
    );
\Buff_Ele_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(1),
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => Buff_Ele_cnt_reg(4),
      I5 => Buff_Ele_cnt_reg(3),
      O => \Buff_Ele_cnt[4]_i_2_n_0\
    );
\Buff_Ele_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buff_Ele_cnt[4]_i_1_n_0\,
      CLR => \^resetn_0\,
      D => \Buff_Ele_cnt[0]_i_1_n_0\,
      Q => Buff_Ele_cnt_reg(0)
    );
\Buff_Ele_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buff_Ele_cnt[4]_i_1_n_0\,
      CLR => \^resetn_0\,
      D => \Buff_Ele_cnt[1]_i_1_n_0\,
      Q => Buff_Ele_cnt_reg(1)
    );
\Buff_Ele_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buff_Ele_cnt[4]_i_1_n_0\,
      CLR => \^resetn_0\,
      D => \Buff_Ele_cnt[2]_i_1_n_0\,
      Q => Buff_Ele_cnt_reg(2)
    );
\Buff_Ele_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buff_Ele_cnt[4]_i_1_n_0\,
      CLR => \^resetn_0\,
      D => \Buff_Ele_cnt[3]_i_1_n_0\,
      Q => Buff_Ele_cnt_reg(3)
    );
\Buff_Ele_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buff_Ele_cnt[4]_i_1_n_0\,
      CLR => \^resetn_0\,
      D => \Buff_Ele_cnt[4]_i_2_n_0\,
      Q => Buff_Ele_cnt_reg(4)
    );
\Buffer[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(0),
      O => \Buffer[0][0]_i_1_n_0\
    );
\Buffer[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(10),
      O => \Buffer[0][10]_i_1_n_0\
    );
\Buffer[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(11),
      O => \Buffer[0][11]_i_1_n_0\
    );
\Buffer[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(12),
      O => \Buffer[0][12]_i_1_n_0\
    );
\Buffer[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(13),
      O => \Buffer[0][13]_i_1_n_0\
    );
\Buffer[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(14),
      O => \Buffer[0][14]_i_1_n_0\
    );
\Buffer[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(15),
      O => \Buffer[0][15]_i_1_n_0\
    );
\Buffer[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(16),
      O => \Buffer[0][16]_i_1_n_0\
    );
\Buffer[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(17),
      O => \Buffer[0][17]_i_1_n_0\
    );
\Buffer[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(18),
      O => \Buffer[0][18]_i_1_n_0\
    );
\Buffer[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(19),
      O => \Buffer[0][19]_i_1_n_0\
    );
\Buffer[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(1),
      O => \Buffer[0][1]_i_1_n_0\
    );
\Buffer[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(20),
      O => \Buffer[0][20]_i_1_n_0\
    );
\Buffer[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(21),
      O => \Buffer[0][21]_i_1_n_0\
    );
\Buffer[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(22),
      O => \Buffer[0][22]_i_1_n_0\
    );
\Buffer[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(23),
      O => \Buffer[0][23]_i_1_n_0\
    );
\Buffer[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(24),
      O => \Buffer[0][24]_i_1_n_0\
    );
\Buffer[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(25),
      O => \Buffer[0][25]_i_1_n_0\
    );
\Buffer[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(26),
      O => \Buffer[0][26]_i_1_n_0\
    );
\Buffer[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(27),
      O => \Buffer[0][27]_i_1_n_0\
    );
\Buffer[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(28),
      O => \Buffer[0][28]_i_1_n_0\
    );
\Buffer[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(29),
      O => \Buffer[0][29]_i_1_n_0\
    );
\Buffer[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(2),
      O => \Buffer[0][2]_i_1_n_0\
    );
\Buffer[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(30),
      O => \Buffer[0][30]_i_1_n_0\
    );
\Buffer[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(3),
      I1 => Buff_Ele_cnt_reg(2),
      I2 => \Buffer[14][31]_i_3_n_0\,
      I3 => Buff_Ele_cnt_reg(1),
      I4 => \^buff_ele_cnt_reg[4]_0\,
      I5 => Buff_Data_valid_i_1_n_0,
      O => \Buffer_reg[0]0\
    );
\Buffer[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[1]_14\(31),
      O => \Buffer[0][31]_i_2_n_0\
    );
\Buffer[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(3),
      O => \Buffer[0][3]_i_1_n_0\
    );
\Buffer[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(4),
      O => \Buffer[0][4]_i_1_n_0\
    );
\Buffer[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(5),
      O => \Buffer[0][5]_i_1_n_0\
    );
\Buffer[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(6),
      O => \Buffer[0][6]_i_1_n_0\
    );
\Buffer[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(7),
      O => \Buffer[0][7]_i_1_n_0\
    );
\Buffer[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(8),
      O => \Buffer[0][8]_i_1_n_0\
    );
\Buffer[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[1]_14\(9),
      O => \Buffer[0][9]_i_1_n_0\
    );
\Buffer[10][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(0),
      O => \Buffer[10][0]_i_1_n_0\
    );
\Buffer[10][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(10),
      O => \Buffer[10][10]_i_1_n_0\
    );
\Buffer[10][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(11),
      O => \Buffer[10][11]_i_1_n_0\
    );
\Buffer[10][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(12),
      O => \Buffer[10][12]_i_1_n_0\
    );
\Buffer[10][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(13),
      O => \Buffer[10][13]_i_1_n_0\
    );
\Buffer[10][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(14),
      O => \Buffer[10][14]_i_1_n_0\
    );
\Buffer[10][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(15),
      O => \Buffer[10][15]_i_1_n_0\
    );
\Buffer[10][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(16),
      O => \Buffer[10][16]_i_1_n_0\
    );
\Buffer[10][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(17),
      O => \Buffer[10][17]_i_1_n_0\
    );
\Buffer[10][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(18),
      O => \Buffer[10][18]_i_1_n_0\
    );
\Buffer[10][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(19),
      O => \Buffer[10][19]_i_1_n_0\
    );
\Buffer[10][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(1),
      O => \Buffer[10][1]_i_1_n_0\
    );
\Buffer[10][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(20),
      O => \Buffer[10][20]_i_1_n_0\
    );
\Buffer[10][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(21),
      O => \Buffer[10][21]_i_1_n_0\
    );
\Buffer[10][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(22),
      O => \Buffer[10][22]_i_1_n_0\
    );
\Buffer[10][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(23),
      O => \Buffer[10][23]_i_1_n_0\
    );
\Buffer[10][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(24),
      O => \Buffer[10][24]_i_1_n_0\
    );
\Buffer[10][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(25),
      O => \Buffer[10][25]_i_1_n_0\
    );
\Buffer[10][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(26),
      O => \Buffer[10][26]_i_1_n_0\
    );
\Buffer[10][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(27),
      O => \Buffer[10][27]_i_1_n_0\
    );
\Buffer[10][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(28),
      O => \Buffer[10][28]_i_1_n_0\
    );
\Buffer[10][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(29),
      O => \Buffer[10][29]_i_1_n_0\
    );
\Buffer[10][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(2),
      O => \Buffer[10][2]_i_1_n_0\
    );
\Buffer[10][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(30),
      O => \Buffer[10][30]_i_1_n_0\
    );
\Buffer[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => \Buffer[14][31]_i_3_n_0\,
      I2 => Buff_Ele_cnt_reg(3),
      I3 => Buff_Ele_cnt_reg(2),
      I4 => Buff_Ele_cnt_reg(1),
      I5 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[10]0\
    );
\Buffer[10][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[11]_4\(31),
      O => \Buffer[10][31]_i_2_n_0\
    );
\Buffer[10][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(3),
      O => \Buffer[10][3]_i_1_n_0\
    );
\Buffer[10][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(4),
      O => \Buffer[10][4]_i_1_n_0\
    );
\Buffer[10][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(5),
      O => \Buffer[10][5]_i_1_n_0\
    );
\Buffer[10][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(6),
      O => \Buffer[10][6]_i_1_n_0\
    );
\Buffer[10][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(7),
      O => \Buffer[10][7]_i_1_n_0\
    );
\Buffer[10][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(8),
      O => \Buffer[10][8]_i_1_n_0\
    );
\Buffer[10][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[11]_4\(9),
      O => \Buffer[10][9]_i_1_n_0\
    );
\Buffer[11][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(0),
      O => \Buffer[11][0]_i_1_n_0\
    );
\Buffer[11][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(10),
      O => \Buffer[11][10]_i_1_n_0\
    );
\Buffer[11][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(11),
      O => \Buffer[11][11]_i_1_n_0\
    );
\Buffer[11][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(12),
      O => \Buffer[11][12]_i_1_n_0\
    );
\Buffer[11][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(13),
      O => \Buffer[11][13]_i_1_n_0\
    );
\Buffer[11][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(14),
      O => \Buffer[11][14]_i_1_n_0\
    );
\Buffer[11][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(15),
      O => \Buffer[11][15]_i_1_n_0\
    );
\Buffer[11][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(16),
      O => \Buffer[11][16]_i_1_n_0\
    );
\Buffer[11][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(17),
      O => \Buffer[11][17]_i_1_n_0\
    );
\Buffer[11][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(18),
      O => \Buffer[11][18]_i_1_n_0\
    );
\Buffer[11][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(19),
      O => \Buffer[11][19]_i_1_n_0\
    );
\Buffer[11][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(1),
      O => \Buffer[11][1]_i_1_n_0\
    );
\Buffer[11][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(20),
      O => \Buffer[11][20]_i_1_n_0\
    );
\Buffer[11][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(21),
      O => \Buffer[11][21]_i_1_n_0\
    );
\Buffer[11][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(22),
      O => \Buffer[11][22]_i_1_n_0\
    );
\Buffer[11][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(23),
      O => \Buffer[11][23]_i_1_n_0\
    );
\Buffer[11][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(24),
      O => \Buffer[11][24]_i_1_n_0\
    );
\Buffer[11][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(25),
      O => \Buffer[11][25]_i_1_n_0\
    );
\Buffer[11][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(26),
      O => \Buffer[11][26]_i_1_n_0\
    );
\Buffer[11][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(27),
      O => \Buffer[11][27]_i_1_n_0\
    );
\Buffer[11][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(28),
      O => \Buffer[11][28]_i_1_n_0\
    );
\Buffer[11][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(29),
      O => \Buffer[11][29]_i_1_n_0\
    );
\Buffer[11][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(2),
      O => \Buffer[11][2]_i_1_n_0\
    );
\Buffer[11][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(30),
      O => \Buffer[11][30]_i_1_n_0\
    );
\Buffer[11][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => \Buffer[11][31]_i_3_n_0\,
      I2 => Buff_Ele_cnt_reg(4),
      I3 => Buff_Ele_cnt_reg(3),
      I4 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[11]0\
    );
\Buffer[11][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[12]_3\(31),
      O => \Buffer[11][31]_i_2_n_0\
    );
\Buffer[11][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(2),
      I1 => Buff_Ele_cnt_reg(1),
      I2 => Buff_Ele_cnt_reg(0),
      O => \Buffer[11][31]_i_3_n_0\
    );
\Buffer[11][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(3),
      O => \Buffer[11][3]_i_1_n_0\
    );
\Buffer[11][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(4),
      O => \Buffer[11][4]_i_1_n_0\
    );
\Buffer[11][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(5),
      O => \Buffer[11][5]_i_1_n_0\
    );
\Buffer[11][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(6),
      O => \Buffer[11][6]_i_1_n_0\
    );
\Buffer[11][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(7),
      O => \Buffer[11][7]_i_1_n_0\
    );
\Buffer[11][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(8),
      O => \Buffer[11][8]_i_1_n_0\
    );
\Buffer[11][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[12]_3\(9),
      O => \Buffer[11][9]_i_1_n_0\
    );
\Buffer[12][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(0),
      O => \Buffer[12][0]_i_1_n_0\
    );
\Buffer[12][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(10),
      O => \Buffer[12][10]_i_1_n_0\
    );
\Buffer[12][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(11),
      O => \Buffer[12][11]_i_1_n_0\
    );
\Buffer[12][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(12),
      O => \Buffer[12][12]_i_1_n_0\
    );
\Buffer[12][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(13),
      O => \Buffer[12][13]_i_1_n_0\
    );
\Buffer[12][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(14),
      O => \Buffer[12][14]_i_1_n_0\
    );
\Buffer[12][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(15),
      O => \Buffer[12][15]_i_1_n_0\
    );
\Buffer[12][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(16),
      O => \Buffer[12][16]_i_1_n_0\
    );
\Buffer[12][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(17),
      O => \Buffer[12][17]_i_1_n_0\
    );
\Buffer[12][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(18),
      O => \Buffer[12][18]_i_1_n_0\
    );
\Buffer[12][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(19),
      O => \Buffer[12][19]_i_1_n_0\
    );
\Buffer[12][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(1),
      O => \Buffer[12][1]_i_1_n_0\
    );
\Buffer[12][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(20),
      O => \Buffer[12][20]_i_1_n_0\
    );
\Buffer[12][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(21),
      O => \Buffer[12][21]_i_1_n_0\
    );
\Buffer[12][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(22),
      O => \Buffer[12][22]_i_1_n_0\
    );
\Buffer[12][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(23),
      O => \Buffer[12][23]_i_1_n_0\
    );
\Buffer[12][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(24),
      O => \Buffer[12][24]_i_1_n_0\
    );
\Buffer[12][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(25),
      O => \Buffer[12][25]_i_1_n_0\
    );
\Buffer[12][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(26),
      O => \Buffer[12][26]_i_1_n_0\
    );
\Buffer[12][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(27),
      O => \Buffer[12][27]_i_1_n_0\
    );
\Buffer[12][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(28),
      O => \Buffer[12][28]_i_1_n_0\
    );
\Buffer[12][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(29),
      O => \Buffer[12][29]_i_1_n_0\
    );
\Buffer[12][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(2),
      O => \Buffer[12][2]_i_1_n_0\
    );
\Buffer[12][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(30),
      O => \Buffer[12][30]_i_1_n_0\
    );
\Buffer[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => \^buff_ele_cnt_reg[4]_0\,
      I3 => \Buffer[14][31]_i_3_n_0\,
      I4 => Buff_Ele_cnt_reg(1),
      I5 => Buff_Ele_cnt_reg(3),
      O => \Buffer_reg[12]0\
    );
\Buffer[12][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[13]_2\(31),
      O => \Buffer[12][31]_i_2_n_0\
    );
\Buffer[12][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(3),
      O => \Buffer[12][3]_i_1_n_0\
    );
\Buffer[12][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(4),
      O => \Buffer[12][4]_i_1_n_0\
    );
\Buffer[12][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(5),
      O => \Buffer[12][5]_i_1_n_0\
    );
\Buffer[12][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(6),
      O => \Buffer[12][6]_i_1_n_0\
    );
\Buffer[12][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(7),
      O => \Buffer[12][7]_i_1_n_0\
    );
\Buffer[12][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(8),
      O => \Buffer[12][8]_i_1_n_0\
    );
\Buffer[12][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[13]_2\(9),
      O => \Buffer[12][9]_i_1_n_0\
    );
\Buffer[13][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(0),
      O => \Buffer[13][0]_i_1_n_0\
    );
\Buffer[13][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(10),
      O => \Buffer[13][10]_i_1_n_0\
    );
\Buffer[13][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(11),
      O => \Buffer[13][11]_i_1_n_0\
    );
\Buffer[13][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(12),
      O => \Buffer[13][12]_i_1_n_0\
    );
\Buffer[13][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(13),
      O => \Buffer[13][13]_i_1_n_0\
    );
\Buffer[13][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(14),
      O => \Buffer[13][14]_i_1_n_0\
    );
\Buffer[13][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(15),
      O => \Buffer[13][15]_i_1_n_0\
    );
\Buffer[13][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(16),
      O => \Buffer[13][16]_i_1_n_0\
    );
\Buffer[13][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(17),
      O => \Buffer[13][17]_i_1_n_0\
    );
\Buffer[13][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(18),
      O => \Buffer[13][18]_i_1_n_0\
    );
\Buffer[13][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(19),
      O => \Buffer[13][19]_i_1_n_0\
    );
\Buffer[13][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(1),
      O => \Buffer[13][1]_i_1_n_0\
    );
\Buffer[13][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(20),
      O => \Buffer[13][20]_i_1_n_0\
    );
\Buffer[13][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(21),
      O => \Buffer[13][21]_i_1_n_0\
    );
\Buffer[13][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(22),
      O => \Buffer[13][22]_i_1_n_0\
    );
\Buffer[13][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(23),
      O => \Buffer[13][23]_i_1_n_0\
    );
\Buffer[13][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(24),
      O => \Buffer[13][24]_i_1_n_0\
    );
\Buffer[13][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(25),
      O => \Buffer[13][25]_i_1_n_0\
    );
\Buffer[13][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(26),
      O => \Buffer[13][26]_i_1_n_0\
    );
\Buffer[13][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(27),
      O => \Buffer[13][27]_i_1_n_0\
    );
\Buffer[13][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(28),
      O => \Buffer[13][28]_i_1_n_0\
    );
\Buffer[13][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(29),
      O => \Buffer[13][29]_i_1_n_0\
    );
\Buffer[13][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(2),
      O => \Buffer[13][2]_i_1_n_0\
    );
\Buffer[13][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(30),
      O => \Buffer[13][30]_i_1_n_0\
    );
\Buffer[13][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => \^buff_ele_cnt_reg[4]_0\,
      I3 => \Buffer[13][31]_i_3_n_0\,
      I4 => Buff_Ele_cnt_reg(3),
      O => \Buffer_reg[13]0\
    );
\Buffer[13][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[14]_1\(31),
      O => \Buffer[13][31]_i_2_n_0\
    );
\Buffer[13][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(4),
      I1 => Buff_Ele_cnt_reg(0),
      I2 => Buff_Ele_cnt_reg(1),
      O => \Buffer[13][31]_i_3_n_0\
    );
\Buffer[13][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(3),
      O => \Buffer[13][3]_i_1_n_0\
    );
\Buffer[13][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(4),
      O => \Buffer[13][4]_i_1_n_0\
    );
\Buffer[13][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(5),
      O => \Buffer[13][5]_i_1_n_0\
    );
\Buffer[13][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(6),
      O => \Buffer[13][6]_i_1_n_0\
    );
\Buffer[13][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(7),
      O => \Buffer[13][7]_i_1_n_0\
    );
\Buffer[13][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(8),
      O => \Buffer[13][8]_i_1_n_0\
    );
\Buffer[13][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[14]_1\(9),
      O => \Buffer[13][9]_i_1_n_0\
    );
\Buffer[14][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(0),
      O => \Buffer[14][0]_i_1_n_0\
    );
\Buffer[14][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(10),
      O => \Buffer[14][10]_i_1_n_0\
    );
\Buffer[14][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(11),
      O => \Buffer[14][11]_i_1_n_0\
    );
\Buffer[14][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(12),
      O => \Buffer[14][12]_i_1_n_0\
    );
\Buffer[14][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(13),
      O => \Buffer[14][13]_i_1_n_0\
    );
\Buffer[14][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(14),
      O => \Buffer[14][14]_i_1_n_0\
    );
\Buffer[14][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(15),
      O => \Buffer[14][15]_i_1_n_0\
    );
\Buffer[14][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(16),
      O => \Buffer[14][16]_i_1_n_0\
    );
\Buffer[14][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(17),
      O => \Buffer[14][17]_i_1_n_0\
    );
\Buffer[14][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(18),
      O => \Buffer[14][18]_i_1_n_0\
    );
\Buffer[14][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(19),
      O => \Buffer[14][19]_i_1_n_0\
    );
\Buffer[14][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(1),
      O => \Buffer[14][1]_i_1_n_0\
    );
\Buffer[14][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(20),
      O => \Buffer[14][20]_i_1_n_0\
    );
\Buffer[14][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(21),
      O => \Buffer[14][21]_i_1_n_0\
    );
\Buffer[14][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(22),
      O => \Buffer[14][22]_i_1_n_0\
    );
\Buffer[14][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(23),
      O => \Buffer[14][23]_i_1_n_0\
    );
\Buffer[14][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(24),
      O => \Buffer[14][24]_i_1_n_0\
    );
\Buffer[14][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(25),
      O => \Buffer[14][25]_i_1_n_0\
    );
\Buffer[14][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(26),
      O => \Buffer[14][26]_i_1_n_0\
    );
\Buffer[14][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(27),
      O => \Buffer[14][27]_i_1_n_0\
    );
\Buffer[14][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(28),
      O => \Buffer[14][28]_i_1_n_0\
    );
\Buffer[14][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(29),
      O => \Buffer[14][29]_i_1_n_0\
    );
\Buffer[14][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(2),
      O => \Buffer[14][2]_i_1_n_0\
    );
\Buffer[14][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(30),
      O => \Buffer[14][30]_i_1_n_0\
    );
\Buffer[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(1),
      I3 => Buff_Ele_cnt_reg(3),
      I4 => \Buffer[14][31]_i_3_n_0\,
      I5 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[14]0\
    );
\Buffer[14][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[15]_0\(31),
      O => \Buffer[14][31]_i_2_n_0\
    );
\Buffer[14][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(0),
      I1 => Buff_Ele_cnt_reg(4),
      O => \Buffer[14][31]_i_3_n_0\
    );
\Buffer[14][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(3),
      O => \Buffer[14][3]_i_1_n_0\
    );
\Buffer[14][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(4),
      O => \Buffer[14][4]_i_1_n_0\
    );
\Buffer[14][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(5),
      O => \Buffer[14][5]_i_1_n_0\
    );
\Buffer[14][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(6),
      O => \Buffer[14][6]_i_1_n_0\
    );
\Buffer[14][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(7),
      O => \Buffer[14][7]_i_1_n_0\
    );
\Buffer[14][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(8),
      O => \Buffer[14][8]_i_1_n_0\
    );
\Buffer[14][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[15]_0\(9),
      O => \Buffer[14][9]_i_1_n_0\
    );
\Buffer[15][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \Buffer_reg[14][30]_0\,
      I1 => Alu_Data_out_valid,
      I2 => Buff_Ele_cnt_reg(4),
      I3 => Buff_Ele_cnt_reg(3),
      I4 => \Buffer[15][31]_i_3_n_0\,
      O => \^buff_ele_cnt_reg[4]_0\
    );
\Buffer[15][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(2),
      I1 => Buff_Ele_cnt_reg(1),
      I2 => Buff_Ele_cnt_reg(0),
      O => \Buffer[15][31]_i_3_n_0\
    );
\Buffer[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(0),
      O => \Buffer[1][0]_i_1_n_0\
    );
\Buffer[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(10),
      O => \Buffer[1][10]_i_1_n_0\
    );
\Buffer[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(11),
      O => \Buffer[1][11]_i_1_n_0\
    );
\Buffer[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(12),
      O => \Buffer[1][12]_i_1_n_0\
    );
\Buffer[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(13),
      O => \Buffer[1][13]_i_1_n_0\
    );
\Buffer[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(14),
      O => \Buffer[1][14]_i_1_n_0\
    );
\Buffer[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(15),
      O => \Buffer[1][15]_i_1_n_0\
    );
\Buffer[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(16),
      O => \Buffer[1][16]_i_1_n_0\
    );
\Buffer[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(17),
      O => \Buffer[1][17]_i_1_n_0\
    );
\Buffer[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(18),
      O => \Buffer[1][18]_i_1_n_0\
    );
\Buffer[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(19),
      O => \Buffer[1][19]_i_1_n_0\
    );
\Buffer[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(1),
      O => \Buffer[1][1]_i_1_n_0\
    );
\Buffer[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(20),
      O => \Buffer[1][20]_i_1_n_0\
    );
\Buffer[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(21),
      O => \Buffer[1][21]_i_1_n_0\
    );
\Buffer[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(22),
      O => \Buffer[1][22]_i_1_n_0\
    );
\Buffer[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(23),
      O => \Buffer[1][23]_i_1_n_0\
    );
\Buffer[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(24),
      O => \Buffer[1][24]_i_1_n_0\
    );
\Buffer[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(25),
      O => \Buffer[1][25]_i_1_n_0\
    );
\Buffer[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(26),
      O => \Buffer[1][26]_i_1_n_0\
    );
\Buffer[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(27),
      O => \Buffer[1][27]_i_1_n_0\
    );
\Buffer[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(28),
      O => \Buffer[1][28]_i_1_n_0\
    );
\Buffer[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(29),
      O => \Buffer[1][29]_i_1_n_0\
    );
\Buffer[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(2),
      O => \Buffer[1][2]_i_1_n_0\
    );
\Buffer[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(30),
      O => \Buffer[1][30]_i_1_n_0\
    );
\Buffer[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(3),
      I2 => Buff_Ele_cnt_reg(2),
      I3 => \Buffer[13][31]_i_3_n_0\,
      I4 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[1]0\
    );
\Buffer[1][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[2]_13\(31),
      O => \Buffer[1][31]_i_2_n_0\
    );
\Buffer[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(3),
      O => \Buffer[1][3]_i_1_n_0\
    );
\Buffer[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(4),
      O => \Buffer[1][4]_i_1_n_0\
    );
\Buffer[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(5),
      O => \Buffer[1][5]_i_1_n_0\
    );
\Buffer[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(6),
      O => \Buffer[1][6]_i_1_n_0\
    );
\Buffer[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(7),
      O => \Buffer[1][7]_i_1_n_0\
    );
\Buffer[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(8),
      O => \Buffer[1][8]_i_1_n_0\
    );
\Buffer[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[2]_13\(9),
      O => \Buffer[1][9]_i_1_n_0\
    );
\Buffer[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(0),
      O => \Buffer[2][0]_i_1_n_0\
    );
\Buffer[2][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(10),
      O => \Buffer[2][10]_i_1_n_0\
    );
\Buffer[2][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(11),
      O => \Buffer[2][11]_i_1_n_0\
    );
\Buffer[2][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(12),
      O => \Buffer[2][12]_i_1_n_0\
    );
\Buffer[2][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(13),
      O => \Buffer[2][13]_i_1_n_0\
    );
\Buffer[2][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(14),
      O => \Buffer[2][14]_i_1_n_0\
    );
\Buffer[2][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(15),
      O => \Buffer[2][15]_i_1_n_0\
    );
\Buffer[2][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(16),
      O => \Buffer[2][16]_i_1_n_0\
    );
\Buffer[2][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(17),
      O => \Buffer[2][17]_i_1_n_0\
    );
\Buffer[2][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(18),
      O => \Buffer[2][18]_i_1_n_0\
    );
\Buffer[2][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(19),
      O => \Buffer[2][19]_i_1_n_0\
    );
\Buffer[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(1),
      O => \Buffer[2][1]_i_1_n_0\
    );
\Buffer[2][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(20),
      O => \Buffer[2][20]_i_1_n_0\
    );
\Buffer[2][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(21),
      O => \Buffer[2][21]_i_1_n_0\
    );
\Buffer[2][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(22),
      O => \Buffer[2][22]_i_1_n_0\
    );
\Buffer[2][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(23),
      O => \Buffer[2][23]_i_1_n_0\
    );
\Buffer[2][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(24),
      O => \Buffer[2][24]_i_1_n_0\
    );
\Buffer[2][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(25),
      O => \Buffer[2][25]_i_1_n_0\
    );
\Buffer[2][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(26),
      O => \Buffer[2][26]_i_1_n_0\
    );
\Buffer[2][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(27),
      O => \Buffer[2][27]_i_1_n_0\
    );
\Buffer[2][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(28),
      O => \Buffer[2][28]_i_1_n_0\
    );
\Buffer[2][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(29),
      O => \Buffer[2][29]_i_1_n_0\
    );
\Buffer[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(2),
      O => \Buffer[2][2]_i_1_n_0\
    );
\Buffer[2][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(30),
      O => \Buffer[2][30]_i_1_n_0\
    );
\Buffer[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(3),
      I3 => \Buffer[14][31]_i_3_n_0\,
      I4 => Buff_Ele_cnt_reg(1),
      I5 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[2]0\
    );
\Buffer[2][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[3]_12\(31),
      O => \Buffer[2][31]_i_2_n_0\
    );
\Buffer[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(3),
      O => \Buffer[2][3]_i_1_n_0\
    );
\Buffer[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(4),
      O => \Buffer[2][4]_i_1_n_0\
    );
\Buffer[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(5),
      O => \Buffer[2][5]_i_1_n_0\
    );
\Buffer[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(6),
      O => \Buffer[2][6]_i_1_n_0\
    );
\Buffer[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(7),
      O => \Buffer[2][7]_i_1_n_0\
    );
\Buffer[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(8),
      O => \Buffer[2][8]_i_1_n_0\
    );
\Buffer[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[3]_12\(9),
      O => \Buffer[2][9]_i_1_n_0\
    );
\Buffer[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(0),
      O => \Buffer[3][0]_i_1_n_0\
    );
\Buffer[3][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(10),
      O => \Buffer[3][10]_i_1_n_0\
    );
\Buffer[3][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(11),
      O => \Buffer[3][11]_i_1_n_0\
    );
\Buffer[3][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(12),
      O => \Buffer[3][12]_i_1_n_0\
    );
\Buffer[3][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(13),
      O => \Buffer[3][13]_i_1_n_0\
    );
\Buffer[3][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(14),
      O => \Buffer[3][14]_i_1_n_0\
    );
\Buffer[3][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(15),
      O => \Buffer[3][15]_i_1_n_0\
    );
\Buffer[3][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(16),
      O => \Buffer[3][16]_i_1_n_0\
    );
\Buffer[3][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(17),
      O => \Buffer[3][17]_i_1_n_0\
    );
\Buffer[3][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(18),
      O => \Buffer[3][18]_i_1_n_0\
    );
\Buffer[3][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(19),
      O => \Buffer[3][19]_i_1_n_0\
    );
\Buffer[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(1),
      O => \Buffer[3][1]_i_1_n_0\
    );
\Buffer[3][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(20),
      O => \Buffer[3][20]_i_1_n_0\
    );
\Buffer[3][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(21),
      O => \Buffer[3][21]_i_1_n_0\
    );
\Buffer[3][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(22),
      O => \Buffer[3][22]_i_1_n_0\
    );
\Buffer[3][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(23),
      O => \Buffer[3][23]_i_1_n_0\
    );
\Buffer[3][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(24),
      O => \Buffer[3][24]_i_1_n_0\
    );
\Buffer[3][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(25),
      O => \Buffer[3][25]_i_1_n_0\
    );
\Buffer[3][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(26),
      O => \Buffer[3][26]_i_1_n_0\
    );
\Buffer[3][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(27),
      O => \Buffer[3][27]_i_1_n_0\
    );
\Buffer[3][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(28),
      O => \Buffer[3][28]_i_1_n_0\
    );
\Buffer[3][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(29),
      O => \Buffer[3][29]_i_1_n_0\
    );
\Buffer[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(2),
      O => \Buffer[3][2]_i_1_n_0\
    );
\Buffer[3][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(30),
      O => \Buffer[3][30]_i_1_n_0\
    );
\Buffer[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(4),
      I1 => Buff_Ele_cnt_reg(3),
      I2 => \Buffer[11][31]_i_3_n_0\,
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => Buff_Data_valid_i_1_n_0,
      O => \Buffer_reg[3]0\
    );
\Buffer[3][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[4]_11\(31),
      O => \Buffer[3][31]_i_2_n_0\
    );
\Buffer[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(3),
      O => \Buffer[3][3]_i_1_n_0\
    );
\Buffer[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(4),
      O => \Buffer[3][4]_i_1_n_0\
    );
\Buffer[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(5),
      O => \Buffer[3][5]_i_1_n_0\
    );
\Buffer[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(6),
      O => \Buffer[3][6]_i_1_n_0\
    );
\Buffer[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(7),
      O => \Buffer[3][7]_i_1_n_0\
    );
\Buffer[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(8),
      O => \Buffer[3][8]_i_1_n_0\
    );
\Buffer[3][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[4]_11\(9),
      O => \Buffer[3][9]_i_1_n_0\
    );
\Buffer[4][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(0),
      O => \Buffer[4][0]_i_1_n_0\
    );
\Buffer[4][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(10),
      O => \Buffer[4][10]_i_1_n_0\
    );
\Buffer[4][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(11),
      O => \Buffer[4][11]_i_1_n_0\
    );
\Buffer[4][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(12),
      O => \Buffer[4][12]_i_1_n_0\
    );
\Buffer[4][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(13),
      O => \Buffer[4][13]_i_1_n_0\
    );
\Buffer[4][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(14),
      O => \Buffer[4][14]_i_1_n_0\
    );
\Buffer[4][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(15),
      O => \Buffer[4][15]_i_1_n_0\
    );
\Buffer[4][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(16),
      O => \Buffer[4][16]_i_1_n_0\
    );
\Buffer[4][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(17),
      O => \Buffer[4][17]_i_1_n_0\
    );
\Buffer[4][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(18),
      O => \Buffer[4][18]_i_1_n_0\
    );
\Buffer[4][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(19),
      O => \Buffer[4][19]_i_1_n_0\
    );
\Buffer[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(1),
      O => \Buffer[4][1]_i_1_n_0\
    );
\Buffer[4][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(20),
      O => \Buffer[4][20]_i_1_n_0\
    );
\Buffer[4][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(21),
      O => \Buffer[4][21]_i_1_n_0\
    );
\Buffer[4][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(22),
      O => \Buffer[4][22]_i_1_n_0\
    );
\Buffer[4][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(23),
      O => \Buffer[4][23]_i_1_n_0\
    );
\Buffer[4][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(24),
      O => \Buffer[4][24]_i_1_n_0\
    );
\Buffer[4][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(25),
      O => \Buffer[4][25]_i_1_n_0\
    );
\Buffer[4][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(26),
      O => \Buffer[4][26]_i_1_n_0\
    );
\Buffer[4][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(27),
      O => \Buffer[4][27]_i_1_n_0\
    );
\Buffer[4][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(28),
      O => \Buffer[4][28]_i_1_n_0\
    );
\Buffer[4][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(29),
      O => \Buffer[4][29]_i_1_n_0\
    );
\Buffer[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(2),
      O => \Buffer[4][2]_i_1_n_0\
    );
\Buffer[4][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(30),
      O => \Buffer[4][30]_i_1_n_0\
    );
\Buffer[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(3),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => Buff_Ele_cnt_reg(1),
      I5 => \Buffer[14][31]_i_3_n_0\,
      O => \Buffer_reg[4]0\
    );
\Buffer[4][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[5]_10\(31),
      O => \Buffer[4][31]_i_2_n_0\
    );
\Buffer[4][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(3),
      O => \Buffer[4][3]_i_1_n_0\
    );
\Buffer[4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(4),
      O => \Buffer[4][4]_i_1_n_0\
    );
\Buffer[4][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(5),
      O => \Buffer[4][5]_i_1_n_0\
    );
\Buffer[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(6),
      O => \Buffer[4][6]_i_1_n_0\
    );
\Buffer[4][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(7),
      O => \Buffer[4][7]_i_1_n_0\
    );
\Buffer[4][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(8),
      O => \Buffer[4][8]_i_1_n_0\
    );
\Buffer[4][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[5]_10\(9),
      O => \Buffer[4][9]_i_1_n_0\
    );
\Buffer[5][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(0),
      O => \Buffer[5][0]_i_1_n_0\
    );
\Buffer[5][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(10),
      O => \Buffer[5][10]_i_1_n_0\
    );
\Buffer[5][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(11),
      O => \Buffer[5][11]_i_1_n_0\
    );
\Buffer[5][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(12),
      O => \Buffer[5][12]_i_1_n_0\
    );
\Buffer[5][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(13),
      O => \Buffer[5][13]_i_1_n_0\
    );
\Buffer[5][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(14),
      O => \Buffer[5][14]_i_1_n_0\
    );
\Buffer[5][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(15),
      O => \Buffer[5][15]_i_1_n_0\
    );
\Buffer[5][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(16),
      O => \Buffer[5][16]_i_1_n_0\
    );
\Buffer[5][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(17),
      O => \Buffer[5][17]_i_1_n_0\
    );
\Buffer[5][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(18),
      O => \Buffer[5][18]_i_1_n_0\
    );
\Buffer[5][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(19),
      O => \Buffer[5][19]_i_1_n_0\
    );
\Buffer[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(1),
      O => \Buffer[5][1]_i_1_n_0\
    );
\Buffer[5][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(20),
      O => \Buffer[5][20]_i_1_n_0\
    );
\Buffer[5][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(21),
      O => \Buffer[5][21]_i_1_n_0\
    );
\Buffer[5][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(22),
      O => \Buffer[5][22]_i_1_n_0\
    );
\Buffer[5][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(23),
      O => \Buffer[5][23]_i_1_n_0\
    );
\Buffer[5][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(24),
      O => \Buffer[5][24]_i_1_n_0\
    );
\Buffer[5][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(25),
      O => \Buffer[5][25]_i_1_n_0\
    );
\Buffer[5][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(26),
      O => \Buffer[5][26]_i_1_n_0\
    );
\Buffer[5][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(27),
      O => \Buffer[5][27]_i_1_n_0\
    );
\Buffer[5][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(28),
      O => \Buffer[5][28]_i_1_n_0\
    );
\Buffer[5][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(29),
      O => \Buffer[5][29]_i_1_n_0\
    );
\Buffer[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(2),
      O => \Buffer[5][2]_i_1_n_0\
    );
\Buffer[5][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(30),
      O => \Buffer[5][30]_i_1_n_0\
    );
\Buffer[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => \Buffer[5][31]_i_3_n_0\,
      I2 => Buff_Ele_cnt_reg(4),
      I3 => Buff_Ele_cnt_reg(0),
      I4 => Buff_Ele_cnt_reg(1),
      O => \Buffer_reg[5]0\
    );
\Buffer[5][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[6]_9\(31),
      O => \Buffer[5][31]_i_2_n_0\
    );
\Buffer[5][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Buff_Ele_cnt_reg(2),
      I1 => Buff_Ele_cnt_reg(3),
      I2 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer[5][31]_i_3_n_0\
    );
\Buffer[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(3),
      O => \Buffer[5][3]_i_1_n_0\
    );
\Buffer[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(4),
      O => \Buffer[5][4]_i_1_n_0\
    );
\Buffer[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(5),
      O => \Buffer[5][5]_i_1_n_0\
    );
\Buffer[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(6),
      O => \Buffer[5][6]_i_1_n_0\
    );
\Buffer[5][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(7),
      O => \Buffer[5][7]_i_1_n_0\
    );
\Buffer[5][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(8),
      O => \Buffer[5][8]_i_1_n_0\
    );
\Buffer[5][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[6]_9\(9),
      O => \Buffer[5][9]_i_1_n_0\
    );
\Buffer[6][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(0),
      O => \Buffer[6][0]_i_1_n_0\
    );
\Buffer[6][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(10),
      O => \Buffer[6][10]_i_1_n_0\
    );
\Buffer[6][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(11),
      O => \Buffer[6][11]_i_1_n_0\
    );
\Buffer[6][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(12),
      O => \Buffer[6][12]_i_1_n_0\
    );
\Buffer[6][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(13),
      O => \Buffer[6][13]_i_1_n_0\
    );
\Buffer[6][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(14),
      O => \Buffer[6][14]_i_1_n_0\
    );
\Buffer[6][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(15),
      O => \Buffer[6][15]_i_1_n_0\
    );
\Buffer[6][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(16),
      O => \Buffer[6][16]_i_1_n_0\
    );
\Buffer[6][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(17),
      O => \Buffer[6][17]_i_1_n_0\
    );
\Buffer[6][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(18),
      O => \Buffer[6][18]_i_1_n_0\
    );
\Buffer[6][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(19),
      O => \Buffer[6][19]_i_1_n_0\
    );
\Buffer[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(1),
      O => \Buffer[6][1]_i_1_n_0\
    );
\Buffer[6][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(20),
      O => \Buffer[6][20]_i_1_n_0\
    );
\Buffer[6][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(21),
      O => \Buffer[6][21]_i_1_n_0\
    );
\Buffer[6][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(22),
      O => \Buffer[6][22]_i_1_n_0\
    );
\Buffer[6][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(23),
      O => \Buffer[6][23]_i_1_n_0\
    );
\Buffer[6][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(24),
      O => \Buffer[6][24]_i_1_n_0\
    );
\Buffer[6][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(25),
      O => \Buffer[6][25]_i_1_n_0\
    );
\Buffer[6][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(26),
      O => \Buffer[6][26]_i_1_n_0\
    );
\Buffer[6][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(27),
      O => \Buffer[6][27]_i_1_n_0\
    );
\Buffer[6][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(28),
      O => \Buffer[6][28]_i_1_n_0\
    );
\Buffer[6][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(29),
      O => \Buffer[6][29]_i_1_n_0\
    );
\Buffer[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(2),
      O => \Buffer[6][2]_i_1_n_0\
    );
\Buffer[6][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(30),
      O => \Buffer[6][30]_i_1_n_0\
    );
\Buffer[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(3),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => Buff_Ele_cnt_reg(1),
      I5 => \Buffer[14][31]_i_3_n_0\,
      O => \Buffer_reg[6]0\
    );
\Buffer[6][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[7]_8\(31),
      O => \Buffer[6][31]_i_2_n_0\
    );
\Buffer[6][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(3),
      O => \Buffer[6][3]_i_1_n_0\
    );
\Buffer[6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(4),
      O => \Buffer[6][4]_i_1_n_0\
    );
\Buffer[6][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(5),
      O => \Buffer[6][5]_i_1_n_0\
    );
\Buffer[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(6),
      O => \Buffer[6][6]_i_1_n_0\
    );
\Buffer[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(7),
      O => \Buffer[6][7]_i_1_n_0\
    );
\Buffer[6][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(8),
      O => \Buffer[6][8]_i_1_n_0\
    );
\Buffer[6][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[7]_8\(9),
      O => \Buffer[6][9]_i_1_n_0\
    );
\Buffer[7][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(0),
      O => \Buffer[7][0]_i_1_n_0\
    );
\Buffer[7][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(10),
      O => \Buffer[7][10]_i_1_n_0\
    );
\Buffer[7][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(11),
      O => \Buffer[7][11]_i_1_n_0\
    );
\Buffer[7][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(12),
      O => \Buffer[7][12]_i_1_n_0\
    );
\Buffer[7][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(13),
      O => \Buffer[7][13]_i_1_n_0\
    );
\Buffer[7][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(14),
      O => \Buffer[7][14]_i_1_n_0\
    );
\Buffer[7][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(15),
      O => \Buffer[7][15]_i_1_n_0\
    );
\Buffer[7][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(16),
      O => \Buffer[7][16]_i_1_n_0\
    );
\Buffer[7][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(17),
      O => \Buffer[7][17]_i_1_n_0\
    );
\Buffer[7][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(18),
      O => \Buffer[7][18]_i_1_n_0\
    );
\Buffer[7][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(19),
      O => \Buffer[7][19]_i_1_n_0\
    );
\Buffer[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(1),
      O => \Buffer[7][1]_i_1_n_0\
    );
\Buffer[7][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(20),
      O => \Buffer[7][20]_i_1_n_0\
    );
\Buffer[7][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(21),
      O => \Buffer[7][21]_i_1_n_0\
    );
\Buffer[7][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(22),
      O => \Buffer[7][22]_i_1_n_0\
    );
\Buffer[7][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(23),
      O => \Buffer[7][23]_i_1_n_0\
    );
\Buffer[7][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(24),
      O => \Buffer[7][24]_i_1_n_0\
    );
\Buffer[7][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(25),
      O => \Buffer[7][25]_i_1_n_0\
    );
\Buffer[7][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(26),
      O => \Buffer[7][26]_i_1_n_0\
    );
\Buffer[7][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(27),
      O => \Buffer[7][27]_i_1_n_0\
    );
\Buffer[7][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(28),
      O => \Buffer[7][28]_i_1_n_0\
    );
\Buffer[7][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(29),
      O => \Buffer[7][29]_i_1_n_0\
    );
\Buffer[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(2),
      O => \Buffer[7][2]_i_1_n_0\
    );
\Buffer[7][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(30),
      O => \Buffer[7][30]_i_1_n_0\
    );
\Buffer[7][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(3),
      I2 => Buff_Ele_cnt_reg(4),
      I3 => \Buffer[7][31]_i_3_n_0\,
      O => \Buffer_reg[7]0\
    );
\Buffer[7][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[8]_7\(31),
      O => \Buffer[7][31]_i_2_n_0\
    );
\Buffer[7][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^buff_ele_cnt_reg[4]_0\,
      I1 => Buff_Ele_cnt_reg(0),
      I2 => Buff_Ele_cnt_reg(1),
      I3 => Buff_Ele_cnt_reg(2),
      O => \Buffer[7][31]_i_3_n_0\
    );
\Buffer[7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(3),
      O => \Buffer[7][3]_i_1_n_0\
    );
\Buffer[7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(4),
      O => \Buffer[7][4]_i_1_n_0\
    );
\Buffer[7][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(5),
      O => \Buffer[7][5]_i_1_n_0\
    );
\Buffer[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(6),
      O => \Buffer[7][6]_i_1_n_0\
    );
\Buffer[7][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(7),
      O => \Buffer[7][7]_i_1_n_0\
    );
\Buffer[7][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(8),
      O => \Buffer[7][8]_i_1_n_0\
    );
\Buffer[7][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[8]_7\(9),
      O => \Buffer[7][9]_i_1_n_0\
    );
\Buffer[8][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(0),
      O => \Buffer[8][0]_i_1_n_0\
    );
\Buffer[8][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(10),
      O => \Buffer[8][10]_i_1_n_0\
    );
\Buffer[8][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(11),
      O => \Buffer[8][11]_i_1_n_0\
    );
\Buffer[8][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(12),
      O => \Buffer[8][12]_i_1_n_0\
    );
\Buffer[8][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(13),
      O => \Buffer[8][13]_i_1_n_0\
    );
\Buffer[8][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(14),
      O => \Buffer[8][14]_i_1_n_0\
    );
\Buffer[8][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(15),
      O => \Buffer[8][15]_i_1_n_0\
    );
\Buffer[8][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(16),
      O => \Buffer[8][16]_i_1_n_0\
    );
\Buffer[8][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(17),
      O => \Buffer[8][17]_i_1_n_0\
    );
\Buffer[8][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(18),
      O => \Buffer[8][18]_i_1_n_0\
    );
\Buffer[8][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(19),
      O => \Buffer[8][19]_i_1_n_0\
    );
\Buffer[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(1),
      O => \Buffer[8][1]_i_1_n_0\
    );
\Buffer[8][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(20),
      O => \Buffer[8][20]_i_1_n_0\
    );
\Buffer[8][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(21),
      O => \Buffer[8][21]_i_1_n_0\
    );
\Buffer[8][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(22),
      O => \Buffer[8][22]_i_1_n_0\
    );
\Buffer[8][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(23),
      O => \Buffer[8][23]_i_1_n_0\
    );
\Buffer[8][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(24),
      O => \Buffer[8][24]_i_1_n_0\
    );
\Buffer[8][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(25),
      O => \Buffer[8][25]_i_1_n_0\
    );
\Buffer[8][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(26),
      O => \Buffer[8][26]_i_1_n_0\
    );
\Buffer[8][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(27),
      O => \Buffer[8][27]_i_1_n_0\
    );
\Buffer[8][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(28),
      O => \Buffer[8][28]_i_1_n_0\
    );
\Buffer[8][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(29),
      O => \Buffer[8][29]_i_1_n_0\
    );
\Buffer[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(2),
      O => \Buffer[8][2]_i_1_n_0\
    );
\Buffer[8][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(30),
      O => \Buffer[8][30]_i_1_n_0\
    );
\Buffer[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(3),
      I3 => \Buffer[14][31]_i_3_n_0\,
      I4 => \^buff_ele_cnt_reg[4]_0\,
      I5 => Buff_Ele_cnt_reg(1),
      O => \Buffer_reg[8]0\
    );
\Buffer[8][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[9]_6\(31),
      O => \Buffer[8][31]_i_2_n_0\
    );
\Buffer[8][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(3),
      O => \Buffer[8][3]_i_1_n_0\
    );
\Buffer[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(4),
      O => \Buffer[8][4]_i_1_n_0\
    );
\Buffer[8][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(5),
      O => \Buffer[8][5]_i_1_n_0\
    );
\Buffer[8][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(6),
      O => \Buffer[8][6]_i_1_n_0\
    );
\Buffer[8][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(7),
      O => \Buffer[8][7]_i_1_n_0\
    );
\Buffer[8][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(8),
      O => \Buffer[8][8]_i_1_n_0\
    );
\Buffer[8][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[9]_6\(9),
      O => \Buffer[8][9]_i_1_n_0\
    );
\Buffer[9][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(0),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(0),
      O => \Buffer[9][0]_i_1_n_0\
    );
\Buffer[9][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(10),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(10),
      O => \Buffer[9][10]_i_1_n_0\
    );
\Buffer[9][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(11),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(11),
      O => \Buffer[9][11]_i_1_n_0\
    );
\Buffer[9][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(12),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(12),
      O => \Buffer[9][12]_i_1_n_0\
    );
\Buffer[9][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(13),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(13),
      O => \Buffer[9][13]_i_1_n_0\
    );
\Buffer[9][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(14),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(14),
      O => \Buffer[9][14]_i_1_n_0\
    );
\Buffer[9][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(15),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(15),
      O => \Buffer[9][15]_i_1_n_0\
    );
\Buffer[9][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(16),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(16),
      O => \Buffer[9][16]_i_1_n_0\
    );
\Buffer[9][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(17),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(17),
      O => \Buffer[9][17]_i_1_n_0\
    );
\Buffer[9][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(18),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(18),
      O => \Buffer[9][18]_i_1_n_0\
    );
\Buffer[9][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(19),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(19),
      O => \Buffer[9][19]_i_1_n_0\
    );
\Buffer[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(1),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(1),
      O => \Buffer[9][1]_i_1_n_0\
    );
\Buffer[9][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(20),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(20),
      O => \Buffer[9][20]_i_1_n_0\
    );
\Buffer[9][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(21),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(21),
      O => \Buffer[9][21]_i_1_n_0\
    );
\Buffer[9][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(22),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(22),
      O => \Buffer[9][22]_i_1_n_0\
    );
\Buffer[9][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(23),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(23),
      O => \Buffer[9][23]_i_1_n_0\
    );
\Buffer[9][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(24),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(24),
      O => \Buffer[9][24]_i_1_n_0\
    );
\Buffer[9][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(25),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(25),
      O => \Buffer[9][25]_i_1_n_0\
    );
\Buffer[9][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(26),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(26),
      O => \Buffer[9][26]_i_1_n_0\
    );
\Buffer[9][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(27),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(27),
      O => \Buffer[9][27]_i_1_n_0\
    );
\Buffer[9][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(28),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(28),
      O => \Buffer[9][28]_i_1_n_0\
    );
\Buffer[9][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(29),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(29),
      O => \Buffer[9][29]_i_1_n_0\
    );
\Buffer[9][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(2),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(2),
      O => \Buffer[9][2]_i_1_n_0\
    );
\Buffer[9][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(30),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(30),
      O => \Buffer[9][30]_i_1_n_0\
    );
\Buffer[9][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => Buff_Data_valid_i_1_n_0,
      I1 => Buff_Ele_cnt_reg(2),
      I2 => Buff_Ele_cnt_reg(3),
      I3 => \Buffer[13][31]_i_3_n_0\,
      I4 => \^buff_ele_cnt_reg[4]_0\,
      O => \Buffer_reg[9]0\
    );
\Buffer[9][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => Maxp_ce,
      I1 => \Buffer_reg[14][31]_0\(0),
      I2 => douta(0),
      I3 => \^buff_ele_cnt_reg[4]_0\,
      I4 => \Buffer_reg[10]_5\(31),
      O => \Buffer[9][31]_i_2_n_0\
    );
\Buffer[9][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(3),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(3),
      O => \Buffer[9][3]_i_1_n_0\
    );
\Buffer[9][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(4),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(4),
      O => \Buffer[9][4]_i_1_n_0\
    );
\Buffer[9][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(5),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(5),
      O => \Buffer[9][5]_i_1_n_0\
    );
\Buffer[9][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(6),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(6),
      O => \Buffer[9][6]_i_1_n_0\
    );
\Buffer[9][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(7),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(7),
      O => \Buffer[9][7]_i_1_n_0\
    );
\Buffer[9][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(8),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(8),
      O => \Buffer[9][8]_i_1_n_0\
    );
\Buffer[9][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Alu_Data_out(9),
      I1 => \^buff_ele_cnt_reg[4]_0\,
      I2 => \Buffer_reg[10]_5\(9),
      O => \Buffer[9][9]_i_1_n_0\
    );
\Buffer_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][0]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(0)
    );
\Buffer_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][10]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(10)
    );
\Buffer_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][11]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(11)
    );
\Buffer_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][12]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(12)
    );
\Buffer_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][13]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(13)
    );
\Buffer_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][14]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(14)
    );
\Buffer_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][15]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(15)
    );
\Buffer_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][16]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(16)
    );
\Buffer_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][17]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(17)
    );
\Buffer_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][18]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(18)
    );
\Buffer_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][19]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(19)
    );
\Buffer_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][1]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(1)
    );
\Buffer_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][20]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(20)
    );
\Buffer_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][21]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(21)
    );
\Buffer_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][22]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(22)
    );
\Buffer_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][23]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(23)
    );
\Buffer_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][24]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(24)
    );
\Buffer_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][25]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(25)
    );
\Buffer_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][26]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(26)
    );
\Buffer_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][27]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(27)
    );
\Buffer_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][28]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(28)
    );
\Buffer_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][29]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(29)
    );
\Buffer_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][2]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(2)
    );
\Buffer_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][30]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(30)
    );
\Buffer_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][31]_i_2_n_0\,
      Q => \Buffer_reg[0]_15\(31)
    );
\Buffer_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][3]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(3)
    );
\Buffer_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][4]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(4)
    );
\Buffer_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][5]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(5)
    );
\Buffer_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][6]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(6)
    );
\Buffer_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][7]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(7)
    );
\Buffer_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][8]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(8)
    );
\Buffer_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[0]0\,
      CLR => \^resetn_0\,
      D => \Buffer[0][9]_i_1_n_0\,
      Q => \Buffer_reg[0]_15\(9)
    );
\Buffer_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][0]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(0)
    );
\Buffer_reg[10][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][10]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(10)
    );
\Buffer_reg[10][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][11]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(11)
    );
\Buffer_reg[10][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][12]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(12)
    );
\Buffer_reg[10][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][13]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(13)
    );
\Buffer_reg[10][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][14]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(14)
    );
\Buffer_reg[10][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][15]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(15)
    );
\Buffer_reg[10][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][16]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(16)
    );
\Buffer_reg[10][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][17]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(17)
    );
\Buffer_reg[10][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][18]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(18)
    );
\Buffer_reg[10][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][19]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(19)
    );
\Buffer_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][1]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(1)
    );
\Buffer_reg[10][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][20]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(20)
    );
\Buffer_reg[10][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][21]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(21)
    );
\Buffer_reg[10][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][22]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(22)
    );
\Buffer_reg[10][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][23]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(23)
    );
\Buffer_reg[10][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][24]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(24)
    );
\Buffer_reg[10][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][25]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(25)
    );
\Buffer_reg[10][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][26]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(26)
    );
\Buffer_reg[10][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][27]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(27)
    );
\Buffer_reg[10][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][28]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(28)
    );
\Buffer_reg[10][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][29]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(29)
    );
\Buffer_reg[10][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][2]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(2)
    );
\Buffer_reg[10][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][30]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(30)
    );
\Buffer_reg[10][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][31]_i_2_n_0\,
      Q => \Buffer_reg[10]_5\(31)
    );
\Buffer_reg[10][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][3]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(3)
    );
\Buffer_reg[10][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][4]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(4)
    );
\Buffer_reg[10][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][5]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(5)
    );
\Buffer_reg[10][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][6]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(6)
    );
\Buffer_reg[10][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][7]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(7)
    );
\Buffer_reg[10][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][8]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(8)
    );
\Buffer_reg[10][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[10]0\,
      CLR => \^resetn_0\,
      D => \Buffer[10][9]_i_1_n_0\,
      Q => \Buffer_reg[10]_5\(9)
    );
\Buffer_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][0]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(0)
    );
\Buffer_reg[11][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][10]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(10)
    );
\Buffer_reg[11][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][11]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(11)
    );
\Buffer_reg[11][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][12]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(12)
    );
\Buffer_reg[11][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][13]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(13)
    );
\Buffer_reg[11][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][14]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(14)
    );
\Buffer_reg[11][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][15]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(15)
    );
\Buffer_reg[11][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][16]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(16)
    );
\Buffer_reg[11][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][17]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(17)
    );
\Buffer_reg[11][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][18]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(18)
    );
\Buffer_reg[11][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][19]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(19)
    );
\Buffer_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][1]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(1)
    );
\Buffer_reg[11][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][20]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(20)
    );
\Buffer_reg[11][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][21]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(21)
    );
\Buffer_reg[11][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][22]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(22)
    );
\Buffer_reg[11][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][23]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(23)
    );
\Buffer_reg[11][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][24]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(24)
    );
\Buffer_reg[11][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][25]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(25)
    );
\Buffer_reg[11][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][26]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(26)
    );
\Buffer_reg[11][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][27]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(27)
    );
\Buffer_reg[11][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][28]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(28)
    );
\Buffer_reg[11][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][29]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(29)
    );
\Buffer_reg[11][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][2]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(2)
    );
\Buffer_reg[11][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][30]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(30)
    );
\Buffer_reg[11][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][31]_i_2_n_0\,
      Q => \Buffer_reg[11]_4\(31)
    );
\Buffer_reg[11][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][3]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(3)
    );
\Buffer_reg[11][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][4]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(4)
    );
\Buffer_reg[11][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][5]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(5)
    );
\Buffer_reg[11][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][6]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(6)
    );
\Buffer_reg[11][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][7]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(7)
    );
\Buffer_reg[11][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][8]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(8)
    );
\Buffer_reg[11][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[11]0\,
      CLR => \^resetn_0\,
      D => \Buffer[11][9]_i_1_n_0\,
      Q => \Buffer_reg[11]_4\(9)
    );
\Buffer_reg[12][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][0]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(0)
    );
\Buffer_reg[12][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][10]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(10)
    );
\Buffer_reg[12][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][11]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(11)
    );
\Buffer_reg[12][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][12]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(12)
    );
\Buffer_reg[12][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][13]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(13)
    );
\Buffer_reg[12][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][14]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(14)
    );
\Buffer_reg[12][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][15]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(15)
    );
\Buffer_reg[12][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][16]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(16)
    );
\Buffer_reg[12][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][17]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(17)
    );
\Buffer_reg[12][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][18]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(18)
    );
\Buffer_reg[12][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][19]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(19)
    );
\Buffer_reg[12][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][1]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(1)
    );
\Buffer_reg[12][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][20]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(20)
    );
\Buffer_reg[12][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][21]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(21)
    );
\Buffer_reg[12][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][22]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(22)
    );
\Buffer_reg[12][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][23]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(23)
    );
\Buffer_reg[12][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][24]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(24)
    );
\Buffer_reg[12][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][25]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(25)
    );
\Buffer_reg[12][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][26]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(26)
    );
\Buffer_reg[12][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][27]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(27)
    );
\Buffer_reg[12][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][28]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(28)
    );
\Buffer_reg[12][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][29]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(29)
    );
\Buffer_reg[12][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][2]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(2)
    );
\Buffer_reg[12][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][30]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(30)
    );
\Buffer_reg[12][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][31]_i_2_n_0\,
      Q => \Buffer_reg[12]_3\(31)
    );
\Buffer_reg[12][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][3]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(3)
    );
\Buffer_reg[12][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][4]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(4)
    );
\Buffer_reg[12][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][5]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(5)
    );
\Buffer_reg[12][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][6]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(6)
    );
\Buffer_reg[12][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][7]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(7)
    );
\Buffer_reg[12][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][8]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(8)
    );
\Buffer_reg[12][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[12]0\,
      CLR => \^resetn_0\,
      D => \Buffer[12][9]_i_1_n_0\,
      Q => \Buffer_reg[12]_3\(9)
    );
\Buffer_reg[13][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][0]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(0)
    );
\Buffer_reg[13][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][10]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(10)
    );
\Buffer_reg[13][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][11]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(11)
    );
\Buffer_reg[13][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][12]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(12)
    );
\Buffer_reg[13][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][13]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(13)
    );
\Buffer_reg[13][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][14]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(14)
    );
\Buffer_reg[13][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][15]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(15)
    );
\Buffer_reg[13][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][16]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(16)
    );
\Buffer_reg[13][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][17]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(17)
    );
\Buffer_reg[13][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][18]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(18)
    );
\Buffer_reg[13][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][19]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(19)
    );
\Buffer_reg[13][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][1]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(1)
    );
\Buffer_reg[13][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][20]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(20)
    );
\Buffer_reg[13][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][21]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(21)
    );
\Buffer_reg[13][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][22]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(22)
    );
\Buffer_reg[13][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][23]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(23)
    );
\Buffer_reg[13][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][24]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(24)
    );
\Buffer_reg[13][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][25]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(25)
    );
\Buffer_reg[13][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][26]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(26)
    );
\Buffer_reg[13][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][27]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(27)
    );
\Buffer_reg[13][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][28]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(28)
    );
\Buffer_reg[13][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][29]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(29)
    );
\Buffer_reg[13][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][2]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(2)
    );
\Buffer_reg[13][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][30]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(30)
    );
\Buffer_reg[13][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][31]_i_2_n_0\,
      Q => \Buffer_reg[13]_2\(31)
    );
\Buffer_reg[13][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][3]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(3)
    );
\Buffer_reg[13][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][4]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(4)
    );
\Buffer_reg[13][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][5]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(5)
    );
\Buffer_reg[13][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][6]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(6)
    );
\Buffer_reg[13][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][7]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(7)
    );
\Buffer_reg[13][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][8]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(8)
    );
\Buffer_reg[13][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[13]0\,
      CLR => \^resetn_0\,
      D => \Buffer[13][9]_i_1_n_0\,
      Q => \Buffer_reg[13]_2\(9)
    );
\Buffer_reg[14][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][0]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(0)
    );
\Buffer_reg[14][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][10]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(10)
    );
\Buffer_reg[14][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][11]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(11)
    );
\Buffer_reg[14][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][12]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(12)
    );
\Buffer_reg[14][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][13]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(13)
    );
\Buffer_reg[14][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][14]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(14)
    );
\Buffer_reg[14][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][15]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(15)
    );
\Buffer_reg[14][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][16]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(16)
    );
\Buffer_reg[14][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][17]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(17)
    );
\Buffer_reg[14][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][18]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(18)
    );
\Buffer_reg[14][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][19]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(19)
    );
\Buffer_reg[14][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][1]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(1)
    );
\Buffer_reg[14][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][20]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(20)
    );
\Buffer_reg[14][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][21]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(21)
    );
\Buffer_reg[14][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][22]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(22)
    );
\Buffer_reg[14][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][23]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(23)
    );
\Buffer_reg[14][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][24]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(24)
    );
\Buffer_reg[14][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][25]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(25)
    );
\Buffer_reg[14][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][26]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(26)
    );
\Buffer_reg[14][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][27]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(27)
    );
\Buffer_reg[14][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][28]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(28)
    );
\Buffer_reg[14][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][29]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(29)
    );
\Buffer_reg[14][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][2]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(2)
    );
\Buffer_reg[14][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][30]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(30)
    );
\Buffer_reg[14][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][31]_i_2_n_0\,
      Q => \Buffer_reg[14]_1\(31)
    );
\Buffer_reg[14][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][3]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(3)
    );
\Buffer_reg[14][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][4]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(4)
    );
\Buffer_reg[14][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][5]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(5)
    );
\Buffer_reg[14][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][6]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(6)
    );
\Buffer_reg[14][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][7]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(7)
    );
\Buffer_reg[14][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][8]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(8)
    );
\Buffer_reg[14][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[14]0\,
      CLR => \^resetn_0\,
      D => \Buffer[14][9]_i_1_n_0\,
      Q => \Buffer_reg[14]_1\(9)
    );
\Buffer_reg[15][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(0),
      Q => \Buffer_reg[15]_0\(0)
    );
\Buffer_reg[15][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(10),
      Q => \Buffer_reg[15]_0\(10)
    );
\Buffer_reg[15][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(11),
      Q => \Buffer_reg[15]_0\(11)
    );
\Buffer_reg[15][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(12),
      Q => \Buffer_reg[15]_0\(12)
    );
\Buffer_reg[15][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(13),
      Q => \Buffer_reg[15]_0\(13)
    );
\Buffer_reg[15][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(14),
      Q => \Buffer_reg[15]_0\(14)
    );
\Buffer_reg[15][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(15),
      Q => \Buffer_reg[15]_0\(15)
    );
\Buffer_reg[15][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(16),
      Q => \Buffer_reg[15]_0\(16)
    );
\Buffer_reg[15][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(17),
      Q => \Buffer_reg[15]_0\(17)
    );
\Buffer_reg[15][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(18),
      Q => \Buffer_reg[15]_0\(18)
    );
\Buffer_reg[15][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(19),
      Q => \Buffer_reg[15]_0\(19)
    );
\Buffer_reg[15][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(1),
      Q => \Buffer_reg[15]_0\(1)
    );
\Buffer_reg[15][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(20),
      Q => \Buffer_reg[15]_0\(20)
    );
\Buffer_reg[15][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(21),
      Q => \Buffer_reg[15]_0\(21)
    );
\Buffer_reg[15][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(22),
      Q => \Buffer_reg[15]_0\(22)
    );
\Buffer_reg[15][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(23),
      Q => \Buffer_reg[15]_0\(23)
    );
\Buffer_reg[15][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(24),
      Q => \Buffer_reg[15]_0\(24)
    );
\Buffer_reg[15][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(25),
      Q => \Buffer_reg[15]_0\(25)
    );
\Buffer_reg[15][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(26),
      Q => \Buffer_reg[15]_0\(26)
    );
\Buffer_reg[15][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(27),
      Q => \Buffer_reg[15]_0\(27)
    );
\Buffer_reg[15][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(28),
      Q => \Buffer_reg[15]_0\(28)
    );
\Buffer_reg[15][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(29),
      Q => \Buffer_reg[15]_0\(29)
    );
\Buffer_reg[15][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(2),
      Q => \Buffer_reg[15]_0\(2)
    );
\Buffer_reg[15][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(30),
      Q => \Buffer_reg[15]_0\(30)
    );
\Buffer_reg[15][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(31),
      Q => \Buffer_reg[15]_0\(31)
    );
\Buffer_reg[15][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(3),
      Q => \Buffer_reg[15]_0\(3)
    );
\Buffer_reg[15][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(4),
      Q => \Buffer_reg[15]_0\(4)
    );
\Buffer_reg[15][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(5),
      Q => \Buffer_reg[15]_0\(5)
    );
\Buffer_reg[15][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(6),
      Q => \Buffer_reg[15]_0\(6)
    );
\Buffer_reg[15][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(7),
      Q => \Buffer_reg[15]_0\(7)
    );
\Buffer_reg[15][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(8),
      Q => \Buffer_reg[15]_0\(8)
    );
\Buffer_reg[15][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Buff_Data_valid_i_1_n_0,
      CLR => \^resetn_0\,
      D => \Buffer_reg[15][31]_0\(9),
      Q => \Buffer_reg[15]_0\(9)
    );
\Buffer_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][0]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(0)
    );
\Buffer_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][10]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(10)
    );
\Buffer_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][11]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(11)
    );
\Buffer_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][12]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(12)
    );
\Buffer_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][13]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(13)
    );
\Buffer_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][14]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(14)
    );
\Buffer_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][15]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(15)
    );
\Buffer_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][16]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(16)
    );
\Buffer_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][17]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(17)
    );
\Buffer_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][18]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(18)
    );
\Buffer_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][19]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(19)
    );
\Buffer_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][1]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(1)
    );
\Buffer_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][20]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(20)
    );
\Buffer_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][21]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(21)
    );
\Buffer_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][22]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(22)
    );
\Buffer_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][23]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(23)
    );
\Buffer_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][24]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(24)
    );
\Buffer_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][25]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(25)
    );
\Buffer_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][26]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(26)
    );
\Buffer_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][27]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(27)
    );
\Buffer_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][28]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(28)
    );
\Buffer_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][29]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(29)
    );
\Buffer_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][2]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(2)
    );
\Buffer_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][30]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(30)
    );
\Buffer_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][31]_i_2_n_0\,
      Q => \Buffer_reg[1]_14\(31)
    );
\Buffer_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][3]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(3)
    );
\Buffer_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][4]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(4)
    );
\Buffer_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][5]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(5)
    );
\Buffer_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][6]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(6)
    );
\Buffer_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][7]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(7)
    );
\Buffer_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][8]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(8)
    );
\Buffer_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[1]0\,
      CLR => \^resetn_0\,
      D => \Buffer[1][9]_i_1_n_0\,
      Q => \Buffer_reg[1]_14\(9)
    );
\Buffer_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][0]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(0)
    );
\Buffer_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][10]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(10)
    );
\Buffer_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][11]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(11)
    );
\Buffer_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][12]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(12)
    );
\Buffer_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][13]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(13)
    );
\Buffer_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][14]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(14)
    );
\Buffer_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][15]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(15)
    );
\Buffer_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][16]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(16)
    );
\Buffer_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][17]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(17)
    );
\Buffer_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][18]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(18)
    );
\Buffer_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][19]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(19)
    );
\Buffer_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][1]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(1)
    );
\Buffer_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][20]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(20)
    );
\Buffer_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][21]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(21)
    );
\Buffer_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][22]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(22)
    );
\Buffer_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][23]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(23)
    );
\Buffer_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][24]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(24)
    );
\Buffer_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][25]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(25)
    );
\Buffer_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][26]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(26)
    );
\Buffer_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][27]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(27)
    );
\Buffer_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][28]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(28)
    );
\Buffer_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][29]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(29)
    );
\Buffer_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][2]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(2)
    );
\Buffer_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][30]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(30)
    );
\Buffer_reg[2][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][31]_i_2_n_0\,
      Q => \Buffer_reg[2]_13\(31)
    );
\Buffer_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][3]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(3)
    );
\Buffer_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][4]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(4)
    );
\Buffer_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][5]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(5)
    );
\Buffer_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][6]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(6)
    );
\Buffer_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][7]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(7)
    );
\Buffer_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][8]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(8)
    );
\Buffer_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[2]0\,
      CLR => \^resetn_0\,
      D => \Buffer[2][9]_i_1_n_0\,
      Q => \Buffer_reg[2]_13\(9)
    );
\Buffer_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][0]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(0)
    );
\Buffer_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][10]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(10)
    );
\Buffer_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][11]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(11)
    );
\Buffer_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][12]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(12)
    );
\Buffer_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][13]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(13)
    );
\Buffer_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][14]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(14)
    );
\Buffer_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][15]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(15)
    );
\Buffer_reg[3][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][16]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(16)
    );
\Buffer_reg[3][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][17]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(17)
    );
\Buffer_reg[3][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][18]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(18)
    );
\Buffer_reg[3][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][19]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(19)
    );
\Buffer_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][1]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(1)
    );
\Buffer_reg[3][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][20]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(20)
    );
\Buffer_reg[3][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][21]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(21)
    );
\Buffer_reg[3][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][22]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(22)
    );
\Buffer_reg[3][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][23]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(23)
    );
\Buffer_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][24]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(24)
    );
\Buffer_reg[3][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][25]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(25)
    );
\Buffer_reg[3][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][26]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(26)
    );
\Buffer_reg[3][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][27]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(27)
    );
\Buffer_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][28]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(28)
    );
\Buffer_reg[3][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][29]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(29)
    );
\Buffer_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][2]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(2)
    );
\Buffer_reg[3][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][30]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(30)
    );
\Buffer_reg[3][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][31]_i_2_n_0\,
      Q => \Buffer_reg[3]_12\(31)
    );
\Buffer_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][3]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(3)
    );
\Buffer_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][4]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(4)
    );
\Buffer_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][5]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(5)
    );
\Buffer_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][6]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(6)
    );
\Buffer_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][7]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(7)
    );
\Buffer_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][8]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(8)
    );
\Buffer_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[3]0\,
      CLR => \^resetn_0\,
      D => \Buffer[3][9]_i_1_n_0\,
      Q => \Buffer_reg[3]_12\(9)
    );
\Buffer_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][0]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(0)
    );
\Buffer_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][10]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(10)
    );
\Buffer_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][11]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(11)
    );
\Buffer_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][12]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(12)
    );
\Buffer_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][13]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(13)
    );
\Buffer_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][14]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(14)
    );
\Buffer_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][15]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(15)
    );
\Buffer_reg[4][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][16]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(16)
    );
\Buffer_reg[4][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][17]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(17)
    );
\Buffer_reg[4][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][18]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(18)
    );
\Buffer_reg[4][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][19]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(19)
    );
\Buffer_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][1]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(1)
    );
\Buffer_reg[4][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][20]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(20)
    );
\Buffer_reg[4][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][21]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(21)
    );
\Buffer_reg[4][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][22]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(22)
    );
\Buffer_reg[4][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][23]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(23)
    );
\Buffer_reg[4][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][24]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(24)
    );
\Buffer_reg[4][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][25]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(25)
    );
\Buffer_reg[4][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][26]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(26)
    );
\Buffer_reg[4][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][27]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(27)
    );
\Buffer_reg[4][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][28]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(28)
    );
\Buffer_reg[4][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][29]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(29)
    );
\Buffer_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][2]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(2)
    );
\Buffer_reg[4][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][30]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(30)
    );
\Buffer_reg[4][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][31]_i_2_n_0\,
      Q => \Buffer_reg[4]_11\(31)
    );
\Buffer_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][3]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(3)
    );
\Buffer_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][4]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(4)
    );
\Buffer_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][5]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(5)
    );
\Buffer_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][6]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(6)
    );
\Buffer_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][7]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(7)
    );
\Buffer_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][8]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(8)
    );
\Buffer_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[4]0\,
      CLR => \^resetn_0\,
      D => \Buffer[4][9]_i_1_n_0\,
      Q => \Buffer_reg[4]_11\(9)
    );
\Buffer_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][0]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(0)
    );
\Buffer_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][10]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(10)
    );
\Buffer_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][11]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(11)
    );
\Buffer_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][12]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(12)
    );
\Buffer_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][13]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(13)
    );
\Buffer_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][14]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(14)
    );
\Buffer_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][15]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(15)
    );
\Buffer_reg[5][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][16]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(16)
    );
\Buffer_reg[5][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][17]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(17)
    );
\Buffer_reg[5][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][18]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(18)
    );
\Buffer_reg[5][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][19]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(19)
    );
\Buffer_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][1]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(1)
    );
\Buffer_reg[5][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][20]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(20)
    );
\Buffer_reg[5][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][21]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(21)
    );
\Buffer_reg[5][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][22]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(22)
    );
\Buffer_reg[5][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][23]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(23)
    );
\Buffer_reg[5][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][24]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(24)
    );
\Buffer_reg[5][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][25]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(25)
    );
\Buffer_reg[5][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][26]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(26)
    );
\Buffer_reg[5][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][27]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(27)
    );
\Buffer_reg[5][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][28]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(28)
    );
\Buffer_reg[5][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][29]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(29)
    );
\Buffer_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][2]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(2)
    );
\Buffer_reg[5][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][30]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(30)
    );
\Buffer_reg[5][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][31]_i_2_n_0\,
      Q => \Buffer_reg[5]_10\(31)
    );
\Buffer_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][3]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(3)
    );
\Buffer_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][4]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(4)
    );
\Buffer_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][5]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(5)
    );
\Buffer_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][6]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(6)
    );
\Buffer_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][7]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(7)
    );
\Buffer_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][8]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(8)
    );
\Buffer_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[5]0\,
      CLR => \^resetn_0\,
      D => \Buffer[5][9]_i_1_n_0\,
      Q => \Buffer_reg[5]_10\(9)
    );
\Buffer_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][0]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(0)
    );
\Buffer_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][10]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(10)
    );
\Buffer_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][11]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(11)
    );
\Buffer_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][12]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(12)
    );
\Buffer_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][13]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(13)
    );
\Buffer_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][14]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(14)
    );
\Buffer_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][15]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(15)
    );
\Buffer_reg[6][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][16]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(16)
    );
\Buffer_reg[6][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][17]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(17)
    );
\Buffer_reg[6][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][18]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(18)
    );
\Buffer_reg[6][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][19]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(19)
    );
\Buffer_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][1]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(1)
    );
\Buffer_reg[6][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][20]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(20)
    );
\Buffer_reg[6][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][21]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(21)
    );
\Buffer_reg[6][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][22]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(22)
    );
\Buffer_reg[6][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][23]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(23)
    );
\Buffer_reg[6][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][24]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(24)
    );
\Buffer_reg[6][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][25]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(25)
    );
\Buffer_reg[6][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][26]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(26)
    );
\Buffer_reg[6][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][27]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(27)
    );
\Buffer_reg[6][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][28]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(28)
    );
\Buffer_reg[6][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][29]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(29)
    );
\Buffer_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][2]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(2)
    );
\Buffer_reg[6][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][30]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(30)
    );
\Buffer_reg[6][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][31]_i_2_n_0\,
      Q => \Buffer_reg[6]_9\(31)
    );
\Buffer_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][3]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(3)
    );
\Buffer_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][4]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(4)
    );
\Buffer_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][5]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(5)
    );
\Buffer_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][6]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(6)
    );
\Buffer_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][7]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(7)
    );
\Buffer_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][8]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(8)
    );
\Buffer_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[6]0\,
      CLR => \^resetn_0\,
      D => \Buffer[6][9]_i_1_n_0\,
      Q => \Buffer_reg[6]_9\(9)
    );
\Buffer_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][0]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(0)
    );
\Buffer_reg[7][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][10]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(10)
    );
\Buffer_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][11]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(11)
    );
\Buffer_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][12]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(12)
    );
\Buffer_reg[7][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][13]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(13)
    );
\Buffer_reg[7][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][14]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(14)
    );
\Buffer_reg[7][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][15]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(15)
    );
\Buffer_reg[7][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][16]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(16)
    );
\Buffer_reg[7][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][17]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(17)
    );
\Buffer_reg[7][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][18]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(18)
    );
\Buffer_reg[7][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][19]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(19)
    );
\Buffer_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][1]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(1)
    );
\Buffer_reg[7][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][20]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(20)
    );
\Buffer_reg[7][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][21]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(21)
    );
\Buffer_reg[7][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][22]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(22)
    );
\Buffer_reg[7][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][23]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(23)
    );
\Buffer_reg[7][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][24]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(24)
    );
\Buffer_reg[7][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][25]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(25)
    );
\Buffer_reg[7][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][26]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(26)
    );
\Buffer_reg[7][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][27]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(27)
    );
\Buffer_reg[7][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][28]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(28)
    );
\Buffer_reg[7][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][29]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(29)
    );
\Buffer_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][2]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(2)
    );
\Buffer_reg[7][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][30]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(30)
    );
\Buffer_reg[7][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][31]_i_2_n_0\,
      Q => \Buffer_reg[7]_8\(31)
    );
\Buffer_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][3]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(3)
    );
\Buffer_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][4]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(4)
    );
\Buffer_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][5]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(5)
    );
\Buffer_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][6]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(6)
    );
\Buffer_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][7]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(7)
    );
\Buffer_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][8]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(8)
    );
\Buffer_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[7]0\,
      CLR => \^resetn_0\,
      D => \Buffer[7][9]_i_1_n_0\,
      Q => \Buffer_reg[7]_8\(9)
    );
\Buffer_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][0]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(0)
    );
\Buffer_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][10]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(10)
    );
\Buffer_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][11]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(11)
    );
\Buffer_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][12]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(12)
    );
\Buffer_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][13]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(13)
    );
\Buffer_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][14]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(14)
    );
\Buffer_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][15]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(15)
    );
\Buffer_reg[8][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][16]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(16)
    );
\Buffer_reg[8][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][17]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(17)
    );
\Buffer_reg[8][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][18]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(18)
    );
\Buffer_reg[8][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][19]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(19)
    );
\Buffer_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][1]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(1)
    );
\Buffer_reg[8][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][20]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(20)
    );
\Buffer_reg[8][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][21]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(21)
    );
\Buffer_reg[8][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][22]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(22)
    );
\Buffer_reg[8][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][23]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(23)
    );
\Buffer_reg[8][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][24]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(24)
    );
\Buffer_reg[8][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][25]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(25)
    );
\Buffer_reg[8][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][26]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(26)
    );
\Buffer_reg[8][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][27]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(27)
    );
\Buffer_reg[8][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][28]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(28)
    );
\Buffer_reg[8][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][29]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(29)
    );
\Buffer_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][2]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(2)
    );
\Buffer_reg[8][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][30]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(30)
    );
\Buffer_reg[8][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][31]_i_2_n_0\,
      Q => \Buffer_reg[8]_7\(31)
    );
\Buffer_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][3]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(3)
    );
\Buffer_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][4]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(4)
    );
\Buffer_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][5]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(5)
    );
\Buffer_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][6]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(6)
    );
\Buffer_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][7]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(7)
    );
\Buffer_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][8]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(8)
    );
\Buffer_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[8]0\,
      CLR => \^resetn_0\,
      D => \Buffer[8][9]_i_1_n_0\,
      Q => \Buffer_reg[8]_7\(9)
    );
\Buffer_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][0]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(0)
    );
\Buffer_reg[9][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][10]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(10)
    );
\Buffer_reg[9][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][11]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(11)
    );
\Buffer_reg[9][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][12]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(12)
    );
\Buffer_reg[9][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][13]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(13)
    );
\Buffer_reg[9][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][14]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(14)
    );
\Buffer_reg[9][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][15]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(15)
    );
\Buffer_reg[9][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][16]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(16)
    );
\Buffer_reg[9][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][17]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(17)
    );
\Buffer_reg[9][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][18]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(18)
    );
\Buffer_reg[9][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][19]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(19)
    );
\Buffer_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][1]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(1)
    );
\Buffer_reg[9][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][20]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(20)
    );
\Buffer_reg[9][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][21]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(21)
    );
\Buffer_reg[9][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][22]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(22)
    );
\Buffer_reg[9][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][23]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(23)
    );
\Buffer_reg[9][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][24]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(24)
    );
\Buffer_reg[9][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][25]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(25)
    );
\Buffer_reg[9][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][26]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(26)
    );
\Buffer_reg[9][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][27]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(27)
    );
\Buffer_reg[9][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][28]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(28)
    );
\Buffer_reg[9][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][29]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(29)
    );
\Buffer_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][2]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(2)
    );
\Buffer_reg[9][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][30]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(30)
    );
\Buffer_reg[9][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][31]_i_2_n_0\,
      Q => \Buffer_reg[9]_6\(31)
    );
\Buffer_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][3]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(3)
    );
\Buffer_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][4]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(4)
    );
\Buffer_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][5]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(5)
    );
\Buffer_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][6]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(6)
    );
\Buffer_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][7]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(7)
    );
\Buffer_reg[9][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][8]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(8)
    );
\Buffer_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Buffer_reg[9]0\,
      CLR => \^resetn_0\,
      D => \Buffer[9][9]_i_1_n_0\,
      Q => \Buffer_reg[9]_6\(9)
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \^resetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_LayerCtrl is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_0\ : out STD_LOGIC;
    \present_state_reg[3]_rep_1\ : out STD_LOGIC;
    \Data_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Weight_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[3]_rep_3\ : out STD_LOGIC;
    \present_state_reg[1]_rep_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \present_state_reg[1]_rep_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Size : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_4\ : out STD_LOGIC;
    \present_state_reg[3]_rep_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[0]_2\ : out STD_LOGIC;
    \present_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[2]_rep_0\ : out STD_LOGIC;
    \Bram_Output_Addr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \present_state_reg[2]_rep_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_6\ : out STD_LOGIC;
    \present_state_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[2]_rep_2\ : out STD_LOGIC;
    \Bram_Read_Present_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Chanel_Size : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[3]_rep_8\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]_rep_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[1]_rep_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[1]_rep_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]_rep_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[1]_rep_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[1]_rep_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]_rep_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[3]_rep_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[3]_rep_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[3]_rep_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[2]_rep_3\ : out STD_LOGIC;
    \present_state_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[0]_6\ : out STD_LOGIC;
    Alu_Data_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Maxp_ce : out STD_LOGIC;
    \Addi_Tmp_reg[0]\ : out STD_LOGIC;
    \Addi_Tmp_reg[3]\ : out STD_LOGIC;
    \Addi_Tmp_reg[5]\ : out STD_LOGIC;
    \Addi_Tmp_reg[6]\ : out STD_LOGIC;
    \Addi_Tmp_reg[9]\ : out STD_LOGIC;
    \Addi_Tmp_reg[10]\ : out STD_LOGIC;
    \Addi_Tmp_reg[12]\ : out STD_LOGIC;
    \Addi_Tmp_reg[15]\ : out STD_LOGIC;
    \Addi_Tmp_reg[17]\ : out STD_LOGIC;
    \Addi_Tmp_reg[18]\ : out STD_LOGIC;
    \Addi_Tmp_reg[20]\ : out STD_LOGIC;
    \Addi_Tmp_reg[24]\ : out STD_LOGIC;
    \Addi_Tmp_reg[29]\ : out STD_LOGIC;
    \Addi_Tmp_reg[30]\ : out STD_LOGIC;
    \Addi_Tmp_reg[31]\ : out STD_LOGIC;
    \present_state_reg[2]_rep_4\ : out STD_LOGIC;
    \present_state_reg[2]_rep_5\ : out STD_LOGIC;
    \present_state_reg[2]_rep_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[1]_rep_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \present_state_reg[3]_i_30_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dma0_mm2s_axis_tvalid_0 : out STD_LOGIC;
    dma0_mm2s_axis_tlast_0 : out STD_LOGIC;
    mst_exec_state_reg : out STD_LOGIC;
    dma0_mm2s_axis_tkeep_2_sp_1 : out STD_LOGIC;
    model_done_flg_debug : out STD_LOGIC;
    \present_state_reg[0]_7\ : out STD_LOGIC;
    Bram_Data_valid_reg : out STD_LOGIC;
    \present_state_reg[0]_8\ : out STD_LOGIC;
    dma0_s2mm_axis_tready_0 : out STD_LOGIC;
    \present_state_reg[0]_9\ : out STD_LOGIC;
    dma1_mm2s_axis_tvalid_0 : out STD_LOGIC;
    dma1_mm2s_axis_tlast_0 : out STD_LOGIC;
    mst_exec_state_reg_0 : out STD_LOGIC;
    dma1_mm2s_axis_tkeep_2_sp_1 : out STD_LOGIC;
    \present_state_reg[0]_10\ : out STD_LOGIC;
    enb_reg : out STD_LOGIC;
    web_reg : out STD_LOGIC;
    \present_state_reg[0]_11\ : out STD_LOGIC;
    ena_reg : out STD_LOGIC;
    wea_reg : out STD_LOGIC;
    \present_state_reg[0]_12\ : out STD_LOGIC;
    \present_state_reg[0]_13\ : out STD_LOGIC;
    \present_state_reg[0]_14\ : out STD_LOGIC;
    \present_state_reg[1]_0\ : out STD_LOGIC;
    \present_state_reg[2]_0\ : out STD_LOGIC;
    \present_state_reg[0]_15\ : out STD_LOGIC;
    \present_state_reg[1]_1\ : out STD_LOGIC;
    \present_state_reg[0]_16\ : out STD_LOGIC;
    \present_state_reg[0]_17\ : out STD_LOGIC;
    \present_state_reg[0]_18\ : out STD_LOGIC;
    dma0_s2mm_axis_tvalid : out STD_LOGIC;
    \present_state_reg[2]_rep_7\ : out STD_LOGIC;
    \present_state_reg[2]_rep_8\ : out STD_LOGIC;
    \present_state_reg[3]_rep_13\ : out STD_LOGIC;
    \present_state_reg[2]_rep_9\ : out STD_LOGIC;
    \Bram_Read_Record_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[10]\ : in STD_LOGIC;
    \Data_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[6]\ : in STD_LOGIC;
    \Bram_Read_Addr1_carry__1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Weight_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Row_flg_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Row_Chg_flg_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Write_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Read_Addr_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Bram_Read_Addr0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Conv_Weight_Ready : in STD_LOGIC;
    \FSM_onehot_present_state_reg[5]\ : in STD_LOGIC;
    \Bram_Maxp_Record_reg[5]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Read_Addr1_carry__1_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Alu_Data_out_valid : in STD_LOGIC;
    \dinb_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 );
    \com2_reg[0]\ : in STD_LOGIC;
    Bram_Data_valid : in STD_LOGIC;
    \dinb[0]_i_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \present_state_reg[3]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    axis_debug : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tready : in STD_LOGIC;
    dma0_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma0_mm2s_axis_tdata_debug_reg : in STD_LOGIC;
    \present_state_reg[1]_rep_13\ : in STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    bram_douta_debug0 : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma1_mm2s_axis_tready : in STD_LOGIC;
    dma1_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma1_mm2s_axis_tdata_debug_reg : in STD_LOGIC;
    enb : in STD_LOGIC;
    bram_enb_debug : in STD_LOGIC;
    web : in STD_LOGIC;
    bram_web_debug : in STD_LOGIC;
    bram_doutb_debug_reg : in STD_LOGIC;
    bram_doutb_debug : in STD_LOGIC;
    ena : in STD_LOGIC;
    bram_ena_debug : in STD_LOGIC;
    wea : in STD_LOGIC;
    bram_wea_debug : in STD_LOGIC;
    bram_dina_debug_reg : in STD_LOGIC;
    bram_dina_debug : in STD_LOGIC;
    bram_addra_debug_reg : in STD_LOGIC;
    bram_addra_debug_reg_0 : in STD_LOGIC;
    layer_6 : in STD_LOGIC;
    layer_5 : in STD_LOGIC;
    layer_4 : in STD_LOGIC;
    layer_3 : in STD_LOGIC;
    layer_2 : in STD_LOGIC;
    layer_1 : in STD_LOGIC;
    layer_0 : in STD_LOGIC;
    model_done_flg_debug_reg : in STD_LOGIC;
    mst_exec_state_reg_1 : in STD_LOGIC;
    writes_done : in STD_LOGIC;
    \Bram_Read_Record_reg[7]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Read_Filter_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    Write_Bram_Done_flg : in STD_LOGIC;
    \present_state_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_LayerCtrl : entity is "LayerCtrl";
end base_cnn_top_0_0_LayerCtrl;

architecture STRUCTURE of base_cnn_top_0_0_LayerCtrl is
  signal \Bram_Temp_Record[3]_i_10_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_4_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_5_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_6_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_7_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_8_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[3]_i_9_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[7]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[7]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[7]_i_5_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[7]_i_7_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[7]_i_8_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^data_size\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Data_Size_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Data_cnt[9]_i_6_n_0\ : STD_LOGIC;
  signal \^maxp_ce\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dma0_mm2s_axis_tkeep_2_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tkeep_2_sn_1 : STD_LOGIC;
  signal layer_present_state : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal layer_type : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^model_done_flg_debug\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \present_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \present_state[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_18_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_19_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_20_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_21_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_31_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_32_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_34_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_35_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_36_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_37_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_38_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_41_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_42_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_43_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_44_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_45_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_46_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_47_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_48_n_0\ : STD_LOGIC;
  signal \present_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \^present_state_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^present_state_reg[0]_6\ : STD_LOGIC;
  signal \present_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \^present_state_reg[2]_rep_0\ : STD_LOGIC;
  signal \present_state_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_16_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \present_state_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_17_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_17_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \present_state_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \present_state_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \present_state_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \^present_state_reg[3]_rep_0\ : STD_LOGIC;
  signal \^present_state_reg[3]_rep_4\ : STD_LOGIC;
  signal \present_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal tx_en : STD_LOGIC;
  signal \u_DataProcessor/Bram_Record_Update\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_present_state_reg[3]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_present_state_reg[3]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[3]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_present_state_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[3]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[3]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_present_state_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_present_state_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[10]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[10]_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \Bram_Temp_Record[3]_i_10\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Bram_Temp_Record[3]_i_11\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \Bram_Temp_Record[3]_i_12\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \Bram_Temp_Record[7]_i_8\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \Bram_Temp_Record[7]_i_9\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Chl_cnt[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \Data_cnt[9]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \Data_cnt[9]_i_5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \Data_cnt[9]_i_6\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \Data_cnt[9]_i_8\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \FSM_onehot_present_state[4]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of Filter_Read_Col_flg_carry_i_5 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of Filter_Read_Col_flg_carry_i_6 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \Filter_Read_Row_cnt[5]_i_4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of Read_Done_flg_i_2 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of Row_Chg_flg_carry_i_5 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of Row_Chg_flg_carry_i_6 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of Row_Chg_flg_carry_i_7 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \addrb[11]_INST_0_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dinb[30]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of dma0_mm2s_axis_tkeep_debug_i_2 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of dma0_s2mm_axis_tvalid_INST_0 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \present_state[0]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \present_state[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \present_state[3]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \present_state[3]_i_49\ : label is "soft_lutpair331";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \present_state_reg[1]\ : label is "present_state_reg[1]";
  attribute ORIG_CELL_NAME of \present_state_reg[1]_rep\ : label is "present_state_reg[1]";
  attribute ORIG_CELL_NAME of \present_state_reg[2]\ : label is "present_state_reg[2]";
  attribute ORIG_CELL_NAME of \present_state_reg[2]_rep\ : label is "present_state_reg[2]";
  attribute ORIG_CELL_NAME of \present_state_reg[3]\ : label is "present_state_reg[3]";
  attribute ORIG_CELL_NAME of \present_state_reg[3]_rep\ : label is "present_state_reg[3]";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_6\ : label is "soft_lutpair333";
begin
  Data_Size(0) <= \^data_size\(0);
  Maxp_ce <= \^maxp_ce\;
  Q(0) <= \^q\(0);
  dma0_mm2s_axis_tkeep_2_sp_1 <= dma0_mm2s_axis_tkeep_2_sn_1;
  dma1_mm2s_axis_tkeep_2_sp_1 <= dma1_mm2s_axis_tkeep_2_sn_1;
  model_done_flg_debug <= \^model_done_flg_debug\;
  \present_state_reg[0]_3\(0) <= \^present_state_reg[0]_3\(0);
  \present_state_reg[0]_6\ <= \^present_state_reg[0]_6\;
  \present_state_reg[2]_rep_0\ <= \^present_state_reg[2]_rep_0\;
  \present_state_reg[3]_rep_0\ <= \^present_state_reg[3]_rep_0\;
  \present_state_reg[3]_rep_4\ <= \^present_state_reg[3]_rep_4\;
\Bram_Maxp_Record[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCDFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \Bram_Read_Addr1_carry__1\(0),
      O => \present_state_reg[0]_0\(0)
    );
\Bram_Maxp_Record[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF8F0F3"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[0]_1\(0)
    );
\Bram_Maxp_Record[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8F1"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state_reg[2]_rep_9\
    );
\Bram_Maxp_Record[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006006600660060"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1\(1),
      I1 => \Bram_Read_Addr1_carry__1\(0),
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[0]_0\(1)
    );
\Bram_Maxp_Record[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFECCDECCDFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \Bram_Maxp_Record_reg[5]\,
      I5 => \Bram_Read_Addr1_carry__1\(5),
      O => \present_state_reg[0]_0\(2)
    );
\Bram_Maxp_Record[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1332000000001332"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \Bram_Maxp_Record_reg[6]\,
      I5 => \Bram_Read_Addr1_carry__1\(6),
      O => \present_state_reg[0]_0\(3)
    );
\Bram_Read_Addr1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(7),
      I1 => \Bram_Read_Addr1_carry__1\(7),
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Read_Present_reg[7]\(3)
    );
\Bram_Read_Addr1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(6),
      I1 => \Bram_Read_Addr1_carry__1\(6),
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Read_Present_reg[7]\(2)
    );
\Bram_Read_Addr1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(5),
      I1 => \Bram_Read_Addr1_carry__1\(5),
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Read_Present_reg[7]\(1)
    );
\Bram_Read_Addr1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(4),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(4),
      O => \Bram_Read_Present_reg[7]\(0)
    );
\Bram_Read_Addr1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(10),
      I1 => \Bram_Read_Addr1_carry__1\(10),
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Read_Present_reg[10]\(2)
    );
\Bram_Read_Addr1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(9),
      I1 => \Bram_Read_Addr1_carry__1\(9),
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Read_Present_reg[10]\(1)
    );
\Bram_Read_Addr1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(8),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(8),
      O => \Bram_Read_Present_reg[10]\(0)
    );
Bram_Read_Addr1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(3),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(3),
      O => \Bram_Read_Present_reg[3]\(3)
    );
Bram_Read_Addr1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(2),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(2),
      O => \Bram_Read_Present_reg[3]\(2)
    );
Bram_Read_Addr1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(1),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(1),
      O => \Bram_Read_Present_reg[3]\(1)
    );
Bram_Read_Addr1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Addr1_carry__1_0\(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \Bram_Read_Addr1_carry__1\(0),
      O => \Bram_Read_Present_reg[3]\(0)
    );
\Bram_Read_Addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(0),
      O => \Bram_Output_Addr_reg[10]\(0)
    );
\Bram_Read_Addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(10),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(10),
      O => \Bram_Output_Addr_reg[10]\(10)
    );
\Bram_Read_Addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(1),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(1),
      O => \Bram_Output_Addr_reg[10]\(1)
    );
\Bram_Read_Addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(2),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(2),
      O => \Bram_Output_Addr_reg[10]\(2)
    );
\Bram_Read_Addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(3),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(3),
      O => \Bram_Output_Addr_reg[10]\(3)
    );
\Bram_Read_Addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(4),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(4),
      O => \Bram_Output_Addr_reg[10]\(4)
    );
\Bram_Read_Addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(5),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(5),
      O => \Bram_Output_Addr_reg[10]\(5)
    );
\Bram_Read_Addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(6),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(6),
      O => \Bram_Output_Addr_reg[10]\(6)
    );
\Bram_Read_Addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(7),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(7),
      O => \Bram_Output_Addr_reg[10]\(7)
    );
\Bram_Read_Addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(8),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(8),
      O => \Bram_Output_Addr_reg[10]\(8)
    );
\Bram_Read_Addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \Bram_Read_Addr_reg[10]\(9),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => Bram_Read_Addr0(9),
      O => \Bram_Output_Addr_reg[10]\(9)
    );
\Bram_Temp_Record[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF13300000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_12\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \present_state_reg[0]_4\(0)
    );
\Bram_Temp_Record[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Temp_Record[3]_i_10_n_0\
    );
\Bram_Temp_Record[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000280"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[3]_1\(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      O => \u_DataProcessor/Bram_Record_Update\(2)
    );
\Bram_Temp_Record[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003C24"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[3]_1\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[3]_rep_n_0\,
      O => \u_DataProcessor/Bram_Record_Update\(1)
    );
\Bram_Temp_Record[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000000000"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \Bram_Temp_Record_reg[3]_1\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[3]_i_2_n_0\
    );
\Bram_Temp_Record[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004000000000000"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \Bram_Temp_Record_reg[3]_1\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[3]_i_3_n_0\
    );
\Bram_Temp_Record[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0450054000000000"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \Bram_Temp_Record_reg[3]_1\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[3]_i_4_n_0\
    );
\Bram_Temp_Record[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[3]_i_5_n_0\
    );
\Bram_Temp_Record[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E00000000000000"
    )
        port map (
      I0 => \Bram_Temp_Record[3]_i_10_n_0\,
      I1 => \^data_size\(0),
      I2 => \Bram_Temp_Record_reg[7]_0\(3),
      I3 => \Bram_Temp_Record_reg[3]_1\(0),
      I4 => \Bram_Temp_Record_reg[3]_2\(0),
      I5 => \Bram_Temp_Record_reg[3]_3\(0),
      O => \Bram_Temp_Record[3]_i_6_n_0\
    );
\Bram_Temp_Record[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \u_DataProcessor/Bram_Record_Update\(2),
      I1 => \Bram_Temp_Record_reg[7]_0\(2),
      I2 => \Bram_Temp_Record_reg[3]_1\(0),
      I3 => \Bram_Temp_Record_reg[3]_2\(0),
      I4 => \Bram_Temp_Record_reg[3]_3\(0),
      O => \Bram_Temp_Record[3]_i_7_n_0\
    );
\Bram_Temp_Record[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \u_DataProcessor/Bram_Record_Update\(1),
      I1 => \Bram_Temp_Record_reg[7]_0\(1),
      I2 => \Bram_Temp_Record_reg[3]_1\(0),
      I3 => \Bram_Temp_Record_reg[3]_2\(0),
      I4 => \Bram_Temp_Record_reg[3]_3\(0),
      O => \Bram_Temp_Record[3]_i_8_n_0\
    );
\Bram_Temp_Record[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF001000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \Bram_Temp_Record_reg[7]_0\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[3]_i_9_n_0\
    );
\Bram_Temp_Record[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[3]_1\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[7]_i_2_n_0\
    );
\Bram_Temp_Record[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[3]_1\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[7]_i_3_n_0\
    );
\Bram_Temp_Record[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF010000000000"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \Bram_Temp_Record[7]_i_8_n_0\,
      I3 => \Bram_Temp_Record_reg[3]_1\(0),
      I4 => \Bram_Temp_Record_reg[7]_0\(5),
      I5 => \Bram_Temp_Record_reg[10]\,
      O => \Bram_Temp_Record[7]_i_5_n_0\
    );
\Bram_Temp_Record[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \^data_size\(0),
      I1 => \Bram_Temp_Record_reg[7]_0\(4),
      I2 => \Bram_Temp_Record_reg[3]_1\(0),
      I3 => \Bram_Temp_Record_reg[3]_2\(0),
      I4 => \Bram_Temp_Record_reg[3]_3\(0),
      O => \Bram_Temp_Record[7]_i_7_n_0\
    );
\Bram_Temp_Record[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      O => \Bram_Temp_Record[7]_i_8_n_0\
    );
\Bram_Temp_Record[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => \^data_size\(0)
    );
\Bram_Temp_Record_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Bram_Temp_Record_reg[3]_i_1_n_0\,
      CO(2) => \Bram_Temp_Record_reg[3]_i_1_n_1\,
      CO(1) => \Bram_Temp_Record_reg[3]_i_1_n_2\,
      CO(0) => \Bram_Temp_Record_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Bram_Temp_Record[3]_i_2_n_0\,
      DI(2) => \Bram_Temp_Record[3]_i_3_n_0\,
      DI(1) => \Bram_Temp_Record[3]_i_4_n_0\,
      DI(0) => \Bram_Temp_Record[3]_i_5_n_0\,
      O(3 downto 0) => \present_state_reg[1]_rep_0\(3 downto 0),
      S(3) => \Bram_Temp_Record[3]_i_6_n_0\,
      S(2) => \Bram_Temp_Record[3]_i_7_n_0\,
      S(1) => \Bram_Temp_Record[3]_i_8_n_0\,
      S(0) => \Bram_Temp_Record[3]_i_9_n_0\
    );
\Bram_Temp_Record_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Temp_Record_reg[3]_i_1_n_0\,
      CO(3) => \present_state_reg[1]_rep_1\(0),
      CO(2) => \Bram_Temp_Record_reg[7]_i_1_n_1\,
      CO(1) => \Bram_Temp_Record_reg[7]_i_1_n_2\,
      CO(0) => \Bram_Temp_Record_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Bram_Temp_Record[7]_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \Bram_Temp_Record[7]_i_3_n_0\,
      O(3 downto 0) => \present_state_reg[1]_rep_0\(7 downto 4),
      S(3) => \Bram_Temp_Record_reg[7]\(1),
      S(2) => \Bram_Temp_Record[7]_i_5_n_0\,
      S(1) => \Bram_Temp_Record_reg[7]\(0),
      S(0) => \Bram_Temp_Record[7]_i_7_n_0\
    );
\Bram_Write_Addr[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_size\(0),
      I1 => \^present_state_reg[0]_3\(0),
      I2 => \^present_state_reg[2]_rep_0\,
      I3 => \Bram_Write_Addr_reg[0]\(0),
      O => \present_state_reg[0]_2\
    );
\Chl_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00140054003C00FC"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \^present_state_reg[0]_3\(0),
      O => \present_state_reg[2]_rep_5\
    );
\Chl_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEBFFAB"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      O => \present_state_reg[2]_rep_6\(0)
    );
\Data_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001050500"
    )
        port map (
      I0 => \Data_cnt_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[1]_rep_12\(0),
      O => \Data_cnt_reg[0]\(0)
    );
\Data_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFF00FFFF"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \^present_state_reg[0]_6\,
      I2 => Alu_Data_out_valid,
      I3 => tx_en,
      I4 => layer_type(2),
      I5 => \Data_cnt[9]_i_6_n_0\,
      O => \present_state_reg[0]_5\(0)
    );
\Data_cnt[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \^present_state_reg[0]_6\
    );
\Data_cnt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => dma0_s2mm_axis_tready,
      I1 => Bram_Data_valid,
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[1]_rep_n_0\,
      O => tx_en
    );
\Data_cnt[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      O => layer_type(2)
    );
\Data_cnt[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0332"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \Data_cnt[9]_i_6_n_0\
    );
\Data_cnt[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEBFF2B"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      O => \present_state_reg[2]_rep_3\
    );
\FSM_onehot_present_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state_reg[2]_rep_4\
    );
\FSM_onehot_present_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF9FFFF"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      I4 => Conv_Weight_Ready,
      I5 => \FSM_onehot_present_state_reg[5]\,
      O => \present_state_reg[2]_rep_1\(0)
    );
\Filter_Read_Col_flg_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_3\(3)
    );
\Filter_Read_Col_flg_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_3\(2)
    );
\Filter_Read_Col_flg_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_3\(1)
    );
\Filter_Read_Col_flg_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_3\(0)
    );
\Filter_Read_Col_flg_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_4\(2)
    );
\Filter_Read_Col_flg_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_4\(1)
    );
\Filter_Read_Col_flg_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_4\(0)
    );
Filter_Read_Col_flg_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => S(1)
    );
Filter_Read_Col_flg_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => S(0)
    );
Filter_Read_Col_flg_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      O => \present_state_reg[3]_rep_8\
    );
Filter_Read_Col_flg_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFF"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state_reg[3]_rep_1\
    );
\Filter_Read_Row_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFAFAAAAAAAAAA"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[1]_rep_12\(0),
      O => E(0)
    );
\Filter_Read_Row_cnt[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002800A8"
    )
        port map (
      I0 => \present_state_reg[1]_rep_12\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      O => \^present_state_reg[2]_rep_0\
    );
\Filter_Read_Row_flg_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_6\(3)
    );
\Filter_Read_Row_flg_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_6\(2)
    );
\Filter_Read_Row_flg_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_6\(1)
    );
\Filter_Read_Row_flg_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_6\(0)
    );
\Filter_Read_Row_flg_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_7\(2)
    );
\Filter_Read_Row_flg_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_7\(1)
    );
\Filter_Read_Row_flg_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_7\(0)
    );
Filter_Read_Row_flg_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_5\(1)
    );
Filter_Read_Row_flg_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_5\(0)
    );
Read_Done_flg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF85"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[2]_rep_2\
    );
\Read_Row_flg_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_11\(3)
    );
\Read_Row_flg_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_11\(2)
    );
\Read_Row_flg_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_11\(1)
    );
\Read_Row_flg_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_11\(0)
    );
\Read_Row_flg_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_7\(2)
    );
\Read_Row_flg_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_7\(1)
    );
\Read_Row_flg_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_7\(0)
    );
Read_Row_flg_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_2\(2)
    );
Read_Row_flg_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111010"
    )
        port map (
      I0 => Read_Row_flg_carry(3),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_2\(1)
    );
Read_Row_flg_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000600000060060"
    )
        port map (
      I0 => \^present_state_reg[3]_rep_0\,
      I1 => Read_Row_flg_carry(0),
      I2 => Read_Row_flg_carry(2),
      I3 => \^present_state_reg[3]_rep_4\,
      I4 => \^q\(0),
      I5 => Read_Row_flg_carry(1),
      O => \present_state_reg[3]_rep_2\(0)
    );
\Record_Update_flg0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_9\(3)
    );
\Record_Update_flg0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_9\(2)
    );
\Record_Update_flg0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_9\(1)
    );
\Record_Update_flg0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_9\(0)
    );
\Record_Update_flg0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_2\(2)
    );
\Record_Update_flg0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_2\(1)
    );
\Record_Update_flg0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_2\(0)
    );
Record_Update_flg0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_8\(1)
    );
Record_Update_flg0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state_reg[1]_rep_8\(0)
    );
\Row_Chg_flg_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_9\(3)
    );
\Row_Chg_flg_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_9\(2)
    );
\Row_Chg_flg_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_9\(1)
    );
\Row_Chg_flg_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_9\(0)
    );
\Row_Chg_flg_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_10\(2)
    );
\Row_Chg_flg_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_10\(1)
    );
\Row_Chg_flg_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_10\(0)
    );
Row_Chg_flg_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1544"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_5\(2)
    );
Row_Chg_flg_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111010"
    )
        port map (
      I0 => Row_Chg_flg_carry(3),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[2]_rep_n_0\,
      O => \present_state_reg[3]_rep_5\(1)
    );
Row_Chg_flg_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000600000060060"
    )
        port map (
      I0 => \^present_state_reg[3]_rep_0\,
      I1 => Row_Chg_flg_carry(0),
      I2 => Row_Chg_flg_carry(2),
      I3 => \^present_state_reg[3]_rep_4\,
      I4 => \^q\(0),
      I5 => Row_Chg_flg_carry(1),
      O => \present_state_reg[3]_rep_5\(0)
    );
Row_Chg_flg_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      O => \present_state_reg[3]_rep_3\
    );
Row_Chg_flg_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      O => \^present_state_reg[3]_rep_0\
    );
Row_Chg_flg_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      O => \^present_state_reg[3]_rep_4\
    );
\Weight_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450505555555555"
    )
        port map (
      I0 => \Weight_cnt_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => \present_state_reg[1]_rep_12\(0),
      O => \Weight_cnt_reg[0]\(0)
    );
\addrb[11]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state_reg[3]_rep_6\
    );
bram_addra_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => bram_addra_debug_reg,
      I5 => bram_addra_debug_reg_0,
      O => \present_state_reg[0]_13\
    );
bram_dina_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => bram_dina_debug_reg,
      I5 => bram_dina_debug,
      O => \present_state_reg[0]_12\
    );
bram_dinb_debug_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(4),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[9]\
    );
bram_dinb_debug_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(2),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[5]\
    );
bram_dinb_debug_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(12),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[29]\
    );
bram_dinb_debug_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(8),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[17]\
    );
bram_dinb_debug_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(6),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[12]\
    );
bram_dinb_debug_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[0]\
    );
bram_dinb_debug_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(11),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[24]\
    );
bram_dinb_debug_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(10),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[20]\
    );
bram_dinb_debug_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(7),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[15]\
    );
bram_dinb_debug_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(1),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[3]\
    );
bram_dinb_debug_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(5),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[10]\
    );
bram_dinb_debug_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(3),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[6]\
    );
bram_dinb_debug_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(13),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[30]\
    );
bram_dinb_debug_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000028"
    )
        port map (
      I0 => \dinb[0]_i_2\(9),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \dinb[0]_i_2\(14),
      O => \Addi_Tmp_reg[18]\
    );
bram_doutb_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => bram_doutb_debug_reg,
      I5 => bram_doutb_debug,
      O => \present_state_reg[0]_11\
    );
bram_ena_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => ena,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => bram_ena_debug,
      O => ena_reg
    );
bram_enb_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => enb,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => bram_enb_debug,
      O => enb_reg
    );
bram_wea_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => wea,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => bram_wea_debug,
      O => wea_reg
    );
bram_web_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => web,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => bram_web_debug,
      O => web_reg
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044000000000"
    )
        port map (
      I0 => \com2_reg[0]\,
      I1 => \^q\(0),
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => Bram_Data_valid,
      O => \^maxp_ce\
    );
\dinb[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFF"
    )
        port map (
      I0 => \dinb[0]_i_2\(14),
      I1 => \^q\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      O => \Addi_Tmp_reg[31]\
    );
\dinb[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^maxp_ce\,
      I1 => \dinb_reg[31]\(0),
      I2 => douta(0),
      O => Alu_Data_out(0)
    );
dma0_mm2s_axis_tdata_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => dma0_mm2s_axis_tdata_debug_reg,
      I5 => axis_debug(4),
      O => \present_state_reg[0]_7\
    );
dma0_mm2s_axis_tkeep_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => \^model_done_flg_debug\,
      I1 => dma0_mm2s_axis_tkeep(2),
      I2 => dma0_mm2s_axis_tkeep(1),
      I3 => dma0_mm2s_axis_tkeep(3),
      I4 => dma0_mm2s_axis_tkeep(0),
      I5 => axis_debug(3),
      O => dma0_mm2s_axis_tkeep_2_sn_1
    );
dma0_mm2s_axis_tkeep_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => \^model_done_flg_debug\
    );
dma0_mm2s_axis_tlast_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma0_mm2s_axis_tlast,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => axis_debug(1),
      O => dma0_mm2s_axis_tlast_0
    );
dma0_mm2s_axis_tready_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma0_mm2s_axis_tready,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => axis_debug(2),
      O => mst_exec_state_reg
    );
dma0_mm2s_axis_tvalid_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma0_mm2s_axis_tvalid,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => axis_debug(0),
      O => dma0_mm2s_axis_tvalid_0
    );
dma0_s2mm_axis_tdata_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => bram_douta_debug0,
      I5 => axis_debug(8),
      O => \present_state_reg[0]_9\
    );
dma0_s2mm_axis_tlast_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_13\,
      I5 => axis_debug(6),
      O => \present_state_reg[0]_8\
    );
dma0_s2mm_axis_tready_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma0_s2mm_axis_tready,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => axis_debug(7),
      O => dma0_s2mm_axis_tready_0
    );
dma0_s2mm_axis_tvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      I4 => Bram_Data_valid,
      O => dma0_s2mm_axis_tvalid
    );
dma0_s2mm_axis_tvalid_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFC00200000"
    )
        port map (
      I0 => Bram_Data_valid,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => axis_debug(5),
      O => Bram_Data_valid_reg
    );
dma1_mm2s_axis_tdata_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => dma1_mm2s_axis_tdata_debug_reg,
      I5 => axis_debug(13),
      O => \present_state_reg[0]_10\
    );
dma1_mm2s_axis_tkeep_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => \^model_done_flg_debug\,
      I1 => dma1_mm2s_axis_tkeep(2),
      I2 => dma1_mm2s_axis_tkeep(1),
      I3 => dma1_mm2s_axis_tkeep(3),
      I4 => dma1_mm2s_axis_tkeep(0),
      I5 => axis_debug(12),
      O => dma1_mm2s_axis_tkeep_2_sn_1
    );
dma1_mm2s_axis_tlast_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma1_mm2s_axis_tlast,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => axis_debug(10),
      O => dma1_mm2s_axis_tlast_0
    );
dma1_mm2s_axis_tready_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma1_mm2s_axis_tready,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      I4 => \present_state_reg[2]_rep_n_0\,
      I5 => axis_debug(11),
      O => mst_exec_state_reg_0
    );
dma1_mm2s_axis_tvalid_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => dma1_mm2s_axis_tvalid,
      I1 => \^q\(0),
      I2 => layer_present_state(1),
      I3 => layer_present_state(3),
      I4 => layer_present_state(2),
      I5 => axis_debug(9),
      O => dma1_mm2s_axis_tvalid_0
    );
layer_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => layer_0,
      O => \present_state_reg[0]_17\
    );
layer_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(2),
      I2 => layer_present_state(3),
      I3 => layer_present_state(1),
      I4 => layer_1,
      O => \present_state_reg[0]_16\
    );
layer_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => layer_present_state(1),
      I1 => layer_present_state(2),
      I2 => layer_present_state(3),
      I3 => \^q\(0),
      I4 => layer_2,
      O => \present_state_reg[1]_1\
    );
layer_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(3),
      I3 => layer_present_state(2),
      I4 => layer_3,
      O => \present_state_reg[0]_15\
    );
layer_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => layer_present_state(2),
      I1 => layer_present_state(3),
      I2 => layer_present_state(1),
      I3 => \^q\(0),
      I4 => layer_4,
      O => \present_state_reg[2]_0\
    );
layer_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0040"
    )
        port map (
      I0 => layer_present_state(1),
      I1 => \^q\(0),
      I2 => layer_present_state(2),
      I3 => layer_present_state(3),
      I4 => layer_5,
      O => \present_state_reg[1]_0\
    );
layer_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0040"
    )
        port map (
      I0 => \^q\(0),
      I1 => layer_present_state(1),
      I2 => layer_present_state(2),
      I3 => layer_present_state(3),
      I4 => layer_6,
      O => \present_state_reg[0]_14\
    );
model_done_flg_debug_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_13\,
      I5 => model_done_flg_debug_reg,
      O => \present_state_reg[0]_18\
    );
mst_exec_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF8F1F8F1"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      I4 => mst_exec_state_reg_1,
      I5 => dma1_mm2s_axis_tready,
      O => \present_state_reg[2]_rep_7\
    );
\mst_exec_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF8F1F8F1"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      I4 => writes_done,
      I5 => dma0_mm2s_axis_tready,
      O => \present_state_reg[2]_rep_8\
    );
\present_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01770166"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => Write_Bram_Done_flg,
      I3 => \^q\(0),
      I4 => \present_state_reg[0]_19\(0),
      O => p_1_in(0)
    );
\present_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F700C70"
    )
        port map (
      I0 => \present_state_reg[1]_rep_13\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => layer_present_state(1),
      I3 => \^q\(0),
      I4 => Write_Bram_Done_flg,
      O => p_1_in(1)
    );
\present_state[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F700C70"
    )
        port map (
      I0 => \present_state_reg[1]_rep_13\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => layer_present_state(1),
      I3 => \^q\(0),
      I4 => Write_Bram_Done_flg,
      O => \present_state[1]_rep_i_1_n_0\
    );
\present_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C4C"
    )
        port map (
      I0 => \present_state_reg[1]_rep_13\,
      I1 => layer_present_state(2),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => p_1_in(2)
    );
\present_state[2]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C4C"
    )
        port map (
      I0 => \present_state_reg[1]_rep_13\,
      I1 => layer_present_state(2),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state[2]_rep_i_1_n_0\
    );
\present_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040405555404055"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_12\(0),
      I2 => \^present_state_reg[0]_3\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \^q\(0),
      O => p_0_in
    );
\present_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_10_n_0\
    );
\present_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_11_n_0\
    );
\present_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_12_n_0\
    );
\present_state[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_18_n_0\
    );
\present_state[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_19_n_0\
    );
\present_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      O => p_1_in(3)
    );
\present_state[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_20_n_0\
    );
\present_state[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_21_n_0\
    );
\present_state[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0104"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      O => \present_state[3]_i_31_n_0\
    );
\present_state[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      O => \present_state[3]_i_32_n_0\
    );
\present_state[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      O => Data_Size_out(1)
    );
\present_state[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0104"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[1]_rep_n_0\,
      O => \present_state[3]_i_34_n_0\
    );
\present_state[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0018"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_35_n_0\
    );
\present_state[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      O => \present_state[3]_i_36_n_0\
    );
\present_state[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_37_n_0\
    );
\present_state[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_38_n_0\
    );
\present_state[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_41_n_0\
    );
\present_state[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      O => \present_state[3]_i_42_n_0\
    );
\present_state[3]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      O => \present_state[3]_i_43_n_0\
    );
\present_state[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_44_n_0\
    );
\present_state[3]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[1]_rep_n_0\,
      I2 => \^q\(0),
      O => \present_state[3]_i_45_n_0\
    );
\present_state[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_46_n_0\
    );
\present_state[3]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \present_state_reg[1]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_47_n_0\
    );
\present_state[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => \present_state[3]_i_48_n_0\
    );
\present_state[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^q\(0),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[3]_rep_n_0\,
      O => Chanel_Size(0)
    );
\present_state[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \present_state_reg[2]_rep_n_0\,
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      O => \present_state[3]_rep_i_1_n_0\
    );
\present_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => p_1_in(0),
      Q => \^q\(0)
    );
\present_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => p_1_in(1),
      Q => layer_present_state(1)
    );
\present_state_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => \present_state[1]_rep_i_1_n_0\,
      Q => \present_state_reg[1]_rep_n_0\
    );
\present_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => p_1_in(2),
      Q => layer_present_state(2)
    );
\present_state_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => \present_state[2]_rep_i_1_n_0\,
      Q => \present_state_reg[2]_rep_n_0\
    );
\present_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => p_1_in(3),
      Q => layer_present_state(3)
    );
\present_state_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[3]_i_16_n_0\,
      CO(2) => \present_state_reg[3]_i_16_n_1\,
      CO(1) => \present_state_reg[3]_i_16_n_2\,
      CO(0) => \present_state_reg[3]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \present_state[3]_i_31_n_0\,
      DI(2) => \present_state[3]_i_32_n_0\,
      DI(1) => Data_Size_out(1),
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_present_state_reg[3]_i_16_O_UNCONNECTED\(0),
      S(3) => \present_state[3]_i_34_n_0\,
      S(2) => \present_state[3]_i_35_n_0\,
      S(1) => \present_state[3]_i_36_n_0\,
      S(0) => '0'
    );
\present_state_reg[3]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[3]_i_17_n_0\,
      CO(2) => \present_state_reg[3]_i_17_n_1\,
      CO(1) => \present_state_reg[3]_i_17_n_2\,
      CO(0) => \present_state_reg[3]_i_17_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[3]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[3]_i_37_n_0\,
      S(2) => \present_state[3]_i_38_n_0\,
      S(1 downto 0) => \present_state_reg[3]_i_9_0\(1 downto 0)
    );
\present_state_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[3]_i_30_n_0\,
      CO(3 downto 1) => \NLW_present_state_reg[3]_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \present_state_reg[3]_i_30_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\present_state_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[3]_i_16_n_0\,
      CO(3 downto 2) => \NLW_present_state_reg[3]_i_25_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \present_state_reg[1]_rep_10\(0),
      CO(0) => \NLW_present_state_reg[3]_i_25_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \present_state[3]_i_41_n_0\,
      O(3 downto 1) => \NLW_present_state_reg[3]_i_25_O_UNCONNECTED\(3 downto 1),
      O(0) => \present_state_reg[1]_rep_11\(0),
      S(3 downto 1) => B"001",
      S(0) => \present_state[3]_i_42_n_0\
    );
\present_state_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[3]_i_30_n_0\,
      CO(2) => \present_state_reg[3]_i_30_n_1\,
      CO(1) => \present_state_reg[3]_i_30_n_2\,
      CO(0) => \present_state_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \present_state[3]_i_43_n_0\,
      DI(2) => '0',
      DI(1) => \present_state[3]_i_44_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \present_state_reg[3]_rep_12\(3 downto 0),
      S(3) => \present_state[3]_i_45_n_0\,
      S(2) => \present_state[3]_i_46_n_0\,
      S(1) => \present_state[3]_i_47_n_0\,
      S(0) => \present_state[3]_i_48_n_0\
    );
\present_state_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[3]_i_9_n_0\,
      CO(3) => \NLW_present_state_reg[3]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \^present_state_reg[0]_3\(0),
      CO(1) => \present_state_reg[3]_i_4_n_2\,
      CO(0) => \present_state_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \present_state[3]_i_10_n_0\,
      S(1) => \present_state[3]_i_11_n_0\,
      S(0) => \present_state[3]_i_12_n_0\
    );
\present_state_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[3]_i_17_n_0\,
      CO(3) => \present_state_reg[3]_i_9_n_0\,
      CO(2) => \present_state_reg[3]_i_9_n_1\,
      CO(1) => \present_state_reg[3]_i_9_n_2\,
      CO(0) => \present_state_reg[3]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[3]_i_18_n_0\,
      S(2) => \present_state[3]_i_19_n_0\,
      S(1) => \present_state[3]_i_20_n_0\,
      S(0) => \present_state[3]_i_21_n_0\
    );
\present_state_reg[3]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => \p_0_in__0\,
      D => \present_state[3]_rep_i_1_n_0\,
      Q => \present_state_reg[3]_rep_n_0\
    );
\slv_reg3[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \present_state_reg[3]_rep_n_0\,
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      O => \present_state_reg[3]_rep_13\
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A99AAAA999AAA"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(1),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Read_Record_reg[3]\(1)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      O => \Bram_Read_Record_reg[3]\(0)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99AAAAAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(3),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Temp_Record_reg[3]\(3)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAA9AAAAAAAAA"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(2),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Temp_Record_reg[3]\(2)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A99AAAA999AAA"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(1),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \^q\(0),
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Temp_Record_reg[3]\(1)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      O => \Bram_Temp_Record_reg[3]\(0)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99AAAAAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(3),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Read_Record_reg[3]\(3)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAA9AAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(2),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      I5 => \Bram_Temp_Record_reg[3]_1\(0),
      O => \Bram_Read_Record_reg[3]\(2)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA6A"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(5),
      I1 => \Bram_Temp_Record_reg[3]_1\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \present_state_reg[2]_rep_n_0\,
      O => \Bram_Temp_Record_reg[6]\(1)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[7]_0\(4),
      I1 => \Bram_Temp_Record_reg[3]_1\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \^q\(0),
      O => \Bram_Temp_Record_reg[6]\(0)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA6A"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(5),
      I1 => \Bram_Temp_Record_reg[3]_1\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[3]_rep_n_0\,
      I5 => \present_state_reg[2]_rep_n_0\,
      O => \Bram_Read_Record_reg[6]\(1)
    );
\u_AddrCtrl/u_AddrDataCtrl/Bram_Read_Record[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAAAAAAAAAA"
    )
        port map (
      I0 => \Bram_Read_Record_reg[7]_i_3\(4),
      I1 => \Bram_Temp_Record_reg[3]_1\(0),
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[1]_rep_n_0\,
      I5 => \^q\(0),
      O => \Bram_Read_Record_reg[6]\(0)
    );
\u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Bram_Read_Filter_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA6A"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[7]_i_2\(3),
      I1 => \^q\(0),
      I2 => \present_state_reg[1]_rep_n_0\,
      I3 => \present_state_reg[2]_rep_n_0\,
      I4 => \present_state_reg[3]_rep_n_0\,
      O => \Bram_Temp_Record_reg[3]_0\(3)
    );
\u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Bram_Read_Filter_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A99AAA9A"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[7]_i_2\(2),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      O => \Bram_Temp_Record_reg[3]_0\(2)
    );
\u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Bram_Read_Filter_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A99AAA9A"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[7]_i_2\(1),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[1]_rep_n_0\,
      O => \Bram_Temp_Record_reg[3]_0\(1)
    );
\u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Bram_Read_Filter_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A99AAA9A"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[7]_i_2\(0),
      I1 => \present_state_reg[3]_rep_n_0\,
      I2 => \present_state_reg[2]_rep_n_0\,
      I3 => \present_state_reg[1]_rep_n_0\,
      I4 => \^q\(0),
      O => \Bram_Temp_Record_reg[3]_0\(0)
    );
\u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Bram_Read_Filter_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[7]_i_2\(4),
      I1 => \present_state_reg[2]_rep_n_0\,
      I2 => \present_state_reg[3]_rep_n_0\,
      I3 => \^q\(0),
      I4 => \present_state_reg[1]_rep_n_0\,
      O => \Bram_Temp_Record_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_ReadAddrCtrl is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Temp_Record_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Read_Row_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Read_Col_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \present_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[2]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \present_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Filter_Read_Row_flg_carry__1_0\ : out STD_LOGIC;
    \Bram_Temp_Record_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Read_Done_flg_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    Read_Done_flg_reg_1 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Col_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Filter_Read_Row_flg_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Row_flg_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Record_Update_flg0_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Record_Update_flg0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Bram_Temp_Record_reg[0]_0\ : in STD_LOGIC;
    Read_Done_flg_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Bram_Temp_Record_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Temp_Record_reg[10]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Bram_Temp_Record_reg[10]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry_0 : in STD_LOGIC;
    present_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry_1 : in STD_LOGIC;
    Alu_Data_Ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_Ready : in STD_LOGIC;
    \present_state_reg[0]_1\ : in STD_LOGIC;
    \present_state_reg[0]_2\ : in STD_LOGIC;
    \Filter_Read_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \Read_Col_cnt_reg[0]_0\ : in STD_LOGIC;
    \Read_Col_cnt_reg[0]_1\ : in STD_LOGIC;
    \Filter_Read_cnt_reg[1]\ : in STD_LOGIC;
    \Filter_Read_cnt_reg[6]_0\ : in STD_LOGIC;
    \Filter_Read_cnt_reg[5]\ : in STD_LOGIC;
    Read_Row_flg_carry_0 : in STD_LOGIC;
    Bram_Read_Record00_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Bram_Read_Record0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Read_Filter_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Temp_Record_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_Ready_reg_0 : in STD_LOGIC;
    \Bram_Temp_Record_reg[10]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_ReadAddrCtrl : entity is "ReadAddrCtrl";
end base_cnn_top_0_0_ReadAddrCtrl;

architecture STRUCTURE of base_cnn_top_0_0_ReadAddrCtrl is
  signal Bram_Read_Filter : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Filter10_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Bram_Read_Filter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Read_Filter_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal Bram_Temp_Record : STD_LOGIC_VECTOR ( 10 downto 4 );
  signal \Bram_Temp_Record[10]_i_4_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[10]_i_5_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record[10]_i_6_n_0\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \^bram_temp_record_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Filter_Read_Col_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Filter_Read_Col_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__0_n_0\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__0_n_1\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__0_n_2\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__0_n_3\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__1_n_2\ : STD_LOGIC;
  signal \Filter_Read_Col_flg_carry__1_n_3\ : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_i_3_n_0 : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_i_4_n_0 : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_n_0 : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_n_1 : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_n_2 : STD_LOGIC;
  signal Filter_Read_Col_flg_carry_n_3 : STD_LOGIC;
  signal \Filter_Read_Row_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Filter_Read_Row_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__0_n_0\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__0_n_1\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__0_n_2\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__0_n_3\ : STD_LOGIC;
  signal \^filter_read_row_flg_carry__1_0\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__1_n_2\ : STD_LOGIC;
  signal \Filter_Read_Row_flg_carry__1_n_3\ : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_i_3_n_0 : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_i_4_n_0 : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_n_0 : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_n_1 : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_n_2 : STD_LOGIC;
  signal Filter_Read_Row_flg_carry_n_3 : STD_LOGIC;
  signal \Filter_Read_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal Read_Col_cnt : STD_LOGIC;
  signal \Read_Col_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Col_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \^read_col_cnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Read_Col_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Col_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Col_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal Read_Done_flg : STD_LOGIC;
  signal Read_Done_flg0 : STD_LOGIC;
  signal \Read_Row_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Row_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Row_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Row_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Row_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Row_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal Read_Row_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^read_row_cnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Read_Row_flg : STD_LOGIC;
  signal \Read_Row_flg_carry__0_n_0\ : STD_LOGIC;
  signal \Read_Row_flg_carry__0_n_1\ : STD_LOGIC;
  signal \Read_Row_flg_carry__0_n_2\ : STD_LOGIC;
  signal \Read_Row_flg_carry__0_n_3\ : STD_LOGIC;
  signal \Read_Row_flg_carry__1_n_2\ : STD_LOGIC;
  signal \Read_Row_flg_carry__1_n_3\ : STD_LOGIC;
  signal Read_Row_flg_carry_i_3_n_0 : STD_LOGIC;
  signal Read_Row_flg_carry_n_0 : STD_LOGIC;
  signal Read_Row_flg_carry_n_1 : STD_LOGIC;
  signal Read_Row_flg_carry_n_2 : STD_LOGIC;
  signal Read_Row_flg_carry_n_3 : STD_LOGIC;
  signal \Record_Update_flg0_carry__0_n_0\ : STD_LOGIC;
  signal \Record_Update_flg0_carry__0_n_1\ : STD_LOGIC;
  signal \Record_Update_flg0_carry__0_n_2\ : STD_LOGIC;
  signal \Record_Update_flg0_carry__0_n_3\ : STD_LOGIC;
  signal \Record_Update_flg0_carry__1_n_2\ : STD_LOGIC;
  signal \Record_Update_flg0_carry__1_n_3\ : STD_LOGIC;
  signal Record_Update_flg0_carry_i_3_n_0 : STD_LOGIC;
  signal Record_Update_flg0_carry_i_4_n_0 : STD_LOGIC;
  signal Record_Update_flg0_carry_n_0 : STD_LOGIC;
  signal Record_Update_flg0_carry_n_1 : STD_LOGIC;
  signal Record_Update_flg0_carry_n_2 : STD_LOGIC;
  signal Record_Update_flg0_carry_n_3 : STD_LOGIC;
  signal \Row_Chg_flg_carry__0_n_0\ : STD_LOGIC;
  signal \Row_Chg_flg_carry__0_n_1\ : STD_LOGIC;
  signal \Row_Chg_flg_carry__0_n_2\ : STD_LOGIC;
  signal \Row_Chg_flg_carry__0_n_3\ : STD_LOGIC;
  signal \Row_Chg_flg_carry__1_n_2\ : STD_LOGIC;
  signal \Row_Chg_flg_carry__1_n_3\ : STD_LOGIC;
  signal Row_Chg_flg_carry_i_3_n_0 : STD_LOGIC;
  signal Row_Chg_flg_carry_n_0 : STD_LOGIC;
  signal Row_Chg_flg_carry_n_1 : STD_LOGIC;
  signal Row_Chg_flg_carry_n_2 : STD_LOGIC;
  signal Row_Chg_flg_carry_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \present_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \^present_state_reg[1]_rep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^present_state_reg[1]_rep_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^present_state_reg[3]_rep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Bram_Read_Filter_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bram_Read_Filter_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Bram_Temp_Record_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bram_Temp_Record_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Filter_Read_Col_flg_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Filter_Read_Col_flg_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Filter_Read_Col_flg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Filter_Read_Col_flg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Filter_Read_Row_flg_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Filter_Read_Row_flg_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Filter_Read_Row_flg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Filter_Read_Row_flg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Read_Row_flg_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Row_flg_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Row_flg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Read_Row_flg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Record_Update_flg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Record_Update_flg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Record_Update_flg0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Record_Update_flg0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Row_Chg_flg_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Row_Chg_flg_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Row_Chg_flg_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Row_Chg_flg_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[0]_i_1\ : label is "soft_lutpair44";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[10]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[10]\ : label is "LD";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Bram_Read_Filter_reg[10]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[10]_i_6\ : label is "soft_lutpair37";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[1]_i_1\ : label is "soft_lutpair44";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[2]\ : label is "LD";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[3]\ : label is "LD";
  attribute ADDER_THRESHOLD of \Bram_Read_Filter_reg[3]_i_2\ : label is 35;
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[4]\ : label is "LD";
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[4]_i_2\ : label is "soft_lutpair39";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[5]\ : label is "LD";
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[5]_i_2\ : label is "soft_lutpair39";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[6]\ : label is "LD";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[7]_i_1\ : label is "soft_lutpair38";
  attribute ADDER_THRESHOLD of \Bram_Read_Filter_reg[7]_i_2\ : label is 35;
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[8]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[8]\ : label is "LD";
  attribute OPT_MODIFIED of \Bram_Read_Filter_reg[9]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \Bram_Read_Filter_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of \Bram_Read_Filter_reg[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[5]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Filter_Read_Col_cnt[5]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Filter_Read_Row_cnt[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Filter_Read_Row_cnt[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Filter_Read_Row_cnt[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Filter_Read_Row_cnt[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Filter_Read_cnt[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Read_Col_cnt[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Read_Col_cnt[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Read_Col_cnt[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Read_Col_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Read_Col_cnt[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Read_Col_cnt[6]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Read_Row_cnt[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Read_Row_cnt[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Read_Row_cnt[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Read_Row_cnt[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Read_Row_cnt[6]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Read_Row_cnt[6]_i_3\ : label is "soft_lutpair40";
begin
  \Bram_Temp_Record_reg[5]_0\(4 downto 0) <= \^bram_temp_record_reg[5]_0\(4 downto 0);
  CO(0) <= \^co\(0);
  \Filter_Read_Row_flg_carry__1_0\ <= \^filter_read_row_flg_carry__1_0\;
  \Read_Col_cnt_reg[6]_0\(3 downto 0) <= \^read_col_cnt_reg[6]_0\(3 downto 0);
  \Read_Row_cnt_reg[6]_0\(3 downto 0) <= \^read_row_cnt_reg[6]_0\(3 downto 0);
  \present_state_reg[1]_rep\(0) <= \^present_state_reg[1]_rep\(0);
  \present_state_reg[1]_rep_0\(0) <= \^present_state_reg[1]_rep_0\(0);
  \present_state_reg[3]_rep\(0) <= \^present_state_reg[3]_rep\(0);
Alu_Data_Ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDFCCCCCCC"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \Bram_Temp_Record_reg[0]_0\,
      I2 => Alu_Data_Ready_reg(0),
      I3 => Alu_Data_Ready_reg_0,
      I4 => Q(2),
      I5 => Alu_Data_Ready,
      O => Read_Done_flg_reg_0
    );
\Bram_Read_Filter_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[0]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(0)
    );
\Bram_Read_Filter_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Bram_Read_Filter10_in(0),
      I1 => \Bram_Read_Filter_reg[10]_0\(0),
      I2 => \^co\(0),
      O => \Bram_Read_Filter_reg[0]_i_1_n_0\
    );
\Bram_Read_Filter_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[10]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(10)
    );
\Bram_Read_Filter_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(10),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(10),
      I3 => \Bram_Read_Filter_reg[10]_i_4_n_0\,
      I4 => \Bram_Read_Filter_reg[10]_0\(9),
      O => \Bram_Read_Filter_reg[10]_i_1_n_0\
    );
\Bram_Read_Filter_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Filter_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Bram_Read_Filter_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Bram_Read_Filter_reg[10]_i_3_n_2\,
      CO(0) => \Bram_Read_Filter_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Bram_Read_Filter_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => Bram_Read_Filter10_in(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => Bram_Temp_Record(10 downto 8)
    );
\Bram_Read_Filter_reg[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_0\(8),
      I1 => \Bram_Read_Filter_reg[10]_0\(6),
      I2 => \Bram_Read_Filter_reg[8]_i_2_n_0\,
      I3 => \Bram_Read_Filter_reg[10]_0\(7),
      O => \Bram_Read_Filter_reg[10]_i_4_n_0\
    );
\Bram_Read_Filter_reg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100000001FFFF"
    )
        port map (
      I0 => \Filter_Read_cnt_reg[6]\(4),
      I1 => \Filter_Read_cnt_reg[6]\(5),
      I2 => \Filter_Read_cnt_reg[6]\(6),
      I3 => \Bram_Read_Filter_reg[10]_i_6_n_0\,
      I4 => \Read_Col_cnt_reg[0]_0\,
      I5 => \Read_Col_cnt_reg[0]_1\,
      O => \Bram_Read_Filter_reg[10]_i_5_n_0\
    );
\Bram_Read_Filter_reg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Filter_Read_cnt_reg[6]\(1),
      I1 => \Filter_Read_cnt_reg[6]\(0),
      I2 => \Filter_Read_cnt_reg[6]\(3),
      I3 => \Filter_Read_cnt_reg[6]\(2),
      O => \Bram_Read_Filter_reg[10]_i_6_n_0\
    );
\Bram_Read_Filter_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[1]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(1)
    );
\Bram_Read_Filter_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(1),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(0),
      I3 => \Bram_Read_Filter_reg[10]_0\(1),
      O => \Bram_Read_Filter_reg[1]_i_1_n_0\
    );
\Bram_Read_Filter_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[2]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(2)
    );
\Bram_Read_Filter_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(2),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(2),
      I3 => \Bram_Read_Filter_reg[10]_0\(0),
      I4 => \Bram_Read_Filter_reg[10]_0\(1),
      O => \Bram_Read_Filter_reg[2]_i_1_n_0\
    );
\Bram_Read_Filter_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[3]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(3)
    );
\Bram_Read_Filter_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(3),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(3),
      I3 => \Bram_Read_Filter_reg[10]_0\(1),
      I4 => \Bram_Read_Filter_reg[10]_0\(0),
      I5 => \Bram_Read_Filter_reg[10]_0\(2),
      O => \Bram_Read_Filter_reg[3]_i_1_n_0\
    );
\Bram_Read_Filter_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Bram_Read_Filter_reg[3]_i_2_n_0\,
      CO(2) => \Bram_Read_Filter_reg[3]_i_2_n_1\,
      CO(1) => \Bram_Read_Filter_reg[3]_i_2_n_2\,
      CO(0) => \Bram_Read_Filter_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^bram_temp_record_reg[5]_0\(3 downto 0),
      O(3 downto 0) => Bram_Read_Filter10_in(3 downto 0),
      S(3 downto 0) => \Bram_Temp_Record_reg[3]_0\(3 downto 0)
    );
\Bram_Read_Filter_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[4]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(4)
    );
\Bram_Read_Filter_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Bram_Read_Filter10_in(4),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(4),
      I3 => \Bram_Read_Filter_reg[4]_i_2_n_0\,
      O => \Bram_Read_Filter_reg[4]_i_1_n_0\
    );
\Bram_Read_Filter_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_0\(2),
      I1 => \Bram_Read_Filter_reg[10]_0\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(1),
      I3 => \Bram_Read_Filter_reg[10]_0\(3),
      O => \Bram_Read_Filter_reg[4]_i_2_n_0\
    );
\Bram_Read_Filter_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[5]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(5)
    );
\Bram_Read_Filter_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Bram_Read_Filter10_in(5),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(5),
      I3 => \Bram_Read_Filter_reg[5]_i_2_n_0\,
      O => \Bram_Read_Filter_reg[5]_i_1_n_0\
    );
\Bram_Read_Filter_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_0\(3),
      I1 => \Bram_Read_Filter_reg[10]_0\(1),
      I2 => \Bram_Read_Filter_reg[10]_0\(0),
      I3 => \Bram_Read_Filter_reg[10]_0\(2),
      I4 => \Bram_Read_Filter_reg[10]_0\(4),
      O => \Bram_Read_Filter_reg[5]_i_2_n_0\
    );
\Bram_Read_Filter_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[6]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(6)
    );
\Bram_Read_Filter_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Bram_Read_Filter10_in(6),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[8]_i_2_n_0\,
      I3 => \Bram_Read_Filter_reg[10]_0\(6),
      O => \Bram_Read_Filter_reg[6]_i_1_n_0\
    );
\Bram_Read_Filter_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[7]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(7)
    );
\Bram_Read_Filter_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(7),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(7),
      I3 => \Bram_Read_Filter_reg[8]_i_2_n_0\,
      I4 => \Bram_Read_Filter_reg[10]_0\(6),
      O => \Bram_Read_Filter_reg[7]_i_1_n_0\
    );
\Bram_Read_Filter_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Filter_reg[3]_i_2_n_0\,
      CO(3) => \Bram_Read_Filter_reg[7]_i_2_n_0\,
      CO(2) => \Bram_Read_Filter_reg[7]_i_2_n_1\,
      CO(1) => \Bram_Read_Filter_reg[7]_i_2_n_2\,
      CO(0) => \Bram_Read_Filter_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^bram_temp_record_reg[5]_0\(4),
      DI(0) => '0',
      O(3 downto 0) => Bram_Read_Filter10_in(7 downto 4),
      S(3 downto 2) => Bram_Temp_Record(7 downto 6),
      S(1) => \Bram_Temp_Record_reg[7]_1\(0),
      S(0) => Bram_Temp_Record(4)
    );
\Bram_Read_Filter_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[8]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(8)
    );
\Bram_Read_Filter_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(8),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(8),
      I3 => \Bram_Read_Filter_reg[10]_0\(6),
      I4 => \Bram_Read_Filter_reg[8]_i_2_n_0\,
      I5 => \Bram_Read_Filter_reg[10]_0\(7),
      O => \Bram_Read_Filter_reg[8]_i_1_n_0\
    );
\Bram_Read_Filter_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_0\(4),
      I1 => \Bram_Read_Filter_reg[10]_0\(2),
      I2 => \Bram_Read_Filter_reg[10]_0\(0),
      I3 => \Bram_Read_Filter_reg[10]_0\(1),
      I4 => \Bram_Read_Filter_reg[10]_0\(3),
      I5 => \Bram_Read_Filter_reg[10]_0\(5),
      O => \Bram_Read_Filter_reg[8]_i_2_n_0\
    );
\Bram_Read_Filter_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \Bram_Read_Filter_reg[9]_i_1_n_0\,
      G => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      GE => '1',
      Q => Bram_Read_Filter(9)
    );
\Bram_Read_Filter_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Bram_Read_Filter10_in(9),
      I1 => \^co\(0),
      I2 => \Bram_Read_Filter_reg[10]_0\(9),
      I3 => \Bram_Read_Filter_reg[10]_0\(7),
      I4 => \Bram_Read_Filter_reg[9]_i_2_n_0\,
      I5 => \Bram_Read_Filter_reg[10]_0\(8),
      O => \Bram_Read_Filter_reg[9]_i_1_n_0\
    );
\Bram_Read_Filter_reg[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_0\(6),
      I1 => \Bram_Read_Filter_reg[8]_i_2_n_0\,
      O => \Bram_Read_Filter_reg[9]_i_2_n_0\
    );
\Bram_Read_Present[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(0),
      I5 => Q(1),
      O => D(0)
    );
\Bram_Read_Present[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500405555005555"
    )
        port map (
      I0 => Q(2),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      O => E(0)
    );
\Bram_Read_Present[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(10),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(10),
      I5 => Q(1),
      O => D(10)
    );
\Bram_Read_Present[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(1),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(1),
      I5 => Q(1),
      O => D(1)
    );
\Bram_Read_Present[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(2),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(2),
      I5 => Q(1),
      O => D(2)
    );
\Bram_Read_Present[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(3),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(3),
      I5 => Q(1),
      O => D(3)
    );
\Bram_Read_Present[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(4),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(4),
      I5 => Q(1),
      O => D(4)
    );
\Bram_Read_Present[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(5),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(5),
      I5 => Q(1),
      O => D(5)
    );
\Bram_Read_Present[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(6),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(6),
      I5 => Q(1),
      O => D(6)
    );
\Bram_Read_Present[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(7),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(7),
      I5 => Q(1),
      O => D(7)
    );
\Bram_Read_Present[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(8),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(8),
      I5 => Q(1),
      O => D(8)
    );
\Bram_Read_Present[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400055555555"
    )
        port map (
      I0 => Q(0),
      I1 => \Bram_Temp_Record_reg[10]_1\(9),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Bram_Read_Filter(9),
      I5 => Q(1),
      O => D(9)
    );
\Bram_Read_Record[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(0),
      I1 => Bram_Read_Record0(0),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(0)
    );
\Bram_Read_Record[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51414141"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^present_state_reg[1]_rep\(0),
      I4 => \^present_state_reg[1]_rep_0\(0),
      O => \present_state_reg[2]_0\(0)
    );
\Bram_Read_Record[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(10),
      I1 => Bram_Read_Record0(10),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(10)
    );
\Bram_Read_Record[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(1),
      I1 => Bram_Read_Record0(1),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(1)
    );
\Bram_Read_Record[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(2),
      I1 => Bram_Read_Record0(2),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(2)
    );
\Bram_Read_Record[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(3),
      I1 => Bram_Read_Record0(3),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(3)
    );
\Bram_Read_Record[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(4),
      I1 => Bram_Read_Record0(4),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(4)
    );
\Bram_Read_Record[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(5),
      I1 => Bram_Read_Record0(5),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(5)
    );
\Bram_Read_Record[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(6),
      I1 => Bram_Read_Record0(6),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(6)
    );
\Bram_Read_Record[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(7),
      I1 => Bram_Read_Record0(7),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(7)
    );
\Bram_Read_Record[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(8),
      I1 => Bram_Read_Record0(8),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(8)
    );
\Bram_Read_Record[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => Bram_Read_Record00_in(9),
      I1 => Bram_Read_Record0(9),
      I2 => \^filter_read_row_flg_carry__1_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \present_state_reg[0]_0\(9)
    );
\Bram_Temp_Record[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(0),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(0),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(0)
    );
\Bram_Temp_Record[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(10),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(10),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(10)
    );
\Bram_Temp_Record[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^present_state_reg[3]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      O => \^filter_read_row_flg_carry__1_0\
    );
\Bram_Temp_Record[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[3]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_2\(4),
      O => \Bram_Temp_Record[10]_i_4_n_0\
    );
\Bram_Temp_Record[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[3]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_2\(3),
      O => \Bram_Temp_Record[10]_i_5_n_0\
    );
\Bram_Temp_Record[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[3]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_2\(2),
      O => \Bram_Temp_Record[10]_i_6_n_0\
    );
\Bram_Temp_Record[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(1),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(1),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(1)
    );
\Bram_Temp_Record[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(2),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(2),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(2)
    );
\Bram_Temp_Record[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(3),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(3),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(3)
    );
\Bram_Temp_Record[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(4),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(4),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(4)
    );
\Bram_Temp_Record[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(5),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(5),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(5)
    );
\Bram_Temp_Record[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(6),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(6),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(6)
    );
\Bram_Temp_Record[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(7),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(7),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(7)
    );
\Bram_Temp_Record[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[3]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_2\(1),
      O => \Bram_Temp_Record_reg[7]_0\(1)
    );
\Bram_Temp_Record[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^present_state_reg[1]_rep_0\(0),
      I2 => \^present_state_reg[3]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_2\(0),
      O => \Bram_Temp_Record_reg[7]_0\(0)
    );
\Bram_Temp_Record[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(8),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(8),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(8)
    );
\Bram_Temp_Record[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => Bram_Read_Filter10_in(9),
      I1 => \^co\(0),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \Bram_Temp_Record_reg[10]_1\(9),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => p_1_in(9)
    );
\Bram_Temp_Record_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(0),
      Q => \^bram_temp_record_reg[5]_0\(0)
    );
\Bram_Temp_Record_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(10),
      Q => Bram_Temp_Record(10)
    );
\Bram_Temp_Record_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Temp_Record_reg[10]_3\(0),
      CO(3 downto 2) => \NLW_Bram_Temp_Record_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Bram_Temp_Record_reg[10]_i_2_n_2\,
      CO(0) => \Bram_Temp_Record_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Bram_Temp_Record_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \Bram_Temp_Record_reg[10]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \Bram_Temp_Record[10]_i_4_n_0\,
      S(1) => \Bram_Temp_Record[10]_i_5_n_0\,
      S(0) => \Bram_Temp_Record[10]_i_6_n_0\
    );
\Bram_Temp_Record_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(1),
      Q => \^bram_temp_record_reg[5]_0\(1)
    );
\Bram_Temp_Record_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(2),
      Q => \^bram_temp_record_reg[5]_0\(2)
    );
\Bram_Temp_Record_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(3),
      Q => \^bram_temp_record_reg[5]_0\(3)
    );
\Bram_Temp_Record_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(4),
      Q => Bram_Temp_Record(4)
    );
\Bram_Temp_Record_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(5),
      Q => \^bram_temp_record_reg[5]_0\(4)
    );
\Bram_Temp_Record_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(6),
      Q => Bram_Temp_Record(6)
    );
\Bram_Temp_Record_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(7),
      Q => Bram_Temp_Record(7)
    );
\Bram_Temp_Record_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(8),
      Q => Bram_Temp_Record(8)
    );
\Bram_Temp_Record_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => p_1_in(9),
      Q => Bram_Temp_Record(9)
    );
\Filter_Read_Col_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      O => \Filter_Read_Col_cnt[0]_i_1_n_0\
    );
\Filter_Read_Col_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      O => \Filter_Read_Col_cnt[1]_i_1_n_0\
    );
\Filter_Read_Col_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      O => \Filter_Read_Col_cnt[2]_i_1_n_0\
    );
\Filter_Read_Col_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      I4 => \Filter_Read_Col_cnt_reg_n_0_[3]\,
      O => \Filter_Read_Col_cnt[3]_i_1_n_0\
    );
\Filter_Read_Col_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I4 => \Filter_Read_Col_cnt_reg_n_0_[3]\,
      I5 => \Filter_Read_Col_cnt_reg_n_0_[4]\,
      O => \Filter_Read_Col_cnt[4]_i_1_n_0\
    );
\Filter_Read_Col_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \Filter_Read_Col_cnt[5]_i_2_n_0\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[4]\,
      I2 => \Filter_Read_Col_cnt[5]_i_3_n_0\,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[5]\,
      O => \Filter_Read_Col_cnt[5]_i_1_n_0\
    );
\Filter_Read_Col_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      I1 => \Bram_Temp_Record_reg[0]_0\,
      I2 => \^co\(0),
      O => \Filter_Read_Col_cnt[5]_i_2_n_0\
    );
\Filter_Read_Col_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[3]\,
      O => \Filter_Read_Col_cnt[5]_i_3_n_0\
    );
\Filter_Read_Col_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[0]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[0]\
    );
\Filter_Read_Col_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[1]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[1]\
    );
\Filter_Read_Col_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[2]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[2]\
    );
\Filter_Read_Col_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[3]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[3]\
    );
\Filter_Read_Col_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[4]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[4]\
    );
\Filter_Read_Col_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Col_cnt[5]_i_1_n_0\,
      Q => \Filter_Read_Col_cnt_reg_n_0_[5]\
    );
Filter_Read_Col_flg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Filter_Read_Col_flg_carry_n_0,
      CO(2) => Filter_Read_Col_flg_carry_n_1,
      CO(1) => Filter_Read_Col_flg_carry_n_2,
      CO(0) => Filter_Read_Col_flg_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Filter_Read_Col_flg_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => S(1 downto 0),
      S(1) => Filter_Read_Col_flg_carry_i_3_n_0,
      S(0) => Filter_Read_Col_flg_carry_i_4_n_0
    );
\Filter_Read_Col_flg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Filter_Read_Col_flg_carry_n_0,
      CO(3) => \Filter_Read_Col_flg_carry__0_n_0\,
      CO(2) => \Filter_Read_Col_flg_carry__0_n_1\,
      CO(1) => \Filter_Read_Col_flg_carry__0_n_2\,
      CO(0) => \Filter_Read_Col_flg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Filter_Read_Col_flg_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \Filter_Read_Col_flg_carry__1_0\(3 downto 0)
    );
\Filter_Read_Col_flg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Filter_Read_Col_flg_carry__0_n_0\,
      CO(3) => \NLW_Filter_Read_Col_flg_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \Filter_Read_Col_flg_carry__1_n_2\,
      CO(0) => \Filter_Read_Col_flg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Filter_Read_Col_flg_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \Bram_Read_Present_reg[10]\(2 downto 0)
    );
Filter_Read_Col_flg_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \Filter_Read_Col_cnt_reg_n_0_[5]\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[4]\,
      I2 => Filter_Read_Col_flg_carry_1,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[3]\,
      O => Filter_Read_Col_flg_carry_i_3_n_0
    );
Filter_Read_Col_flg_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090090000000009"
    )
        port map (
      I0 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I1 => Filter_Read_Col_flg_carry_0,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      I3 => present_state(0),
      I4 => Filter_Read_Col_flg_carry_1,
      I5 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      O => Filter_Read_Col_flg_carry_i_4_n_0
    );
\Filter_Read_Row_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^co\(0),
      I2 => \Bram_Temp_Record_reg[0]_0\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      O => \Filter_Read_Row_cnt[0]_i_1_n_0\
    );
\Filter_Read_Row_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070700"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^co\(0),
      I2 => \Bram_Temp_Record_reg[0]_0\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[1]\,
      I4 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      O => \Filter_Read_Row_cnt[1]_i_1_n_0\
    );
\Filter_Read_Row_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007707070"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^present_state_reg[1]_rep\(0),
      I2 => \Filter_Read_Row_cnt_reg_n_0_[2]\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[1]\,
      I4 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      I5 => \Bram_Temp_Record_reg[0]_0\,
      O => \Filter_Read_Row_cnt[2]_i_1_n_0\
    );
\Filter_Read_Row_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014444444"
    )
        port map (
      I0 => \Filter_Read_Row_cnt[3]_i_2_n_0\,
      I1 => \Filter_Read_Row_cnt_reg_n_0_[3]\,
      I2 => \Filter_Read_Row_cnt_reg_n_0_[2]\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      I4 => \Filter_Read_Row_cnt_reg_n_0_[1]\,
      I5 => \Bram_Temp_Record_reg[0]_0\,
      O => \Filter_Read_Row_cnt[3]_i_1_n_0\
    );
\Filter_Read_Row_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^co\(0),
      O => \Filter_Read_Row_cnt[3]_i_2_n_0\
    );
\Filter_Read_Row_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000770"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^present_state_reg[1]_rep\(0),
      I2 => \Filter_Read_Row_cnt_reg_n_0_[4]\,
      I3 => \Filter_Read_Row_cnt[5]_i_3_n_0\,
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => \Filter_Read_Row_cnt[4]_i_1_n_0\
    );
\Filter_Read_Row_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007707070"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^present_state_reg[1]_rep\(0),
      I2 => \Filter_Read_Row_cnt_reg_n_0_[5]\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[4]\,
      I4 => \Filter_Read_Row_cnt[5]_i_3_n_0\,
      I5 => \Bram_Temp_Record_reg[0]_0\,
      O => \Filter_Read_Row_cnt[5]_i_2_n_0\
    );
\Filter_Read_Row_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Filter_Read_Row_cnt_reg_n_0_[2]\,
      I1 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      I2 => \Filter_Read_Row_cnt_reg_n_0_[1]\,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[3]\,
      O => \Filter_Read_Row_cnt[5]_i_3_n_0\
    );
\Filter_Read_Row_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[0]_i_1_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[0]\
    );
\Filter_Read_Row_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[1]_i_1_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[1]\
    );
\Filter_Read_Row_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[2]_i_1_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[2]\
    );
\Filter_Read_Row_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[3]_i_1_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[3]\
    );
\Filter_Read_Row_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[4]_i_1_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[4]\
    );
\Filter_Read_Row_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_4\(0),
      CLR => Read_Done_flg_reg_1,
      D => \Filter_Read_Row_cnt[5]_i_2_n_0\,
      Q => \Filter_Read_Row_cnt_reg_n_0_[5]\
    );
Filter_Read_Row_flg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Filter_Read_Row_flg_carry_n_0,
      CO(2) => Filter_Read_Row_flg_carry_n_1,
      CO(1) => Filter_Read_Row_flg_carry_n_2,
      CO(0) => Filter_Read_Row_flg_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Filter_Read_Row_flg_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => \Filter_Read_Row_flg_carry__0_0\(1 downto 0),
      S(1) => Filter_Read_Row_flg_carry_i_3_n_0,
      S(0) => Filter_Read_Row_flg_carry_i_4_n_0
    );
\Filter_Read_Row_flg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Filter_Read_Row_flg_carry_n_0,
      CO(3) => \Filter_Read_Row_flg_carry__0_n_0\,
      CO(2) => \Filter_Read_Row_flg_carry__0_n_1\,
      CO(1) => \Filter_Read_Row_flg_carry__0_n_2\,
      CO(0) => \Filter_Read_Row_flg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Filter_Read_Row_flg_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \Filter_Read_Row_flg_carry__1_1\(3 downto 0)
    );
\Filter_Read_Row_flg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Filter_Read_Row_flg_carry__0_n_0\,
      CO(3) => \NLW_Filter_Read_Row_flg_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^present_state_reg[1]_rep\(0),
      CO(1) => \Filter_Read_Row_flg_carry__1_n_2\,
      CO(0) => \Filter_Read_Row_flg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Filter_Read_Row_flg_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \Bram_Read_Record_reg[0]\(2 downto 0)
    );
Filter_Read_Row_flg_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \Filter_Read_Row_cnt_reg_n_0_[4]\,
      I1 => \Filter_Read_Row_cnt_reg_n_0_[5]\,
      I2 => Filter_Read_Col_flg_carry_1,
      I3 => \Filter_Read_Row_cnt_reg_n_0_[3]\,
      O => Filter_Read_Row_flg_carry_i_3_n_0
    );
Filter_Read_Row_flg_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090090000000009"
    )
        port map (
      I0 => \Filter_Read_Row_cnt_reg_n_0_[1]\,
      I1 => Filter_Read_Col_flg_carry_0,
      I2 => \Filter_Read_Row_cnt_reg_n_0_[2]\,
      I3 => present_state(0),
      I4 => Filter_Read_Col_flg_carry_1,
      I5 => \Filter_Read_Row_cnt_reg_n_0_[0]\,
      O => Filter_Read_Row_flg_carry_i_4_n_0
    );
\Filter_Read_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => Q(2),
      I2 => \Filter_Read_Row_cnt[3]_i_2_n_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \Filter_Read_cnt_reg[6]\(0),
      O => \present_state_reg[2]\(0)
    );
\Filter_Read_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => Q(2),
      I2 => \Filter_Read_Row_cnt[3]_i_2_n_0\,
      I3 => \Filter_Read_cnt_reg[1]\,
      I4 => \Filter_Read_cnt_reg[6]\(0),
      I5 => \Filter_Read_cnt_reg[6]\(1),
      O => \present_state_reg[2]\(1)
    );
\Filter_Read_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \Filter_Read_cnt[4]_i_2_n_0\,
      I1 => \Filter_Read_cnt_reg[6]\(0),
      I2 => \Filter_Read_cnt_reg[6]\(1),
      I3 => \Filter_Read_cnt_reg[6]\(2),
      O => \present_state_reg[2]\(2)
    );
\Filter_Read_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \Filter_Read_cnt_reg[6]\(3),
      I1 => \Filter_Read_cnt_reg[6]\(2),
      I2 => \Filter_Read_cnt_reg[6]\(0),
      I3 => \Filter_Read_cnt_reg[6]\(1),
      I4 => \Filter_Read_cnt[4]_i_2_n_0\,
      O => \present_state_reg[2]\(3)
    );
\Filter_Read_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \Filter_Read_cnt[4]_i_2_n_0\,
      I1 => \Filter_Read_cnt_reg[6]\(3),
      I2 => \Filter_Read_cnt_reg[6]\(1),
      I3 => \Filter_Read_cnt_reg[6]\(0),
      I4 => \Filter_Read_cnt_reg[6]\(2),
      I5 => \Filter_Read_cnt_reg[6]\(4),
      O => \present_state_reg[2]\(4)
    );
\Filter_Read_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^present_state_reg[1]_rep\(0),
      I3 => \^co\(0),
      I4 => Q(2),
      I5 => Read_Done_flg,
      O => \Filter_Read_cnt[4]_i_2_n_0\
    );
\Filter_Read_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \Filter_Read_cnt_reg[1]\,
      I1 => \Filter_Read_Row_cnt[3]_i_2_n_0\,
      I2 => Q(2),
      I3 => Read_Done_flg,
      I4 => \Filter_Read_cnt_reg[5]\,
      I5 => \Filter_Read_cnt_reg[6]\(5),
      O => \present_state_reg[2]\(5)
    );
\Filter_Read_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \Filter_Read_cnt_reg[1]\,
      I1 => \Filter_Read_Row_cnt[3]_i_2_n_0\,
      I2 => Q(2),
      I3 => Read_Done_flg,
      I4 => \Filter_Read_cnt_reg[6]\(6),
      I5 => \Filter_Read_cnt_reg[6]_0\,
      O => \present_state_reg[2]\(6)
    );
\Read_Col_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \^read_col_cnt_reg[6]_0\(0),
      O => \Read_Col_cnt[0]_i_1_n_0\
    );
\Read_Col_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \^read_col_cnt_reg[6]_0\(1),
      I2 => \^read_col_cnt_reg[6]_0\(0),
      O => \Read_Col_cnt[1]_i_1_n_0\
    );
\Read_Col_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \^read_col_cnt_reg[6]_0\(0),
      I2 => \^read_col_cnt_reg[6]_0\(1),
      I3 => \^read_col_cnt_reg[6]_0\(2),
      O => \Read_Col_cnt[2]_i_1_n_0\
    );
\Read_Col_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \^read_col_cnt_reg[6]_0\(1),
      I2 => \^read_col_cnt_reg[6]_0\(0),
      I3 => \^read_col_cnt_reg[6]_0\(2),
      I4 => \Read_Col_cnt_reg_n_0_[3]\,
      O => \Read_Col_cnt[3]_i_1_n_0\
    );
\Read_Col_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \^read_col_cnt_reg[6]_0\(2),
      I2 => \^read_col_cnt_reg[6]_0\(0),
      I3 => \^read_col_cnt_reg[6]_0\(1),
      I4 => \Read_Col_cnt_reg_n_0_[3]\,
      I5 => \Read_Col_cnt_reg_n_0_[4]\,
      O => \Read_Col_cnt[4]_i_1_n_0\
    );
\Read_Col_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \Read_Col_cnt[6]_i_4_n_0\,
      I2 => \Read_Col_cnt_reg_n_0_[5]\,
      O => \Read_Col_cnt[5]_i_1_n_0\
    );
\Read_Col_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^present_state_reg[1]_rep\(0),
      I1 => \^co\(0),
      I2 => \Bram_Temp_Record_reg[0]_0\,
      I3 => \Bram_Read_Filter_reg[10]_i_5_n_0\,
      O => Read_Col_cnt
    );
\Read_Col_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \Read_Col_cnt[6]_i_3_n_0\,
      I1 => \Read_Col_cnt_reg_n_0_[5]\,
      I2 => \Read_Col_cnt[6]_i_4_n_0\,
      I3 => \^read_col_cnt_reg[6]_0\(3),
      O => \Read_Col_cnt[6]_i_2_n_0\
    );
\Read_Col_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
        port map (
      I0 => \^present_state_reg[3]_rep\(0),
      I1 => Read_Done_flg_reg_4,
      I2 => \^co\(0),
      I3 => \^present_state_reg[1]_rep\(0),
      I4 => \Bram_Temp_Record_reg[0]_0\,
      O => \Read_Col_cnt[6]_i_3_n_0\
    );
\Read_Col_cnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \Read_Col_cnt_reg_n_0_[3]\,
      I1 => \^read_col_cnt_reg[6]_0\(1),
      I2 => \^read_col_cnt_reg[6]_0\(0),
      I3 => \^read_col_cnt_reg[6]_0\(2),
      I4 => \Read_Col_cnt_reg_n_0_[4]\,
      O => \Read_Col_cnt[6]_i_4_n_0\
    );
\Read_Col_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[0]_i_1_n_0\,
      Q => \^read_col_cnt_reg[6]_0\(0)
    );
\Read_Col_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[1]_i_1_n_0\,
      Q => \^read_col_cnt_reg[6]_0\(1)
    );
\Read_Col_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[2]_i_1_n_0\,
      Q => \^read_col_cnt_reg[6]_0\(2)
    );
\Read_Col_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[3]_i_1_n_0\,
      Q => \Read_Col_cnt_reg_n_0_[3]\
    );
\Read_Col_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[4]_i_1_n_0\,
      Q => \Read_Col_cnt_reg_n_0_[4]\
    );
\Read_Col_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[5]_i_1_n_0\,
      Q => \Read_Col_cnt_reg_n_0_[5]\
    );
\Read_Col_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Read_Col_cnt,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Col_cnt[6]_i_2_n_0\,
      Q => \^read_col_cnt_reg[6]_0\(3)
    );
Read_Done_flg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Read_Row_flg,
      I1 => \^present_state_reg[3]_rep\(0),
      I2 => Read_Done_flg_reg_4,
      I3 => \^co\(0),
      I4 => \^present_state_reg[1]_rep\(0),
      O => Read_Done_flg0
    );
Read_Done_flg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_1,
      D => Read_Done_flg0,
      Q => Read_Done_flg
    );
\Read_Row_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \^read_row_cnt_reg[6]_0\(0),
      O => p_0_in(0)
    );
\Read_Row_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^read_row_cnt_reg[6]_0\(1),
      I1 => \^read_row_cnt_reg[6]_0\(0),
      I2 => Read_Done_flg,
      O => p_0_in(1)
    );
\Read_Row_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \^read_row_cnt_reg[6]_0\(0),
      I2 => \^read_row_cnt_reg[6]_0\(1),
      I3 => \^read_row_cnt_reg[6]_0\(2),
      O => \Read_Row_cnt[2]_i_1_n_0\
    );
\Read_Row_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \^read_row_cnt_reg[6]_0\(1),
      I2 => \^read_row_cnt_reg[6]_0\(0),
      I3 => \^read_row_cnt_reg[6]_0\(2),
      I4 => Read_Row_cnt_reg(3),
      O => \Read_Row_cnt[3]_i_1_n_0\
    );
\Read_Row_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \^read_row_cnt_reg[6]_0\(2),
      I2 => \^read_row_cnt_reg[6]_0\(0),
      I3 => \^read_row_cnt_reg[6]_0\(1),
      I4 => Read_Row_cnt_reg(3),
      I5 => Read_Row_cnt_reg(4),
      O => \Read_Row_cnt[4]_i_1_n_0\
    );
\Read_Row_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \Read_Row_cnt[6]_i_3_n_0\,
      I1 => Read_Row_cnt_reg(4),
      I2 => Read_Row_cnt_reg(5),
      I3 => Read_Done_flg,
      O => p_0_in(5)
    );
\Read_Row_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \^present_state_reg[3]_rep\(0),
      I2 => Read_Done_flg_reg_4,
      I3 => \^co\(0),
      I4 => \^present_state_reg[1]_rep\(0),
      O => \Read_Row_cnt[6]_i_1_n_0\
    );
\Read_Row_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => Read_Done_flg,
      I1 => \Read_Row_cnt[6]_i_3_n_0\,
      I2 => Read_Row_cnt_reg(5),
      I3 => Read_Row_cnt_reg(4),
      I4 => \^read_row_cnt_reg[6]_0\(3),
      O => \Read_Row_cnt[6]_i_2_n_0\
    );
\Read_Row_cnt[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^read_row_cnt_reg[6]_0\(2),
      I1 => \^read_row_cnt_reg[6]_0\(0),
      I2 => \^read_row_cnt_reg[6]_0\(1),
      I3 => Read_Row_cnt_reg(3),
      O => \Read_Row_cnt[6]_i_3_n_0\
    );
\Read_Row_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => p_0_in(0),
      Q => \^read_row_cnt_reg[6]_0\(0)
    );
\Read_Row_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => p_0_in(1),
      Q => \^read_row_cnt_reg[6]_0\(1)
    );
\Read_Row_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Row_cnt[2]_i_1_n_0\,
      Q => \^read_row_cnt_reg[6]_0\(2)
    );
\Read_Row_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Row_cnt[3]_i_1_n_0\,
      Q => Read_Row_cnt_reg(3)
    );
\Read_Row_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Row_cnt[4]_i_1_n_0\,
      Q => Read_Row_cnt_reg(4)
    );
\Read_Row_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => p_0_in(5),
      Q => Read_Row_cnt_reg(5)
    );
\Read_Row_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Read_Row_cnt[6]_i_1_n_0\,
      CLR => Read_Done_flg_reg_1,
      D => \Read_Row_cnt[6]_i_2_n_0\,
      Q => \^read_row_cnt_reg[6]_0\(3)
    );
Read_Row_flg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Read_Row_flg_carry_n_0,
      CO(2) => Read_Row_flg_carry_n_1,
      CO(1) => Read_Row_flg_carry_n_2,
      CO(0) => Read_Row_flg_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Read_Row_flg_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => \Read_Row_flg_carry__0_0\(2 downto 1),
      S(1) => Read_Row_flg_carry_i_3_n_0,
      S(0) => \Read_Row_flg_carry__0_0\(0)
    );
\Read_Row_flg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Read_Row_flg_carry_n_0,
      CO(3) => \Read_Row_flg_carry__0_n_0\,
      CO(2) => \Read_Row_flg_carry__0_n_1\,
      CO(1) => \Read_Row_flg_carry__0_n_2\,
      CO(0) => \Read_Row_flg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Read_Row_flg_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \Read_Row_flg_carry__1_0\(3 downto 0)
    );
\Read_Row_flg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Row_flg_carry__0_n_0\,
      CO(3) => \NLW_Read_Row_flg_carry__1_CO_UNCONNECTED\(3),
      CO(2) => Read_Row_flg,
      CO(1) => \Read_Row_flg_carry__1_n_2\,
      CO(0) => \Read_Row_flg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Read_Row_flg_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => Read_Done_flg_reg_3(2 downto 0)
    );
Read_Row_flg_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01801001"
    )
        port map (
      I0 => Read_Row_cnt_reg(5),
      I1 => Read_Row_cnt_reg(4),
      I2 => Filter_Read_Col_flg_carry_1,
      I3 => Read_Row_flg_carry_0,
      I4 => Read_Row_cnt_reg(3),
      O => Read_Row_flg_carry_i_3_n_0
    );
Record_Update_flg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Record_Update_flg0_carry_n_0,
      CO(2) => Record_Update_flg0_carry_n_1,
      CO(1) => Record_Update_flg0_carry_n_2,
      CO(0) => Record_Update_flg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Record_Update_flg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => \Record_Update_flg0_carry__0_0\(1 downto 0),
      S(1) => Record_Update_flg0_carry_i_3_n_0,
      S(0) => Record_Update_flg0_carry_i_4_n_0
    );
\Record_Update_flg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Record_Update_flg0_carry_n_0,
      CO(3) => \Record_Update_flg0_carry__0_n_0\,
      CO(2) => \Record_Update_flg0_carry__0_n_1\,
      CO(1) => \Record_Update_flg0_carry__0_n_2\,
      CO(0) => \Record_Update_flg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Record_Update_flg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \Record_Update_flg0_carry__1_0\(3 downto 0)
    );
\Record_Update_flg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Record_Update_flg0_carry__0_n_0\,
      CO(3) => \NLW_Record_Update_flg0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^present_state_reg[1]_rep_0\(0),
      CO(1) => \Record_Update_flg0_carry__1_n_2\,
      CO(0) => \Record_Update_flg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Record_Update_flg0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \Bram_Read_Record_reg[0]_0\(2 downto 0)
    );
Record_Update_flg0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \Filter_Read_Col_cnt_reg_n_0_[5]\,
      I1 => \Filter_Read_Col_cnt_reg_n_0_[4]\,
      I2 => Filter_Read_Col_flg_carry_1,
      I3 => \Filter_Read_Col_cnt_reg_n_0_[3]\,
      O => Record_Update_flg0_carry_i_3_n_0
    );
Record_Update_flg0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30000006"
    )
        port map (
      I0 => present_state(0),
      I1 => \Filter_Read_Col_cnt_reg_n_0_[0]\,
      I2 => \Filter_Read_Col_cnt_reg_n_0_[1]\,
      I3 => Filter_Read_Col_flg_carry_1,
      I4 => \Filter_Read_Col_cnt_reg_n_0_[2]\,
      O => Record_Update_flg0_carry_i_4_n_0
    );
Row_Chg_flg_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Row_Chg_flg_carry_n_0,
      CO(2) => Row_Chg_flg_carry_n_1,
      CO(1) => Row_Chg_flg_carry_n_2,
      CO(0) => Row_Chg_flg_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Row_Chg_flg_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => \Row_Chg_flg_carry__0_0\(2 downto 1),
      S(1) => Row_Chg_flg_carry_i_3_n_0,
      S(0) => \Row_Chg_flg_carry__0_0\(0)
    );
\Row_Chg_flg_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Row_Chg_flg_carry_n_0,
      CO(3) => \Row_Chg_flg_carry__0_n_0\,
      CO(2) => \Row_Chg_flg_carry__0_n_1\,
      CO(1) => \Row_Chg_flg_carry__0_n_2\,
      CO(0) => \Row_Chg_flg_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Row_Chg_flg_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \Row_Chg_flg_carry__1_0\(3 downto 0)
    );
\Row_Chg_flg_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Row_Chg_flg_carry__0_n_0\,
      CO(3) => \NLW_Row_Chg_flg_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^present_state_reg[3]_rep\(0),
      CO(1) => \Row_Chg_flg_carry__1_n_2\,
      CO(0) => \Row_Chg_flg_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Row_Chg_flg_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => Read_Done_flg_reg_2(2 downto 0)
    );
Row_Chg_flg_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08001021"
    )
        port map (
      I0 => \Read_Col_cnt_reg_n_0_[3]\,
      I1 => \Read_Col_cnt_reg_n_0_[4]\,
      I2 => Read_Row_flg_carry_0,
      I3 => Filter_Read_Col_flg_carry_1,
      I4 => \Read_Col_cnt_reg_n_0_[5]\,
      O => Row_Chg_flg_carry_i_3_n_0
    );
\present_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101000FF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Alu_Data_Ready_reg(0),
      I3 => \present_state[0]_i_2_n_0\,
      I4 => Q(2),
      O => \present_state_reg[0]\(0)
    );
\present_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => Alu_Data_Ready,
      I1 => Q(0),
      I2 => \present_state_reg[0]_1\,
      I3 => Read_Done_flg,
      I4 => Q(1),
      I5 => \present_state_reg[0]_2\,
      O => \present_state[0]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_cnn_model_DMA0_MM2S_AXIS is
  port (
    dma0_mm2s_axis_tready : out STD_LOGIC;
    writes_done : out STD_LOGIC;
    axis_dma0_mm2s_wren : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    mst_exec_state_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_cnn_model_DMA0_MM2S_AXIS : entity is "cnn_model_DMA0_MM2S_AXIS";
end base_cnn_top_0_0_cnn_model_DMA0_MM2S_AXIS;

architecture STRUCTURE of base_cnn_top_0_0_cnn_model_DMA0_MM2S_AXIS is
  signal \^dma0_mm2s_axis_tready\ : STD_LOGIC;
  signal \^writes_done\ : STD_LOGIC;
  signal writes_done_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bram_Write_Addr[10]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of writes_done_i_1 : label is "soft_lutpair0";
begin
  dma0_mm2s_axis_tready <= \^dma0_mm2s_axis_tready\;
  writes_done <= \^writes_done\;
\Bram_Write_Addr[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dma0_mm2s_axis_tready\,
      I1 => dma0_mm2s_axis_tvalid,
      O => axis_dma0_mm2s_wren
    );
mst_exec_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mst_exec_state_reg_0,
      Q => \^dma0_mm2s_axis_tready\,
      R => \p_0_in__0\
    );
writes_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => resetn,
      I1 => \^dma0_mm2s_axis_tready\,
      I2 => dma0_mm2s_axis_tlast,
      I3 => \^writes_done\,
      I4 => dma0_mm2s_axis_tvalid,
      O => writes_done_i_1_n_0
    );
writes_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => writes_done_i_1_n_0,
      Q => \^writes_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_cnn_model_DMA1_MM2S_AXIS is
  port (
    dma1_mm2s_axis_tready : out STD_LOGIC;
    writes_done_reg_0 : out STD_LOGIC;
    axis_dma1_mm2s_wren : out STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    mst_exec_state_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_cnn_model_DMA1_MM2S_AXIS : entity is "cnn_model_DMA1_MM2S_AXIS";
end base_cnn_top_0_0_cnn_model_DMA1_MM2S_AXIS;

architecture STRUCTURE of base_cnn_top_0_0_cnn_model_DMA1_MM2S_AXIS is
  signal \^dma1_mm2s_axis_tready\ : STD_LOGIC;
  signal \writes_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^writes_done_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of web_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \writes_done_i_1__0\ : label is "soft_lutpair1";
begin
  dma1_mm2s_axis_tready <= \^dma1_mm2s_axis_tready\;
  writes_done_reg_0 <= \^writes_done_reg_0\;
mst_exec_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mst_exec_state_reg_0,
      Q => \^dma1_mm2s_axis_tready\,
      R => \p_0_in__0\
    );
web_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dma1_mm2s_axis_tready\,
      I1 => dma1_mm2s_axis_tvalid,
      O => axis_dma1_mm2s_wren
    );
\writes_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => dma1_mm2s_axis_tlast,
      I1 => \^writes_done_reg_0\,
      I2 => \^dma1_mm2s_axis_tready\,
      I3 => resetn,
      I4 => dma1_mm2s_axis_tvalid,
      O => \writes_done_i_1__0_n_0\
    );
writes_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \writes_done_i_1__0_n_0\,
      Q => \^writes_done_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_cnn_model_S_AXI_lite is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    slv_reg_wren : out STD_LOGIC;
    \slv_reg0_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    axis_debug : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_enb_debug : in STD_LOGIC;
    bram_web_debug : in STD_LOGIC;
    bram_doutb_debug : in STD_LOGIC;
    bram_dinb_debug : in STD_LOGIC;
    \slv_reg2_reg[4]_0\ : in STD_LOGIC;
    bram_ena_debug : in STD_LOGIC;
    bram_wea_debug : in STD_LOGIC;
    bram_dina_debug : in STD_LOGIC;
    \slv_reg2_reg[9]_0\ : in STD_LOGIC;
    data_state_4_debug : in STD_LOGIC;
    data_state_3_debug : in STD_LOGIC;
    data_state_2_debug : in STD_LOGIC;
    data_state_1_debug : in STD_LOGIC;
    data_state_0_debug : in STD_LOGIC;
    weight_state_5_debug : in STD_LOGIC;
    weight_state_4_debug : in STD_LOGIC;
    weight_state_3_debug : in STD_LOGIC;
    weight_state_2_debug : in STD_LOGIC;
    weight_state_1_debug : in STD_LOGIC;
    weight_state_0_debug : in STD_LOGIC;
    layer_6 : in STD_LOGIC;
    layer_5 : in STD_LOGIC;
    layer_4 : in STD_LOGIC;
    layer_3 : in STD_LOGIC;
    layer_2 : in STD_LOGIC;
    layer_1 : in STD_LOGIC;
    layer_0 : in STD_LOGIC;
    \slv_reg2_reg[28]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    reset_ip : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    \present_state[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_cnn_model_S_AXI_lite : entity is "cnn_model_S_AXI_lite";
end base_cnn_top_0_0_cnn_model_S_AXI_lite;

architecture STRUCTURE of base_cnn_top_0_0_cnn_model_S_AXI_lite is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_2_in : STD_LOGIC_VECTOR ( 28 downto 11 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[10]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[11]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[12]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[13]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[14]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[3]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[6]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg1[8]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[9]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[11]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[12]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[13]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[14]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[16]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[17]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[18]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[19]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[20]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[21]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[22]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[24]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[25]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[26]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[27]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[28]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[9]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[29]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[30]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \^slv_reg_wren\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \slv_reg3[29]_i_1\ : label is "soft_lutpair2";
begin
  Q(0) <= \^q\(0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  slv_reg_wren <= \^slv_reg_wren\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => s_axi_wvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \p_0_in__0\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => \p_0_in__0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => \p_0_in__0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \p_0_in__0\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => \p_0_in__0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => \p_0_in__0\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => s_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \p_0_in__0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \p_0_in__0\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \^q\(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => slv_reg0(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => slv_reg0(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => slv_reg0(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => slv_reg0(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => slv_reg0(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => slv_reg0(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => slv_reg0(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => slv_reg0(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => slv_reg0(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => slv_reg0(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => slv_reg0(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => slv_reg0(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => slv_reg0(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => slv_reg0(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => slv_reg0(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => slv_reg0(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => slv_reg0(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => slv_reg0(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => slv_reg0(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => slv_reg0(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => slv_reg0(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => slv_reg0(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => slv_reg0(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => slv_reg0(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => slv_reg0(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => slv_reg0(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => slv_reg0(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => slv_reg0(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s_axi_rdata(0),
      R => \p_0_in__0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s_axi_rdata(10),
      R => \p_0_in__0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s_axi_rdata(11),
      R => \p_0_in__0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s_axi_rdata(12),
      R => \p_0_in__0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s_axi_rdata(13),
      R => \p_0_in__0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s_axi_rdata(14),
      R => \p_0_in__0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s_axi_rdata(15),
      R => \p_0_in__0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s_axi_rdata(16),
      R => \p_0_in__0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s_axi_rdata(17),
      R => \p_0_in__0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s_axi_rdata(18),
      R => \p_0_in__0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s_axi_rdata(19),
      R => \p_0_in__0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s_axi_rdata(1),
      R => \p_0_in__0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s_axi_rdata(20),
      R => \p_0_in__0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s_axi_rdata(21),
      R => \p_0_in__0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s_axi_rdata(22),
      R => \p_0_in__0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s_axi_rdata(23),
      R => \p_0_in__0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s_axi_rdata(24),
      R => \p_0_in__0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s_axi_rdata(25),
      R => \p_0_in__0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s_axi_rdata(26),
      R => \p_0_in__0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s_axi_rdata(27),
      R => \p_0_in__0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s_axi_rdata(28),
      R => \p_0_in__0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s_axi_rdata(29),
      R => \p_0_in__0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s_axi_rdata(2),
      R => \p_0_in__0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s_axi_rdata(30),
      R => \p_0_in__0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s_axi_rdata(31),
      R => \p_0_in__0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s_axi_rdata(3),
      R => \p_0_in__0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s_axi_rdata(4),
      R => \p_0_in__0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s_axi_rdata(5),
      R => \p_0_in__0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s_axi_rdata(6),
      R => \p_0_in__0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s_axi_rdata(7),
      R => \p_0_in__0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s_axi_rdata(8),
      R => \p_0_in__0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s_axi_rdata(9),
      R => \p_0_in__0\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => \p_0_in__0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \p_0_in__0\
    );
\present_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \^q\(0),
      I1 => dma0_mm2s_axis_tlast,
      I2 => \present_state[0]_i_2\(0),
      O => \slv_reg0_reg[0]_0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      O => \^slv_reg_wren\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^slv_reg_wren\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => \p_0_in__0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(10),
      Q => slv_reg0(10),
      R => \p_0_in__0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(11),
      Q => slv_reg0(11),
      R => \p_0_in__0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(12),
      Q => slv_reg0(12),
      R => \p_0_in__0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(13),
      Q => slv_reg0(13),
      R => \p_0_in__0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(14),
      Q => slv_reg0(14),
      R => \p_0_in__0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(15),
      Q => slv_reg0(15),
      R => \p_0_in__0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(16),
      Q => slv_reg0(16),
      R => \p_0_in__0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(17),
      Q => slv_reg0(17),
      R => \p_0_in__0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(18),
      Q => slv_reg0(18),
      R => \p_0_in__0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(19),
      Q => slv_reg0(19),
      R => \p_0_in__0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(1),
      Q => slv_reg0(1),
      R => \p_0_in__0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(20),
      Q => slv_reg0(20),
      R => \p_0_in__0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(21),
      Q => slv_reg0(21),
      R => \p_0_in__0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(22),
      Q => slv_reg0(22),
      R => \p_0_in__0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(23),
      D => s_axi_wdata(23),
      Q => slv_reg0(23),
      R => \p_0_in__0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(24),
      Q => slv_reg0(24),
      R => \p_0_in__0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(25),
      Q => slv_reg0(25),
      R => \p_0_in__0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(26),
      Q => slv_reg0(26),
      R => \p_0_in__0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(27),
      Q => slv_reg0(27),
      R => \p_0_in__0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(28),
      Q => slv_reg0(28),
      R => \p_0_in__0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(29),
      Q => slv_reg0(29),
      R => \p_0_in__0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(2),
      Q => slv_reg0(2),
      R => \p_0_in__0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(30),
      Q => slv_reg0(30),
      R => \p_0_in__0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(31),
      D => s_axi_wdata(31),
      Q => slv_reg0(31),
      R => \p_0_in__0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(3),
      Q => slv_reg0(3),
      R => \p_0_in__0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(4),
      Q => slv_reg0(4),
      R => \p_0_in__0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(5),
      Q => slv_reg0(5),
      R => \p_0_in__0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(6),
      Q => slv_reg0(6),
      R => \p_0_in__0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(7),
      D => s_axi_wdata(7),
      Q => slv_reg0(7),
      R => \p_0_in__0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(8),
      Q => slv_reg0(8),
      R => \p_0_in__0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_1_in(15),
      D => s_axi_wdata(9),
      Q => slv_reg0(9),
      R => \p_0_in__0\
    );
\slv_reg1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => axis_debug(0),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[0]_i_1_n_0\
    );
\slv_reg1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => axis_debug(10),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[10]_i_1_n_0\
    );
\slv_reg1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => axis_debug(11),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[11]_i_1_n_0\
    );
\slv_reg1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => axis_debug(12),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[12]_i_1_n_0\
    );
\slv_reg1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => axis_debug(13),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[13]_i_1_n_0\
    );
\slv_reg1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => axis_debug(14),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[14]_i_1_n_0\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => axis_debug(1),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[1]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => axis_debug(2),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[2]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => axis_debug(3),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[3]_i_1_n_0\
    );
\slv_reg1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => axis_debug(4),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[4]_i_1_n_0\
    );
\slv_reg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => axis_debug(5),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[5]_i_1_n_0\
    );
\slv_reg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => axis_debug(6),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[6]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => axis_debug(7),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[7]_i_2_n_0\
    );
\slv_reg1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => axis_debug(8),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[8]_i_1_n_0\
    );
\slv_reg1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => axis_debug(9),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg1[9]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[0]_i_1_n_0\,
      Q => slv_reg1(0),
      R => \p_0_in__0\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[10]_i_1_n_0\,
      Q => slv_reg1(10),
      R => \p_0_in__0\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[11]_i_1_n_0\,
      Q => slv_reg1(11),
      R => \p_0_in__0\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[12]_i_1_n_0\,
      Q => slv_reg1(12),
      R => \p_0_in__0\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[13]_i_1_n_0\,
      Q => slv_reg1(13),
      R => \p_0_in__0\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[14]_i_1_n_0\,
      Q => slv_reg1(14),
      R => \p_0_in__0\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => slv_reg1(15),
      R => \p_0_in__0\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(16),
      Q => slv_reg1(16),
      R => \p_0_in__0\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(17),
      Q => slv_reg1(17),
      R => \p_0_in__0\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(18),
      Q => slv_reg1(18),
      R => \p_0_in__0\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(19),
      Q => slv_reg1(19),
      R => \p_0_in__0\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[1]_i_1_n_0\,
      Q => slv_reg1(1),
      R => \p_0_in__0\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(20),
      Q => slv_reg1(20),
      R => \p_0_in__0\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(21),
      Q => slv_reg1(21),
      R => \p_0_in__0\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(22),
      Q => slv_reg1(22),
      R => \p_0_in__0\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => p_2_in(23),
      Q => slv_reg1(23),
      R => \p_0_in__0\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_2_in(24),
      Q => slv_reg1(24),
      R => \p_0_in__0\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_2_in(25),
      Q => slv_reg1(25),
      R => \p_0_in__0\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_2_in(26),
      Q => slv_reg1(26),
      R => \p_0_in__0\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_2_in(27),
      Q => slv_reg1(27),
      R => \p_0_in__0\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => p_2_in(28),
      Q => slv_reg1(28),
      R => \p_0_in__0\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => \slv_reg3[29]_i_1_n_0\,
      Q => slv_reg1(29),
      R => \p_0_in__0\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[2]_i_1_n_0\,
      Q => slv_reg1(2),
      R => \p_0_in__0\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => \slv_reg3[30]_i_1_n_0\,
      Q => slv_reg1(30),
      R => \p_0_in__0\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => \slv_reg3[31]_i_2_n_0\,
      Q => slv_reg1(31),
      R => \p_0_in__0\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[3]_i_1_n_0\,
      Q => slv_reg1(3),
      R => \p_0_in__0\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[4]_i_1_n_0\,
      Q => slv_reg1(4),
      R => \p_0_in__0\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[5]_i_1_n_0\,
      Q => slv_reg1(5),
      R => \p_0_in__0\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[6]_i_1_n_0\,
      Q => slv_reg1(6),
      R => \p_0_in__0\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => \slv_reg1[7]_i_2_n_0\,
      Q => slv_reg1(7),
      R => \p_0_in__0\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[8]_i_1_n_0\,
      Q => slv_reg1(8),
      R => \p_0_in__0\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => \slv_reg1[9]_i_1_n_0\,
      Q => slv_reg1(9),
      R => \p_0_in__0\
    );
\slv_reg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => bram_enb_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[0]_i_1_n_0\
    );
\slv_reg2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => data_state_4_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[10]_i_1_n_0\
    );
\slv_reg2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => data_state_3_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[11]_i_1_n_0\
    );
\slv_reg2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => data_state_2_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[12]_i_1_n_0\
    );
\slv_reg2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => data_state_1_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[13]_i_1_n_0\
    );
\slv_reg2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => data_state_0_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[14]_i_1_n_0\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => weight_state_5_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[15]_i_2_n_0\
    );
\slv_reg2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => weight_state_4_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[16]_i_1_n_0\
    );
\slv_reg2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => weight_state_3_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[17]_i_1_n_0\
    );
\slv_reg2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => weight_state_2_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[18]_i_1_n_0\
    );
\slv_reg2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => weight_state_1_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[19]_i_1_n_0\
    );
\slv_reg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => bram_web_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[1]_i_1_n_0\
    );
\slv_reg2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => weight_state_0_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[20]_i_1_n_0\
    );
\slv_reg2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => layer_6,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[21]_i_1_n_0\
    );
\slv_reg2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(22),
      I1 => layer_5,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[22]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => layer_4,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[23]_i_2_n_0\
    );
\slv_reg2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(24),
      I1 => layer_3,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[24]_i_1_n_0\
    );
\slv_reg2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(25),
      I1 => layer_2,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[25]_i_1_n_0\
    );
\slv_reg2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => layer_1,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[26]_i_1_n_0\
    );
\slv_reg2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(27),
      I1 => layer_0,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[27]_i_1_n_0\
    );
\slv_reg2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(28),
      I1 => \slv_reg2_reg[28]_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[28]_i_1_n_0\
    );
\slv_reg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => bram_doutb_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[2]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bram_dinb_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[3]_i_1_n_0\
    );
\slv_reg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \slv_reg2_reg[4]_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[4]_i_1_n_0\
    );
\slv_reg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => bram_ena_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[5]_i_1_n_0\
    );
\slv_reg2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => bram_wea_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[6]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => \^slv_reg_wren\,
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => axis_debug(9),
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[7]_i_2_n_0\
    );
\slv_reg2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => bram_dina_debug,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[8]_i_1_n_0\
    );
\slv_reg2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \slv_reg2_reg[9]_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => \^axi_awready_reg_0\,
      I4 => s_axi_awvalid,
      I5 => s_axi_wvalid,
      O => \slv_reg2[9]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[0]_i_1_n_0\,
      Q => slv_reg2(0),
      R => \p_0_in__0\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[10]_i_1_n_0\,
      Q => slv_reg2(10),
      R => \p_0_in__0\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[11]_i_1_n_0\,
      Q => slv_reg2(11),
      R => \p_0_in__0\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[12]_i_1_n_0\,
      Q => slv_reg2(12),
      R => \p_0_in__0\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[13]_i_1_n_0\,
      Q => slv_reg2(13),
      R => \p_0_in__0\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[14]_i_1_n_0\,
      Q => slv_reg2(14),
      R => \p_0_in__0\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[15]_i_2_n_0\,
      Q => slv_reg2(15),
      R => \p_0_in__0\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[16]_i_1_n_0\,
      Q => slv_reg2(16),
      R => \p_0_in__0\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[17]_i_1_n_0\,
      Q => slv_reg2(17),
      R => \p_0_in__0\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[18]_i_1_n_0\,
      Q => slv_reg2(18),
      R => \p_0_in__0\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[19]_i_1_n_0\,
      Q => slv_reg2(19),
      R => \p_0_in__0\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[1]_i_1_n_0\,
      Q => slv_reg2(1),
      R => \p_0_in__0\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[20]_i_1_n_0\,
      Q => slv_reg2(20),
      R => \p_0_in__0\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[21]_i_1_n_0\,
      Q => slv_reg2(21),
      R => \p_0_in__0\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[22]_i_1_n_0\,
      Q => slv_reg2(22),
      R => \p_0_in__0\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => \slv_reg2[23]_i_2_n_0\,
      Q => slv_reg2(23),
      R => \p_0_in__0\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg2[24]_i_1_n_0\,
      Q => slv_reg2(24),
      R => \p_0_in__0\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg2[25]_i_1_n_0\,
      Q => slv_reg2(25),
      R => \p_0_in__0\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg2[26]_i_1_n_0\,
      Q => slv_reg2(26),
      R => \p_0_in__0\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg2[27]_i_1_n_0\,
      Q => slv_reg2(27),
      R => \p_0_in__0\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg2[28]_i_1_n_0\,
      Q => slv_reg2(28),
      R => \p_0_in__0\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg3[29]_i_1_n_0\,
      Q => slv_reg2(29),
      R => \p_0_in__0\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[2]_i_1_n_0\,
      Q => slv_reg2(2),
      R => \p_0_in__0\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg3[30]_i_1_n_0\,
      Q => slv_reg2(30),
      R => \p_0_in__0\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => \slv_reg3[31]_i_2_n_0\,
      Q => slv_reg2(31),
      R => \p_0_in__0\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[3]_i_1_n_0\,
      Q => slv_reg2(3),
      R => \p_0_in__0\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[4]_i_1_n_0\,
      Q => slv_reg2(4),
      R => \p_0_in__0\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[5]_i_1_n_0\,
      Q => slv_reg2(5),
      R => \p_0_in__0\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[6]_i_1_n_0\,
      Q => slv_reg2(6),
      R => \p_0_in__0\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => \slv_reg2[7]_i_2_n_0\,
      Q => slv_reg2(7),
      R => \p_0_in__0\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[8]_i_1_n_0\,
      Q => slv_reg2(8),
      R => \p_0_in__0\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => \slv_reg2[9]_i_1_n_0\,
      Q => slv_reg2(9),
      R => \p_0_in__0\
    );
\slv_reg3[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(11),
      O => p_2_in(11)
    );
\slv_reg3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(12),
      O => p_2_in(12)
    );
\slv_reg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(13),
      O => p_2_in(13)
    );
\slv_reg3[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(14),
      O => p_2_in(14)
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s_axi_wstrb(1),
      I3 => \^slv_reg_wren\,
      I4 => reset_ip,
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(15),
      O => p_2_in(15)
    );
\slv_reg3[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(16),
      O => p_2_in(16)
    );
\slv_reg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(17),
      O => p_2_in(17)
    );
\slv_reg3[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(18),
      O => p_2_in(18)
    );
\slv_reg3[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(19),
      O => p_2_in(19)
    );
\slv_reg3[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(20),
      O => p_2_in(20)
    );
\slv_reg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(21),
      O => p_2_in(21)
    );
\slv_reg3[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(22),
      O => p_2_in(22)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s_axi_wstrb(2),
      I3 => \^slv_reg_wren\,
      I4 => reset_ip,
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(23),
      O => p_2_in(23)
    );
\slv_reg3[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(24),
      O => p_2_in(24)
    );
\slv_reg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(25),
      O => p_2_in(25)
    );
\slv_reg3[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(26),
      O => p_2_in(26)
    );
\slv_reg3[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(27),
      O => p_2_in(27)
    );
\slv_reg3[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s_axi_awvalid,
      I3 => s_axi_wvalid,
      I4 => s_axi_wdata(28),
      O => p_2_in(28)
    );
\slv_reg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      O => \slv_reg3[29]_i_1_n_0\
    );
\slv_reg3[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wdata(30),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      O => \slv_reg3[30]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s_axi_wstrb(3),
      I3 => \^slv_reg_wren\,
      I4 => reset_ip,
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      O => \slv_reg3[31]_i_2_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => s_axi_wstrb(0),
      I3 => \^slv_reg_wren\,
      I4 => reset_ip,
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(0),
      Q => slv_reg3(0),
      R => \p_0_in__0\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => D(10),
      Q => slv_reg3(10),
      R => \p_0_in__0\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => p_2_in(11),
      Q => slv_reg3(11),
      R => \p_0_in__0\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => p_2_in(12),
      Q => slv_reg3(12),
      R => \p_0_in__0\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => p_2_in(13),
      Q => slv_reg3(13),
      R => \p_0_in__0\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => p_2_in(14),
      Q => slv_reg3(14),
      R => \p_0_in__0\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => slv_reg3(15),
      R => \p_0_in__0\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(16),
      Q => slv_reg3(16),
      R => \p_0_in__0\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(17),
      Q => slv_reg3(17),
      R => \p_0_in__0\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(18),
      Q => slv_reg3(18),
      R => \p_0_in__0\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(19),
      Q => slv_reg3(19),
      R => \p_0_in__0\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(1),
      Q => slv_reg3(1),
      R => \p_0_in__0\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(20),
      Q => slv_reg3(20),
      R => \p_0_in__0\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(21),
      Q => slv_reg3(21),
      R => \p_0_in__0\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(22),
      Q => slv_reg3(22),
      R => \p_0_in__0\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => p_2_in(23),
      Q => slv_reg3(23),
      R => \p_0_in__0\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => p_2_in(24),
      Q => slv_reg3(24),
      R => \p_0_in__0\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => p_2_in(25),
      Q => slv_reg3(25),
      R => \p_0_in__0\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => p_2_in(26),
      Q => slv_reg3(26),
      R => \p_0_in__0\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => p_2_in(27),
      Q => slv_reg3(27),
      R => \p_0_in__0\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => p_2_in(28),
      Q => slv_reg3(28),
      R => \p_0_in__0\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => \slv_reg3[29]_i_1_n_0\,
      Q => slv_reg3(29),
      R => \p_0_in__0\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(2),
      Q => slv_reg3(2),
      R => \p_0_in__0\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => \slv_reg3[30]_i_1_n_0\,
      Q => slv_reg3(30),
      R => \p_0_in__0\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => \slv_reg3[31]_i_2_n_0\,
      Q => slv_reg3(31),
      R => \p_0_in__0\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(3),
      Q => slv_reg3(3),
      R => \p_0_in__0\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(4),
      Q => slv_reg3(4),
      R => \p_0_in__0\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(5),
      Q => slv_reg3(5),
      R => \p_0_in__0\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(6),
      Q => slv_reg3(6),
      R => \p_0_in__0\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => D(7),
      Q => slv_reg3(7),
      R => \p_0_in__0\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => D(8),
      Q => slv_reg3(8),
      R => \p_0_in__0\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => D(9),
      Q => slv_reg3(9),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_compare is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Alu_Data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \count_reg[0]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \dma1_mm2s_axis_tdata[30]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[29]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[24]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[15]\ : out STD_LOGIC;
    dma1_mm2s_axis_tdata_12_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_10_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_9_sp_1 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_dinb_debug_i_53_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Buffer_reg[15][30]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Maxp_ce : in STD_LOGIC;
    bram_dinb_debug_i_13_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Buff_Data_valid : in STD_LOGIC;
    bram_dinb_debug_i_13_1 : in STD_LOGIC;
    bram_dinb_debug_i_7_0 : in STD_LOGIC;
    bram_dinb_debug_i_9_0 : in STD_LOGIC;
    bram_dinb_debug_i_9_1 : in STD_LOGIC;
    bram_dinb_debug_i_13_2 : in STD_LOGIC;
    bram_dinb_debug_i_7_1 : in STD_LOGIC;
    bram_dinb_debug_i_11_0 : in STD_LOGIC;
    bram_dinb_debug_i_8_0 : in STD_LOGIC;
    bram_dinb_debug_i_12_0 : in STD_LOGIC;
    bram_dinb_debug_i_6_0 : in STD_LOGIC;
    bram_dinb_debug_i_12_1 : in STD_LOGIC;
    bram_dinb_debug_i_6_1 : in STD_LOGIC;
    bram_dinb_debug_i_11_1 : in STD_LOGIC;
    bram_dinb_debug_i_8_1 : in STD_LOGIC;
    \Buffer_reg[15][30]_0\ : in STD_LOGIC;
    \Buffer_reg[15][30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \com2_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bram_dinb_debug_i_2 : in STD_LOGIC;
    bram_dinb_debug_i_2_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_compare : entity is "compare";
end base_cnn_top_0_0_compare;

architecture STRUCTURE of base_cnn_top_0_0_compare is
  signal \^alu_data_out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal bram_dinb_debug_i_14_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_15_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_16_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_17_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_18_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_19_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_20_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_21_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_23_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_24_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_25_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_26_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_27_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_28_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_29_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_31_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_33_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_35_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_37_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_39_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_41_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_43_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_45_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_47_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_49_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_51_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_53_n_0 : STD_LOGIC;
  signal bram_dinb_debug_i_55_n_0 : STD_LOGIC;
  signal \com2[30]_i_2_n_0\ : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_10_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_12_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_9_sn_1 : STD_LOGIC;
  signal num_equal_flag : STD_LOGIC;
  signal \num_equal_flag_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_n_1\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_n_2\ : STD_LOGIC;
  signal \num_equal_flag_carry__0_n_3\ : STD_LOGIC;
  signal \num_equal_flag_carry__1_n_2\ : STD_LOGIC;
  signal \num_equal_flag_carry__1_n_3\ : STD_LOGIC;
  signal num_equal_flag_carry_i_1_n_0 : STD_LOGIC;
  signal num_equal_flag_carry_i_2_n_0 : STD_LOGIC;
  signal num_equal_flag_carry_i_3_n_0 : STD_LOGIC;
  signal num_equal_flag_carry_i_4_n_0 : STD_LOGIC;
  signal num_equal_flag_carry_n_0 : STD_LOGIC;
  signal num_equal_flag_carry_n_1 : STD_LOGIC;
  signal num_equal_flag_carry_n_2 : STD_LOGIC;
  signal num_equal_flag_carry_n_3 : STD_LOGIC;
  signal num_val_flag : STD_LOGIC;
  signal \num_val_flag_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__0_n_1\ : STD_LOGIC;
  signal \num_val_flag_carry__0_n_2\ : STD_LOGIC;
  signal \num_val_flag_carry__0_n_3\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__1_n_1\ : STD_LOGIC;
  signal \num_val_flag_carry__1_n_2\ : STD_LOGIC;
  signal \num_val_flag_carry__1_n_3\ : STD_LOGIC;
  signal \num_val_flag_carry__2_n_1\ : STD_LOGIC;
  signal \num_val_flag_carry__2_n_2\ : STD_LOGIC;
  signal \num_val_flag_carry__2_n_3\ : STD_LOGIC;
  signal num_val_flag_carry_i_1_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_2_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_3_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_4_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_5_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_6_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_7_n_0 : STD_LOGIC;
  signal num_val_flag_carry_i_8_n_0 : STD_LOGIC;
  signal num_val_flag_carry_n_0 : STD_LOGIC;
  signal num_val_flag_carry_n_1 : STD_LOGIC;
  signal num_val_flag_carry_n_2 : STD_LOGIC;
  signal num_val_flag_carry_n_3 : STD_LOGIC;
  signal NLW_num_equal_flag_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num_equal_flag_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num_equal_flag_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_num_equal_flag_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_num_val_flag_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num_val_flag_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num_val_flag_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_num_val_flag_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Buffer[15][10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Buffer[15][11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Buffer[15][12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Buffer[15][13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Buffer[15][14]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Buffer[15][15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Buffer[15][16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Buffer[15][17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Buffer[15][18]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Buffer[15][19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Buffer[15][1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Buffer[15][20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Buffer[15][21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Buffer[15][22]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Buffer[15][23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Buffer[15][24]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Buffer[15][25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Buffer[15][26]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Buffer[15][27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Buffer[15][28]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Buffer[15][29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Buffer[15][2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Buffer[15][30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Buffer[15][3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Buffer[15][4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Buffer[15][5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Buffer[15][6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Buffer[15][7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Buffer[15][8]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Buffer[15][9]_i_1\ : label is "soft_lutpair21";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of num_val_flag_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \num_val_flag_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \num_val_flag_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \num_val_flag_carry__2\ : label is 11;
begin
  Alu_Data_out(30 downto 0) <= \^alu_data_out\(30 downto 0);
  dma1_mm2s_axis_tdata_10_sp_1 <= dma1_mm2s_axis_tdata_10_sn_1;
  dma1_mm2s_axis_tdata_12_sp_1 <= dma1_mm2s_axis_tdata_12_sn_1;
  dma1_mm2s_axis_tdata_9_sp_1 <= dma1_mm2s_axis_tdata_9_sn_1;
\Buffer[15][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(0),
      I1 => \Buffer_reg[15][30]\,
      O => D(0)
    );
\Buffer[15][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(10),
      I1 => \Buffer_reg[15][30]\,
      O => D(10)
    );
\Buffer[15][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(11),
      I1 => \Buffer_reg[15][30]\,
      O => D(11)
    );
\Buffer[15][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(12),
      I1 => \Buffer_reg[15][30]\,
      O => D(12)
    );
\Buffer[15][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(13),
      I1 => \Buffer_reg[15][30]\,
      O => D(13)
    );
\Buffer[15][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(14),
      I1 => \Buffer_reg[15][30]\,
      O => D(14)
    );
\Buffer[15][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(15),
      I1 => \Buffer_reg[15][30]\,
      O => D(15)
    );
\Buffer[15][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(16),
      I1 => \Buffer_reg[15][30]\,
      O => D(16)
    );
\Buffer[15][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(17),
      I1 => \Buffer_reg[15][30]\,
      O => D(17)
    );
\Buffer[15][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(18),
      I1 => \Buffer_reg[15][30]\,
      O => D(18)
    );
\Buffer[15][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(19),
      I1 => \Buffer_reg[15][30]\,
      O => D(19)
    );
\Buffer[15][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(1),
      I1 => \Buffer_reg[15][30]\,
      O => D(1)
    );
\Buffer[15][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(20),
      I1 => \Buffer_reg[15][30]\,
      O => D(20)
    );
\Buffer[15][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(21),
      I1 => \Buffer_reg[15][30]\,
      O => D(21)
    );
\Buffer[15][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(22),
      I1 => \Buffer_reg[15][30]\,
      O => D(22)
    );
\Buffer[15][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(23),
      I1 => \Buffer_reg[15][30]\,
      O => D(23)
    );
\Buffer[15][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(24),
      I1 => \Buffer_reg[15][30]\,
      O => D(24)
    );
\Buffer[15][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(25),
      I1 => \Buffer_reg[15][30]\,
      O => D(25)
    );
\Buffer[15][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(26),
      I1 => \Buffer_reg[15][30]\,
      O => D(26)
    );
\Buffer[15][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(27),
      I1 => \Buffer_reg[15][30]\,
      O => D(27)
    );
\Buffer[15][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(28),
      I1 => \Buffer_reg[15][30]\,
      O => D(28)
    );
\Buffer[15][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(29),
      I1 => \Buffer_reg[15][30]\,
      O => D(29)
    );
\Buffer[15][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(2),
      I1 => \Buffer_reg[15][30]\,
      O => D(2)
    );
\Buffer[15][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(30),
      I1 => \Buffer_reg[15][30]\,
      O => D(30)
    );
\Buffer[15][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(3),
      I1 => \Buffer_reg[15][30]\,
      O => D(3)
    );
\Buffer[15][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(4),
      I1 => \Buffer_reg[15][30]\,
      O => D(4)
    );
\Buffer[15][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(5),
      I1 => \Buffer_reg[15][30]\,
      O => D(5)
    );
\Buffer[15][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(6),
      I1 => \Buffer_reg[15][30]\,
      O => D(6)
    );
\Buffer[15][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(7),
      I1 => \Buffer_reg[15][30]\,
      O => D(7)
    );
\Buffer[15][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(8),
      I1 => \Buffer_reg[15][30]\,
      O => D(8)
    );
\Buffer[15][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^alu_data_out\(9),
      I1 => \Buffer_reg[15][30]\,
      O => D(9)
    );
bram_dinb_debug_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_23_n_0,
      I1 => dma1_mm2s_axis_tdata(7),
      I2 => bram_dinb_debug_i_24_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(1),
      O => \dma1_mm2s_axis_tdata[15]\
    );
bram_dinb_debug_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_25_n_0,
      I1 => dma1_mm2s_axis_tdata(5),
      I2 => bram_dinb_debug_i_26_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(3),
      O => dma1_mm2s_axis_tdata_10_sn_1
    );
bram_dinb_debug_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_27_n_0,
      I1 => dma1_mm2s_axis_tdata(13),
      I2 => bram_dinb_debug_i_28_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(9),
      O => \dma1_mm2s_axis_tdata[30]\
    );
bram_dinb_debug_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(4),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_29_n_0,
      I3 => Q(9),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_6_0,
      O => bram_dinb_debug_i_14_n_0
    );
bram_dinb_debug_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(2),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_31_n_0,
      I3 => Q(5),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_6_1,
      O => bram_dinb_debug_i_15_n_0
    );
bram_dinb_debug_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(12),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_33_n_0,
      I3 => Q(29),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_7_0,
      O => bram_dinb_debug_i_16_n_0
    );
bram_dinb_debug_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(8),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_35_n_0,
      I3 => Q(17),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_7_1,
      O => bram_dinb_debug_i_17_n_0
    );
bram_dinb_debug_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(6),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_37_n_0,
      I3 => Q(12),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_8_0,
      O => bram_dinb_debug_i_18_n_0
    );
bram_dinb_debug_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(0),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_39_n_0,
      I3 => Q(0),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_8_1,
      O => bram_dinb_debug_i_19_n_0
    );
bram_dinb_debug_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(11),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_41_n_0,
      I3 => Q(24),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_9_0,
      O => bram_dinb_debug_i_20_n_0
    );
bram_dinb_debug_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(10),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_43_n_0,
      I3 => Q(20),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_9_1,
      O => bram_dinb_debug_i_21_n_0
    );
bram_dinb_debug_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(7),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_45_n_0,
      I3 => Q(15),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_11_0,
      O => bram_dinb_debug_i_23_n_0
    );
bram_dinb_debug_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(1),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_47_n_0,
      I3 => Q(3),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_11_1,
      O => bram_dinb_debug_i_24_n_0
    );
bram_dinb_debug_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(5),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_49_n_0,
      I3 => Q(10),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_12_0,
      O => bram_dinb_debug_i_25_n_0
    );
bram_dinb_debug_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(3),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_51_n_0,
      I3 => Q(6),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_12_1,
      O => bram_dinb_debug_i_26_n_0
    );
bram_dinb_debug_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(13),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_53_n_0,
      I3 => Q(30),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_13_1,
      O => bram_dinb_debug_i_27_n_0
    );
bram_dinb_debug_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => bram_dinb_debug_i_13_0(9),
      I1 => Buff_Data_valid,
      I2 => bram_dinb_debug_i_55_n_0,
      I3 => Q(18),
      I4 => \com2[30]_i_2_n_0\,
      I5 => bram_dinb_debug_i_13_2,
      O => bram_dinb_debug_i_28_n_0
    );
bram_dinb_debug_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(9),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_29_n_0
    );
bram_dinb_debug_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(5),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_31_n_0
    );
bram_dinb_debug_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(29),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_33_n_0
    );
bram_dinb_debug_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(17),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_35_n_0
    );
bram_dinb_debug_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(12),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_37_n_0
    );
bram_dinb_debug_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(0),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_39_n_0
    );
bram_dinb_debug_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(24),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_41_n_0
    );
bram_dinb_debug_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(20),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_43_n_0
    );
bram_dinb_debug_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(15),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_45_n_0
    );
bram_dinb_debug_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(3),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_47_n_0
    );
bram_dinb_debug_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(10),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_49_n_0
    );
bram_dinb_debug_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(6),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_51_n_0
    );
bram_dinb_debug_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(30),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_53_n_0
    );
bram_dinb_debug_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550054FFFFFFFF"
    )
        port map (
      I0 => douta(18),
      I1 => num_val_flag,
      I2 => num_equal_flag,
      I3 => douta(31),
      I4 => Q(31),
      I5 => Maxp_ce,
      O => bram_dinb_debug_i_55_n_0
    );
bram_dinb_debug_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_14_n_0,
      I1 => dma1_mm2s_axis_tdata(4),
      I2 => bram_dinb_debug_i_15_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(2),
      O => dma1_mm2s_axis_tdata_9_sn_1
    );
bram_dinb_debug_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_16_n_0,
      I1 => dma1_mm2s_axis_tdata(12),
      I2 => bram_dinb_debug_i_17_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(8),
      O => \dma1_mm2s_axis_tdata[29]\
    );
bram_dinb_debug_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_18_n_0,
      I1 => dma1_mm2s_axis_tdata(6),
      I2 => bram_dinb_debug_i_19_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(0),
      O => dma1_mm2s_axis_tdata_12_sn_1
    );
bram_dinb_debug_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFFFA00FACCFA"
    )
        port map (
      I0 => bram_dinb_debug_i_20_n_0,
      I1 => dma1_mm2s_axis_tdata(11),
      I2 => bram_dinb_debug_i_21_n_0,
      I3 => bram_dinb_debug_i_2,
      I4 => bram_dinb_debug_i_2_0,
      I5 => dma1_mm2s_axis_tdata(10),
      O => \dma1_mm2s_axis_tdata[24]\
    );
\com2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(0),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(0),
      O => \count_reg[0]\(0)
    );
\com2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(10),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(10),
      O => \count_reg[0]\(10)
    );
\com2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(11),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(11),
      O => \count_reg[0]\(11)
    );
\com2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(12),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(12),
      O => \count_reg[0]\(12)
    );
\com2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(13),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(13),
      O => \count_reg[0]\(13)
    );
\com2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(14),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(14),
      O => \count_reg[0]\(14)
    );
\com2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(15),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(15),
      O => \count_reg[0]\(15)
    );
\com2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(16),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(16),
      O => \count_reg[0]\(16)
    );
\com2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(17),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(17),
      O => \count_reg[0]\(17)
    );
\com2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(18),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(18),
      O => \count_reg[0]\(18)
    );
\com2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(19),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(19),
      O => \count_reg[0]\(19)
    );
\com2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(1),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(1),
      O => \count_reg[0]\(1)
    );
\com2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(20),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(20),
      O => \count_reg[0]\(20)
    );
\com2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(21),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(21),
      O => \count_reg[0]\(21)
    );
\com2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(22),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(22),
      O => \count_reg[0]\(22)
    );
\com2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(23),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(23),
      O => \count_reg[0]\(23)
    );
\com2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(24),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(24),
      O => \count_reg[0]\(24)
    );
\com2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(25),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(25),
      O => \count_reg[0]\(25)
    );
\com2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(26),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(26),
      O => \count_reg[0]\(26)
    );
\com2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(27),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(27),
      O => \count_reg[0]\(27)
    );
\com2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(28),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(28),
      O => \count_reg[0]\(28)
    );
\com2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(29),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(29),
      O => \count_reg[0]\(29)
    );
\com2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(2),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(2),
      O => \count_reg[0]\(2)
    );
\com2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(30),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(30),
      O => \count_reg[0]\(30)
    );
\com2[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF0E"
    )
        port map (
      I0 => num_val_flag,
      I1 => num_equal_flag,
      I2 => douta(31),
      I3 => Q(31),
      O => \com2[30]_i_2_n_0\
    );
\com2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(3),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(3),
      O => \count_reg[0]\(3)
    );
\com2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(4),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(4),
      O => \count_reg[0]\(4)
    );
\com2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(5),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(5),
      O => \count_reg[0]\(5)
    );
\com2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(6),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(6),
      O => \count_reg[0]\(6)
    );
\com2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(7),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(7),
      O => \count_reg[0]\(7)
    );
\com2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(8),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(8),
      O => \count_reg[0]\(8)
    );
\com2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777000"
    )
        port map (
      I0 => \com2_reg[30]\(0),
      I1 => \com2_reg[30]\(1),
      I2 => douta(9),
      I3 => \com2[30]_i_2_n_0\,
      I4 => Q(9),
      O => \count_reg[0]\(9)
    );
\dinb[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(0),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(0),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(0),
      O => \^alu_data_out\(0)
    );
\dinb[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(10),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(10),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(10),
      O => \^alu_data_out\(10)
    );
\dinb[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(11),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(11),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(11),
      O => \^alu_data_out\(11)
    );
\dinb[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(12),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(12),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(12),
      O => \^alu_data_out\(12)
    );
\dinb[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(13),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(13),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(13),
      O => \^alu_data_out\(13)
    );
\dinb[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(14),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(14),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(14),
      O => \^alu_data_out\(14)
    );
\dinb[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(15),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(15),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(15),
      O => \^alu_data_out\(15)
    );
\dinb[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(16),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(16),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(16),
      O => \^alu_data_out\(16)
    );
\dinb[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(17),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(17),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(17),
      O => \^alu_data_out\(17)
    );
\dinb[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(18),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(18),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(18),
      O => \^alu_data_out\(18)
    );
\dinb[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(19),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(19),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(19),
      O => \^alu_data_out\(19)
    );
\dinb[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(1),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(1),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(1),
      O => \^alu_data_out\(1)
    );
\dinb[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(20),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(20),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(20),
      O => \^alu_data_out\(20)
    );
\dinb[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(21),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(21),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(21),
      O => \^alu_data_out\(21)
    );
\dinb[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(22),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(22),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(22),
      O => \^alu_data_out\(22)
    );
\dinb[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(23),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(23),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(23),
      O => \^alu_data_out\(23)
    );
\dinb[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(24),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(24),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(24),
      O => \^alu_data_out\(24)
    );
\dinb[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(25),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(25),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(25),
      O => \^alu_data_out\(25)
    );
\dinb[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(26),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(26),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(26),
      O => \^alu_data_out\(26)
    );
\dinb[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(27),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(27),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(27),
      O => \^alu_data_out\(27)
    );
\dinb[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(28),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(28),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(28),
      O => \^alu_data_out\(28)
    );
\dinb[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(29),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(29),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(29),
      O => \^alu_data_out\(29)
    );
\dinb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(2),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(2),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(2),
      O => \^alu_data_out\(2)
    );
\dinb[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(30),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(30),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(30),
      O => \^alu_data_out\(30)
    );
\dinb[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(3),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(3),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(3),
      O => \^alu_data_out\(3)
    );
\dinb[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(4),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(4),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(4),
      O => \^alu_data_out\(4)
    );
\dinb[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(5),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(5),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(5),
      O => \^alu_data_out\(5)
    );
\dinb[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(6),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(6),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(6),
      O => \^alu_data_out\(6)
    );
\dinb[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(7),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(7),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(7),
      O => \^alu_data_out\(7)
    );
\dinb[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(8),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(8),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(8),
      O => \^alu_data_out\(8)
    );
\dinb[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB080B080"
    )
        port map (
      I0 => douta(9),
      I1 => \com2[30]_i_2_n_0\,
      I2 => Maxp_ce,
      I3 => Q(9),
      I4 => \Buffer_reg[15][30]_0\,
      I5 => \Buffer_reg[15][30]_1\(9),
      O => \^alu_data_out\(9)
    );
num_equal_flag_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => num_equal_flag_carry_n_0,
      CO(2) => num_equal_flag_carry_n_1,
      CO(1) => num_equal_flag_carry_n_2,
      CO(0) => num_equal_flag_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_num_equal_flag_carry_O_UNCONNECTED(3 downto 0),
      S(3) => num_equal_flag_carry_i_1_n_0,
      S(2) => num_equal_flag_carry_i_2_n_0,
      S(1) => num_equal_flag_carry_i_3_n_0,
      S(0) => num_equal_flag_carry_i_4_n_0
    );
\num_equal_flag_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => num_equal_flag_carry_n_0,
      CO(3) => \num_equal_flag_carry__0_n_0\,
      CO(2) => \num_equal_flag_carry__0_n_1\,
      CO(1) => \num_equal_flag_carry__0_n_2\,
      CO(0) => \num_equal_flag_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num_equal_flag_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \num_equal_flag_carry__0_i_1_n_0\,
      S(2) => \num_equal_flag_carry__0_i_2_n_0\,
      S(1) => \num_equal_flag_carry__0_i_3_n_0\,
      S(0) => \num_equal_flag_carry__0_i_4_n_0\
    );
\num_equal_flag_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(22),
      I1 => Q(22),
      I2 => douta(23),
      I3 => Q(23),
      I4 => Q(21),
      I5 => douta(21),
      O => \num_equal_flag_carry__0_i_1_n_0\
    );
\num_equal_flag_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(18),
      I1 => Q(18),
      I2 => douta(19),
      I3 => Q(19),
      I4 => Q(20),
      I5 => douta(20),
      O => \num_equal_flag_carry__0_i_2_n_0\
    );
\num_equal_flag_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(16),
      I1 => Q(16),
      I2 => douta(17),
      I3 => Q(17),
      I4 => Q(15),
      I5 => douta(15),
      O => \num_equal_flag_carry__0_i_3_n_0\
    );
\num_equal_flag_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(12),
      I1 => Q(12),
      I2 => douta(13),
      I3 => Q(13),
      I4 => Q(14),
      I5 => douta(14),
      O => \num_equal_flag_carry__0_i_4_n_0\
    );
\num_equal_flag_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \num_equal_flag_carry__0_n_0\,
      CO(3) => \NLW_num_equal_flag_carry__1_CO_UNCONNECTED\(3),
      CO(2) => num_equal_flag,
      CO(1) => \num_equal_flag_carry__1_n_2\,
      CO(0) => \num_equal_flag_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_num_equal_flag_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => bram_dinb_debug_i_53_0(2 downto 0)
    );
num_equal_flag_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(10),
      I1 => Q(10),
      I2 => douta(11),
      I3 => Q(11),
      I4 => Q(9),
      I5 => douta(9),
      O => num_equal_flag_carry_i_1_n_0
    );
num_equal_flag_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(6),
      I1 => Q(6),
      I2 => douta(7),
      I3 => Q(7),
      I4 => Q(8),
      I5 => douta(8),
      O => num_equal_flag_carry_i_2_n_0
    );
num_equal_flag_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(4),
      I1 => Q(4),
      I2 => douta(5),
      I3 => Q(5),
      I4 => Q(3),
      I5 => douta(3),
      O => num_equal_flag_carry_i_3_n_0
    );
num_equal_flag_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(0),
      I1 => Q(0),
      I2 => douta(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => douta(2),
      O => num_equal_flag_carry_i_4_n_0
    );
num_val_flag_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => num_val_flag_carry_n_0,
      CO(2) => num_val_flag_carry_n_1,
      CO(1) => num_val_flag_carry_n_2,
      CO(0) => num_val_flag_carry_n_3,
      CYINIT => '0',
      DI(3) => num_val_flag_carry_i_1_n_0,
      DI(2) => num_val_flag_carry_i_2_n_0,
      DI(1) => num_val_flag_carry_i_3_n_0,
      DI(0) => num_val_flag_carry_i_4_n_0,
      O(3 downto 0) => NLW_num_val_flag_carry_O_UNCONNECTED(3 downto 0),
      S(3) => num_val_flag_carry_i_5_n_0,
      S(2) => num_val_flag_carry_i_6_n_0,
      S(1) => num_val_flag_carry_i_7_n_0,
      S(0) => num_val_flag_carry_i_8_n_0
    );
\num_val_flag_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => num_val_flag_carry_n_0,
      CO(3) => \num_val_flag_carry__0_n_0\,
      CO(2) => \num_val_flag_carry__0_n_1\,
      CO(1) => \num_val_flag_carry__0_n_2\,
      CO(0) => \num_val_flag_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \num_val_flag_carry__0_i_1_n_0\,
      DI(2) => \num_val_flag_carry__0_i_2_n_0\,
      DI(1) => \num_val_flag_carry__0_i_3_n_0\,
      DI(0) => \num_val_flag_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_num_val_flag_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \num_val_flag_carry__0_i_5_n_0\,
      S(2) => \num_val_flag_carry__0_i_6_n_0\,
      S(1) => \num_val_flag_carry__0_i_7_n_0\,
      S(0) => \num_val_flag_carry__0_i_8_n_0\
    );
\num_val_flag_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(15),
      I1 => Q(15),
      I2 => douta(14),
      I3 => Q(14),
      O => \num_val_flag_carry__0_i_1_n_0\
    );
\num_val_flag_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(13),
      I1 => Q(13),
      I2 => douta(12),
      I3 => Q(12),
      O => \num_val_flag_carry__0_i_2_n_0\
    );
\num_val_flag_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(11),
      I1 => Q(11),
      I2 => douta(10),
      I3 => Q(10),
      O => \num_val_flag_carry__0_i_3_n_0\
    );
\num_val_flag_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(9),
      I1 => Q(9),
      I2 => douta(8),
      I3 => Q(8),
      O => \num_val_flag_carry__0_i_4_n_0\
    );
\num_val_flag_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(15),
      I1 => douta(15),
      I2 => Q(14),
      I3 => douta(14),
      O => \num_val_flag_carry__0_i_5_n_0\
    );
\num_val_flag_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(13),
      I1 => douta(13),
      I2 => Q(12),
      I3 => douta(12),
      O => \num_val_flag_carry__0_i_6_n_0\
    );
\num_val_flag_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => douta(11),
      I2 => Q(10),
      I3 => douta(10),
      O => \num_val_flag_carry__0_i_7_n_0\
    );
\num_val_flag_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(9),
      I1 => douta(9),
      I2 => Q(8),
      I3 => douta(8),
      O => \num_val_flag_carry__0_i_8_n_0\
    );
\num_val_flag_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \num_val_flag_carry__0_n_0\,
      CO(3) => \num_val_flag_carry__1_n_0\,
      CO(2) => \num_val_flag_carry__1_n_1\,
      CO(1) => \num_val_flag_carry__1_n_2\,
      CO(0) => \num_val_flag_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \num_val_flag_carry__1_i_1_n_0\,
      DI(2) => \num_val_flag_carry__1_i_2_n_0\,
      DI(1) => \num_val_flag_carry__1_i_3_n_0\,
      DI(0) => \num_val_flag_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_num_val_flag_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \num_val_flag_carry__1_i_5_n_0\,
      S(2) => \num_val_flag_carry__1_i_6_n_0\,
      S(1) => \num_val_flag_carry__1_i_7_n_0\,
      S(0) => \num_val_flag_carry__1_i_8_n_0\
    );
\num_val_flag_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(23),
      I1 => Q(23),
      I2 => douta(22),
      I3 => Q(22),
      O => \num_val_flag_carry__1_i_1_n_0\
    );
\num_val_flag_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(21),
      I1 => Q(21),
      I2 => douta(20),
      I3 => Q(20),
      O => \num_val_flag_carry__1_i_2_n_0\
    );
\num_val_flag_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(19),
      I1 => Q(19),
      I2 => douta(18),
      I3 => Q(18),
      O => \num_val_flag_carry__1_i_3_n_0\
    );
\num_val_flag_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(17),
      I1 => Q(17),
      I2 => douta(16),
      I3 => Q(16),
      O => \num_val_flag_carry__1_i_4_n_0\
    );
\num_val_flag_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(23),
      I1 => douta(23),
      I2 => Q(22),
      I3 => douta(22),
      O => \num_val_flag_carry__1_i_5_n_0\
    );
\num_val_flag_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(21),
      I1 => douta(21),
      I2 => Q(20),
      I3 => douta(20),
      O => \num_val_flag_carry__1_i_6_n_0\
    );
\num_val_flag_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(19),
      I1 => douta(19),
      I2 => Q(18),
      I3 => douta(18),
      O => \num_val_flag_carry__1_i_7_n_0\
    );
\num_val_flag_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(17),
      I1 => douta(17),
      I2 => Q(16),
      I3 => douta(16),
      O => \num_val_flag_carry__1_i_8_n_0\
    );
\num_val_flag_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \num_val_flag_carry__1_n_0\,
      CO(3) => num_val_flag,
      CO(2) => \num_val_flag_carry__2_n_1\,
      CO(1) => \num_val_flag_carry__2_n_2\,
      CO(0) => \num_val_flag_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_num_val_flag_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
num_val_flag_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(7),
      I1 => Q(7),
      I2 => douta(6),
      I3 => Q(6),
      O => num_val_flag_carry_i_1_n_0
    );
num_val_flag_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(5),
      I1 => Q(5),
      I2 => douta(4),
      I3 => Q(4),
      O => num_val_flag_carry_i_2_n_0
    );
num_val_flag_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(3),
      I1 => Q(3),
      I2 => douta(2),
      I3 => Q(2),
      O => num_val_flag_carry_i_3_n_0
    );
num_val_flag_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(1),
      I1 => Q(1),
      I2 => douta(0),
      I3 => Q(0),
      O => num_val_flag_carry_i_4_n_0
    );
num_val_flag_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => douta(7),
      I2 => Q(6),
      I3 => douta(6),
      O => num_val_flag_carry_i_5_n_0
    );
num_val_flag_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => douta(5),
      I2 => Q(4),
      I3 => douta(4),
      O => num_val_flag_carry_i_6_n_0
    );
num_val_flag_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => douta(3),
      I2 => Q(2),
      I3 => douta(2),
      O => num_val_flag_carry_i_7_n_0
    );
num_val_flag_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => douta(1),
      I2 => Q(0),
      I3 => douta(0),
      O => num_val_flag_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_multiplier is
  port (
    doutb_31_sp_1 : out STD_LOGIC;
    douta_31_sp_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Filter_cnt_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Conv_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_61_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_61_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Addi_Tmp_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Addi_Tmp_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Addi_Tmp_reg[3]\ : in STD_LOGIC;
    \Addi_Tmp_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_multiplier : entity is "multiplier";
end base_cnn_top_0_0_multiplier;

architecture STRUCTURE of base_cnn_top_0_0_multiplier is
  signal \Addi_Tmp[11]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_6_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_7_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_8_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Addi_Tmp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Conv_Data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conv_Weight : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Mult_Res_out0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal douta_31_sn_1 : STD_LOGIC;
  signal doutb_31_sn_1 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_num_1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_num_10 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_num_2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_num_20 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_num__0_i_20_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_21_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_22_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_22_n_1\ : STD_LOGIC;
  signal \tmp_num__0_i_22_n_2\ : STD_LOGIC;
  signal \tmp_num__0_i_22_n_3\ : STD_LOGIC;
  signal \tmp_num__0_i_23_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_23_n_1\ : STD_LOGIC;
  signal \tmp_num__0_i_23_n_2\ : STD_LOGIC;
  signal \tmp_num__0_i_23_n_3\ : STD_LOGIC;
  signal \tmp_num__0_i_24_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_24_n_1\ : STD_LOGIC;
  signal \tmp_num__0_i_24_n_2\ : STD_LOGIC;
  signal \tmp_num__0_i_24_n_3\ : STD_LOGIC;
  signal \tmp_num__0_i_25_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_25_n_1\ : STD_LOGIC;
  signal \tmp_num__0_i_25_n_2\ : STD_LOGIC;
  signal \tmp_num__0_i_25_n_3\ : STD_LOGIC;
  signal \tmp_num__0_i_26_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_27_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_28_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_29_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_30_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_31_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_32_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_33_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_34_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_35_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_36_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_37_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_38_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_39_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_40_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_41_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_42_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_43_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_44_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_45_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_46_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_47_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_48_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_49_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_50_n_0\ : STD_LOGIC;
  signal \tmp_num__0_i_51_n_0\ : STD_LOGIC;
  signal \tmp_num__0_n_106\ : STD_LOGIC;
  signal \tmp_num__0_n_107\ : STD_LOGIC;
  signal \tmp_num__0_n_108\ : STD_LOGIC;
  signal \tmp_num__0_n_109\ : STD_LOGIC;
  signal \tmp_num__0_n_110\ : STD_LOGIC;
  signal \tmp_num__0_n_111\ : STD_LOGIC;
  signal \tmp_num__0_n_112\ : STD_LOGIC;
  signal \tmp_num__0_n_113\ : STD_LOGIC;
  signal \tmp_num__0_n_114\ : STD_LOGIC;
  signal \tmp_num__0_n_115\ : STD_LOGIC;
  signal \tmp_num__0_n_116\ : STD_LOGIC;
  signal \tmp_num__0_n_117\ : STD_LOGIC;
  signal \tmp_num__0_n_118\ : STD_LOGIC;
  signal \tmp_num__0_n_119\ : STD_LOGIC;
  signal \tmp_num__0_n_120\ : STD_LOGIC;
  signal \tmp_num__0_n_121\ : STD_LOGIC;
  signal \tmp_num__0_n_122\ : STD_LOGIC;
  signal \tmp_num__0_n_123\ : STD_LOGIC;
  signal \tmp_num__0_n_124\ : STD_LOGIC;
  signal \tmp_num__0_n_125\ : STD_LOGIC;
  signal \tmp_num__0_n_126\ : STD_LOGIC;
  signal \tmp_num__0_n_127\ : STD_LOGIC;
  signal \tmp_num__0_n_128\ : STD_LOGIC;
  signal \tmp_num__0_n_129\ : STD_LOGIC;
  signal \tmp_num__0_n_130\ : STD_LOGIC;
  signal \tmp_num__0_n_131\ : STD_LOGIC;
  signal \tmp_num__0_n_132\ : STD_LOGIC;
  signal \tmp_num__0_n_133\ : STD_LOGIC;
  signal \tmp_num__0_n_134\ : STD_LOGIC;
  signal \tmp_num__0_n_135\ : STD_LOGIC;
  signal \tmp_num__0_n_136\ : STD_LOGIC;
  signal \tmp_num__0_n_137\ : STD_LOGIC;
  signal \tmp_num__0_n_138\ : STD_LOGIC;
  signal \tmp_num__0_n_139\ : STD_LOGIC;
  signal \tmp_num__0_n_140\ : STD_LOGIC;
  signal \tmp_num__0_n_141\ : STD_LOGIC;
  signal \tmp_num__0_n_142\ : STD_LOGIC;
  signal \tmp_num__0_n_143\ : STD_LOGIC;
  signal \tmp_num__0_n_144\ : STD_LOGIC;
  signal \tmp_num__0_n_145\ : STD_LOGIC;
  signal \tmp_num__0_n_146\ : STD_LOGIC;
  signal \tmp_num__0_n_147\ : STD_LOGIC;
  signal \tmp_num__0_n_148\ : STD_LOGIC;
  signal \tmp_num__0_n_149\ : STD_LOGIC;
  signal \tmp_num__0_n_150\ : STD_LOGIC;
  signal \tmp_num__0_n_151\ : STD_LOGIC;
  signal \tmp_num__0_n_152\ : STD_LOGIC;
  signal \tmp_num__0_n_153\ : STD_LOGIC;
  signal \tmp_num__0_n_58\ : STD_LOGIC;
  signal \tmp_num__0_n_59\ : STD_LOGIC;
  signal \tmp_num__0_n_60\ : STD_LOGIC;
  signal \tmp_num__0_n_61\ : STD_LOGIC;
  signal \tmp_num__0_n_62\ : STD_LOGIC;
  signal \tmp_num__0_n_63\ : STD_LOGIC;
  signal \tmp_num__0_n_64\ : STD_LOGIC;
  signal \tmp_num__0_n_65\ : STD_LOGIC;
  signal \tmp_num__0_n_66\ : STD_LOGIC;
  signal \tmp_num__0_n_67\ : STD_LOGIC;
  signal \tmp_num__0_n_68\ : STD_LOGIC;
  signal \tmp_num__0_n_69\ : STD_LOGIC;
  signal \tmp_num__0_n_70\ : STD_LOGIC;
  signal \tmp_num__0_n_71\ : STD_LOGIC;
  signal \tmp_num__0_n_72\ : STD_LOGIC;
  signal \tmp_num__0_n_73\ : STD_LOGIC;
  signal \tmp_num__0_n_74\ : STD_LOGIC;
  signal \tmp_num__0_n_75\ : STD_LOGIC;
  signal \tmp_num__0_n_76\ : STD_LOGIC;
  signal \tmp_num__0_n_77\ : STD_LOGIC;
  signal \tmp_num__0_n_78\ : STD_LOGIC;
  signal \tmp_num__0_n_79\ : STD_LOGIC;
  signal \tmp_num__0_n_80\ : STD_LOGIC;
  signal \tmp_num__0_n_81\ : STD_LOGIC;
  signal \tmp_num__0_n_82\ : STD_LOGIC;
  signal \tmp_num__0_n_83\ : STD_LOGIC;
  signal \tmp_num__0_n_84\ : STD_LOGIC;
  signal \tmp_num__0_n_85\ : STD_LOGIC;
  signal \tmp_num__0_n_86\ : STD_LOGIC;
  signal \tmp_num__0_n_87\ : STD_LOGIC;
  signal \tmp_num__0_n_88\ : STD_LOGIC;
  signal \tmp_num__1_i_100_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_101_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_102_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_103_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_104_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_105_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_106_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_107_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_16_n_2\ : STD_LOGIC;
  signal \tmp_num__1_i_16_n_3\ : STD_LOGIC;
  signal \tmp_num__1_i_17_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_18_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_19_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_19_n_1\ : STD_LOGIC;
  signal \tmp_num__1_i_19_n_2\ : STD_LOGIC;
  signal \tmp_num__1_i_19_n_3\ : STD_LOGIC;
  signal \tmp_num__1_i_20_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_21_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_22_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_23_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_24_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_24_n_1\ : STD_LOGIC;
  signal \tmp_num__1_i_24_n_2\ : STD_LOGIC;
  signal \tmp_num__1_i_24_n_3\ : STD_LOGIC;
  signal \tmp_num__1_i_25_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_26_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_27_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_28_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_29_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_29_n_1\ : STD_LOGIC;
  signal \tmp_num__1_i_29_n_2\ : STD_LOGIC;
  signal \tmp_num__1_i_29_n_3\ : STD_LOGIC;
  signal \tmp_num__1_i_30_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_31_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_32_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_33_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_34_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_35_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_36_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_37_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_38_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_39_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_40_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_41_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_42_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_43_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_44_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_45_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_46_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_47_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_48_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_49_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_50_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_51_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_52_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_53_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_54_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_55_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_56_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_57_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_58_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_59_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_60_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_61_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_62_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_63_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_64_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_65_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_66_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_67_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_68_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_69_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_70_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_71_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_72_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_73_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_74_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_75_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_76_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_77_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_78_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_79_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_80_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_81_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_82_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_83_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_84_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_85_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_86_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_87_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_88_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_89_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_90_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_91_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_92_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_93_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_94_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_95_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_96_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_97_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_98_n_0\ : STD_LOGIC;
  signal \tmp_num__1_i_99_n_0\ : STD_LOGIC;
  signal \tmp_num__2\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \tmp_num_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_num_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_num_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_num_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_num_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_num_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_num_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_num_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_num_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_num_carry__2_n_3\ : STD_LOGIC;
  signal tmp_num_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_num_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_num_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_num_carry_n_0 : STD_LOGIC;
  signal tmp_num_carry_n_1 : STD_LOGIC;
  signal tmp_num_carry_n_2 : STD_LOGIC;
  signal tmp_num_carry_n_3 : STD_LOGIC;
  signal tmp_num_i_100_n_0 : STD_LOGIC;
  signal tmp_num_i_101_n_0 : STD_LOGIC;
  signal tmp_num_i_102_n_0 : STD_LOGIC;
  signal tmp_num_i_103_n_0 : STD_LOGIC;
  signal tmp_num_i_104_n_0 : STD_LOGIC;
  signal tmp_num_i_105_n_0 : STD_LOGIC;
  signal tmp_num_i_106_n_0 : STD_LOGIC;
  signal tmp_num_i_107_n_0 : STD_LOGIC;
  signal tmp_num_i_108_n_0 : STD_LOGIC;
  signal tmp_num_i_109_n_0 : STD_LOGIC;
  signal tmp_num_i_110_n_0 : STD_LOGIC;
  signal tmp_num_i_111_n_0 : STD_LOGIC;
  signal tmp_num_i_112_n_0 : STD_LOGIC;
  signal tmp_num_i_113_n_0 : STD_LOGIC;
  signal tmp_num_i_114_n_0 : STD_LOGIC;
  signal tmp_num_i_115_n_0 : STD_LOGIC;
  signal tmp_num_i_116_n_0 : STD_LOGIC;
  signal tmp_num_i_117_n_0 : STD_LOGIC;
  signal tmp_num_i_118_n_0 : STD_LOGIC;
  signal tmp_num_i_119_n_0 : STD_LOGIC;
  signal tmp_num_i_120_n_0 : STD_LOGIC;
  signal tmp_num_i_121_n_0 : STD_LOGIC;
  signal tmp_num_i_122_n_0 : STD_LOGIC;
  signal tmp_num_i_123_n_0 : STD_LOGIC;
  signal tmp_num_i_124_n_0 : STD_LOGIC;
  signal tmp_num_i_125_n_0 : STD_LOGIC;
  signal tmp_num_i_126_n_0 : STD_LOGIC;
  signal tmp_num_i_127_n_0 : STD_LOGIC;
  signal tmp_num_i_128_n_0 : STD_LOGIC;
  signal tmp_num_i_129_n_0 : STD_LOGIC;
  signal tmp_num_i_130_n_0 : STD_LOGIC;
  signal tmp_num_i_131_n_0 : STD_LOGIC;
  signal tmp_num_i_132_n_0 : STD_LOGIC;
  signal tmp_num_i_133_n_0 : STD_LOGIC;
  signal tmp_num_i_134_n_0 : STD_LOGIC;
  signal tmp_num_i_135_n_0 : STD_LOGIC;
  signal tmp_num_i_136_n_0 : STD_LOGIC;
  signal tmp_num_i_137_n_0 : STD_LOGIC;
  signal tmp_num_i_138_n_0 : STD_LOGIC;
  signal tmp_num_i_139_n_0 : STD_LOGIC;
  signal tmp_num_i_140_n_0 : STD_LOGIC;
  signal tmp_num_i_141_n_0 : STD_LOGIC;
  signal tmp_num_i_142_n_0 : STD_LOGIC;
  signal tmp_num_i_143_n_0 : STD_LOGIC;
  signal tmp_num_i_144_n_0 : STD_LOGIC;
  signal tmp_num_i_145_n_0 : STD_LOGIC;
  signal tmp_num_i_146_n_0 : STD_LOGIC;
  signal tmp_num_i_147_n_0 : STD_LOGIC;
  signal tmp_num_i_148_n_0 : STD_LOGIC;
  signal tmp_num_i_149_n_0 : STD_LOGIC;
  signal tmp_num_i_150_n_0 : STD_LOGIC;
  signal tmp_num_i_151_n_0 : STD_LOGIC;
  signal tmp_num_i_152_n_0 : STD_LOGIC;
  signal tmp_num_i_153_n_0 : STD_LOGIC;
  signal tmp_num_i_154_n_0 : STD_LOGIC;
  signal tmp_num_i_155_n_0 : STD_LOGIC;
  signal tmp_num_i_156_n_0 : STD_LOGIC;
  signal tmp_num_i_157_n_0 : STD_LOGIC;
  signal tmp_num_i_158_n_0 : STD_LOGIC;
  signal tmp_num_i_31_n_0 : STD_LOGIC;
  signal tmp_num_i_31_n_1 : STD_LOGIC;
  signal tmp_num_i_31_n_2 : STD_LOGIC;
  signal tmp_num_i_31_n_3 : STD_LOGIC;
  signal tmp_num_i_33_n_0 : STD_LOGIC;
  signal tmp_num_i_34_n_0 : STD_LOGIC;
  signal tmp_num_i_35_n_0 : STD_LOGIC;
  signal tmp_num_i_35_n_1 : STD_LOGIC;
  signal tmp_num_i_35_n_2 : STD_LOGIC;
  signal tmp_num_i_35_n_3 : STD_LOGIC;
  signal tmp_num_i_36_n_0 : STD_LOGIC;
  signal tmp_num_i_37_n_0 : STD_LOGIC;
  signal tmp_num_i_38_n_0 : STD_LOGIC;
  signal tmp_num_i_39_n_0 : STD_LOGIC;
  signal tmp_num_i_40_n_0 : STD_LOGIC;
  signal tmp_num_i_40_n_1 : STD_LOGIC;
  signal tmp_num_i_40_n_2 : STD_LOGIC;
  signal tmp_num_i_40_n_3 : STD_LOGIC;
  signal tmp_num_i_41_n_0 : STD_LOGIC;
  signal tmp_num_i_42_n_0 : STD_LOGIC;
  signal tmp_num_i_43_n_0 : STD_LOGIC;
  signal tmp_num_i_44_n_0 : STD_LOGIC;
  signal tmp_num_i_45_n_0 : STD_LOGIC;
  signal tmp_num_i_46_n_0 : STD_LOGIC;
  signal tmp_num_i_46_n_1 : STD_LOGIC;
  signal tmp_num_i_46_n_2 : STD_LOGIC;
  signal tmp_num_i_46_n_3 : STD_LOGIC;
  signal tmp_num_i_47_n_0 : STD_LOGIC;
  signal tmp_num_i_48_n_0 : STD_LOGIC;
  signal tmp_num_i_49_n_0 : STD_LOGIC;
  signal tmp_num_i_50_n_0 : STD_LOGIC;
  signal tmp_num_i_51_n_2 : STD_LOGIC;
  signal tmp_num_i_51_n_3 : STD_LOGIC;
  signal tmp_num_i_53_n_0 : STD_LOGIC;
  signal tmp_num_i_54_n_0 : STD_LOGIC;
  signal tmp_num_i_54_n_1 : STD_LOGIC;
  signal tmp_num_i_54_n_2 : STD_LOGIC;
  signal tmp_num_i_54_n_3 : STD_LOGIC;
  signal tmp_num_i_55_n_0 : STD_LOGIC;
  signal tmp_num_i_55_n_1 : STD_LOGIC;
  signal tmp_num_i_55_n_2 : STD_LOGIC;
  signal tmp_num_i_55_n_3 : STD_LOGIC;
  signal tmp_num_i_56_n_0 : STD_LOGIC;
  signal tmp_num_i_56_n_1 : STD_LOGIC;
  signal tmp_num_i_56_n_2 : STD_LOGIC;
  signal tmp_num_i_56_n_3 : STD_LOGIC;
  signal tmp_num_i_57_n_0 : STD_LOGIC;
  signal tmp_num_i_58_n_0 : STD_LOGIC;
  signal tmp_num_i_59_n_0 : STD_LOGIC;
  signal tmp_num_i_60_n_0 : STD_LOGIC;
  signal tmp_num_i_61_n_0 : STD_LOGIC;
  signal tmp_num_i_62_n_0 : STD_LOGIC;
  signal tmp_num_i_63_n_0 : STD_LOGIC;
  signal tmp_num_i_64_n_0 : STD_LOGIC;
  signal tmp_num_i_65_n_0 : STD_LOGIC;
  signal tmp_num_i_66_n_0 : STD_LOGIC;
  signal tmp_num_i_67_n_0 : STD_LOGIC;
  signal tmp_num_i_68_n_0 : STD_LOGIC;
  signal tmp_num_i_69_n_0 : STD_LOGIC;
  signal tmp_num_i_70_n_0 : STD_LOGIC;
  signal tmp_num_i_71_n_0 : STD_LOGIC;
  signal tmp_num_i_72_n_0 : STD_LOGIC;
  signal tmp_num_i_73_n_0 : STD_LOGIC;
  signal tmp_num_i_74_n_0 : STD_LOGIC;
  signal tmp_num_i_75_n_0 : STD_LOGIC;
  signal tmp_num_i_76_n_0 : STD_LOGIC;
  signal tmp_num_i_77_n_0 : STD_LOGIC;
  signal tmp_num_i_78_n_0 : STD_LOGIC;
  signal tmp_num_i_79_n_0 : STD_LOGIC;
  signal tmp_num_i_80_n_0 : STD_LOGIC;
  signal tmp_num_i_81_n_0 : STD_LOGIC;
  signal tmp_num_i_82_n_0 : STD_LOGIC;
  signal tmp_num_i_83_n_0 : STD_LOGIC;
  signal tmp_num_i_84_n_0 : STD_LOGIC;
  signal tmp_num_i_85_n_0 : STD_LOGIC;
  signal tmp_num_i_86_n_0 : STD_LOGIC;
  signal tmp_num_i_87_n_0 : STD_LOGIC;
  signal tmp_num_i_88_n_0 : STD_LOGIC;
  signal tmp_num_i_89_n_0 : STD_LOGIC;
  signal tmp_num_i_90_n_0 : STD_LOGIC;
  signal tmp_num_i_91_n_0 : STD_LOGIC;
  signal tmp_num_i_92_n_0 : STD_LOGIC;
  signal tmp_num_i_93_n_0 : STD_LOGIC;
  signal tmp_num_i_94_n_0 : STD_LOGIC;
  signal tmp_num_i_95_n_0 : STD_LOGIC;
  signal tmp_num_i_96_n_0 : STD_LOGIC;
  signal tmp_num_i_97_n_0 : STD_LOGIC;
  signal tmp_num_i_98_n_0 : STD_LOGIC;
  signal tmp_num_i_99_n_0 : STD_LOGIC;
  signal tmp_num_n_100 : STD_LOGIC;
  signal tmp_num_n_101 : STD_LOGIC;
  signal tmp_num_n_102 : STD_LOGIC;
  signal tmp_num_n_103 : STD_LOGIC;
  signal tmp_num_n_104 : STD_LOGIC;
  signal tmp_num_n_105 : STD_LOGIC;
  signal tmp_num_n_91 : STD_LOGIC;
  signal tmp_num_n_92 : STD_LOGIC;
  signal tmp_num_n_93 : STD_LOGIC;
  signal tmp_num_n_94 : STD_LOGIC;
  signal tmp_num_n_95 : STD_LOGIC;
  signal tmp_num_n_96 : STD_LOGIC;
  signal tmp_num_n_97 : STD_LOGIC;
  signal tmp_num_n_98 : STD_LOGIC;
  signal tmp_num_n_99 : STD_LOGIC;
  signal \NLW_Addi_Tmp_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addi_Tmp_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Addi_Tmp_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_num_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_num_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_num_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_num_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_num_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_num_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_num__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_num__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_num__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_num__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_num__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_num__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_num__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_num__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal \NLW_tmp_num__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_num__1_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_num__1_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_num_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_num_i_51_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_num_i_51_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[11]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[15]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[19]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[23]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[27]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[31]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[31]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \Addi_Tmp_reg[7]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_num : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_num__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD of \tmp_num__0_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__0_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__0_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__0_i_25\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_num__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute ADDER_THRESHOLD of \tmp_num__1_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__1_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__1_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num__1_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_num_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_31 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_35 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_40 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_46 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_51 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_54 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_55 : label is 35;
  attribute ADDER_THRESHOLD of tmp_num_i_56 : label is 35;
begin
  douta_31_sp_1 <= douta_31_sn_1;
  doutb_31_sp_1 <= doutb_31_sn_1;
\Addi_Tmp[11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(8),
      O => p_0_in_0(8)
    );
\Addi_Tmp[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      O => p_0_in_0(7)
    );
\Addi_Tmp[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      O => p_0_in_0(6)
    );
\Addi_Tmp[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(5),
      O => p_0_in_0(5)
    );
\Addi_Tmp[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(11),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(11),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(11),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_6_n_0\
    );
\Addi_Tmp[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(10),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(10),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(10),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_7_n_0\
    );
\Addi_Tmp[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(9),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(9),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(9),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_8_n_0\
    );
\Addi_Tmp[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(8),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(8),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(8),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_9_n_0\
    );
\Addi_Tmp[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(12),
      O => p_0_in_0(12)
    );
\Addi_Tmp[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(11),
      O => p_0_in_0(11)
    );
\Addi_Tmp[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(10),
      O => p_0_in_0(10)
    );
\Addi_Tmp[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      O => p_0_in_0(9)
    );
\Addi_Tmp[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(15),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(15),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(15),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_6_n_0\
    );
\Addi_Tmp[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(14),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(14),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(14),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_7_n_0\
    );
\Addi_Tmp[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(13),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(13),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(13),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_8_n_0\
    );
\Addi_Tmp[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(12),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(12),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(12),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_9_n_0\
    );
\Addi_Tmp[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(16),
      O => p_0_in_0(16)
    );
\Addi_Tmp[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(15),
      O => p_0_in_0(15)
    );
\Addi_Tmp[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(14),
      O => p_0_in_0(14)
    );
\Addi_Tmp[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(13),
      O => p_0_in_0(13)
    );
\Addi_Tmp[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(19),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(19),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(19),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_6_n_0\
    );
\Addi_Tmp[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(18),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(18),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(18),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_7_n_0\
    );
\Addi_Tmp[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(17),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(17),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(17),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_8_n_0\
    );
\Addi_Tmp[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(16),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(16),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(16),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_9_n_0\
    );
\Addi_Tmp[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(20),
      O => p_0_in_0(20)
    );
\Addi_Tmp[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(19),
      O => p_0_in_0(19)
    );
\Addi_Tmp[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(18),
      O => p_0_in_0(18)
    );
\Addi_Tmp[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(17),
      O => p_0_in_0(17)
    );
\Addi_Tmp[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(23),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(23),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(23),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_6_n_0\
    );
\Addi_Tmp[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(22),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(22),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(22),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_7_n_0\
    );
\Addi_Tmp[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(21),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(21),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(21),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_8_n_0\
    );
\Addi_Tmp[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(20),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(20),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(20),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_9_n_0\
    );
\Addi_Tmp[27]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(24),
      O => p_0_in_0(24)
    );
\Addi_Tmp[27]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(23),
      O => p_0_in_0(23)
    );
\Addi_Tmp[27]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(22),
      O => p_0_in_0(22)
    );
\Addi_Tmp[27]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(21),
      O => p_0_in_0(21)
    );
\Addi_Tmp[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(27),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(27),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(27),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_6_n_0\
    );
\Addi_Tmp[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(26),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(26),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(26),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_7_n_0\
    );
\Addi_Tmp[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(25),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(25),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(25),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_8_n_0\
    );
\Addi_Tmp[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(24),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(24),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(24),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_9_n_0\
    );
\Addi_Tmp[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(31),
      O => p_0_in_0(31)
    );
\Addi_Tmp[31]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(30),
      O => p_0_in_0(30)
    );
\Addi_Tmp[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(29),
      O => p_0_in_0(29)
    );
\Addi_Tmp[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(28),
      O => p_0_in_0(28)
    );
\Addi_Tmp[31]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(27),
      O => p_0_in_0(27)
    );
\Addi_Tmp[31]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(26),
      O => p_0_in_0(26)
    );
\Addi_Tmp[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__2\(25),
      O => p_0_in_0(25)
    );
\Addi_Tmp[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(31),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(31),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(31),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_5_n_0\
    );
\Addi_Tmp[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(30),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(30),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(30),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_6_n_0\
    );
\Addi_Tmp[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(29),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(29),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(29),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_7_n_0\
    );
\Addi_Tmp[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(28),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => \tmp_num__2\(28),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(28),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_8_n_0\
    );
\Addi_Tmp[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(3),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(3),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(3),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_6_n_0\
    );
\Addi_Tmp[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(2),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(2),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(2),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_7_n_0\
    );
\Addi_Tmp[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(1),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(1),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(1),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_8_n_0\
    );
\Addi_Tmp[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D200"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(0),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(0),
      I3 => Conv_ce,
      O => \Addi_Tmp[3]_i_9_n_0\
    );
\Addi_Tmp[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      O => p_0_in_0(0)
    );
\Addi_Tmp[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => p_0_in_0(4)
    );
\Addi_Tmp[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      O => p_0_in_0(3)
    );
\Addi_Tmp[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      O => p_0_in_0(2)
    );
\Addi_Tmp[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in_0(1)
    );
\Addi_Tmp[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(7),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(7),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(7),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_6_n_0\
    );
\Addi_Tmp[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(6),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(6),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(6),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_7_n_0\
    );
\Addi_Tmp[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(5),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(5),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(5),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_8_n_0\
    );
\Addi_Tmp[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD22200000000"
    )
        port map (
      I0 => \Addi_Tmp_reg[31]_0\(4),
      I1 => \Addi_Tmp_reg[3]\,
      I2 => p_1_in(4),
      I3 => \Addi_Tmp_reg[3]_0\,
      I4 => Mult_Res_out0(4),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_9_n_0\
    );
\Addi_Tmp_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[7]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[11]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[11]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[11]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[11]\(3 downto 0),
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \Addi_Tmp[11]_i_6_n_0\,
      S(2) => \Addi_Tmp[11]_i_7_n_0\,
      S(1) => \Addi_Tmp[11]_i_8_n_0\,
      S(0) => \Addi_Tmp[11]_i_9_n_0\
    );
\Addi_Tmp_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[7]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[11]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[11]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[11]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(8 downto 5),
      S(3 downto 0) => p_0_in_0(8 downto 5)
    );
\Addi_Tmp_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[11]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[15]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[15]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[15]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[15]\(3 downto 0),
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \Addi_Tmp[15]_i_6_n_0\,
      S(2) => \Addi_Tmp[15]_i_7_n_0\,
      S(1) => \Addi_Tmp[15]_i_8_n_0\,
      S(0) => \Addi_Tmp[15]_i_9_n_0\
    );
\Addi_Tmp_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[11]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[15]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[15]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[15]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(12 downto 9),
      S(3 downto 0) => p_0_in_0(12 downto 9)
    );
\Addi_Tmp_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[15]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[19]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[19]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[19]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[19]\(3 downto 0),
      O(3 downto 0) => \out\(19 downto 16),
      S(3) => \Addi_Tmp[19]_i_6_n_0\,
      S(2) => \Addi_Tmp[19]_i_7_n_0\,
      S(1) => \Addi_Tmp[19]_i_8_n_0\,
      S(0) => \Addi_Tmp[19]_i_9_n_0\
    );
\Addi_Tmp_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[15]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[19]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[19]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[19]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(16 downto 13),
      S(3 downto 0) => p_0_in_0(16 downto 13)
    );
\Addi_Tmp_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[19]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[23]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[23]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[23]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[23]\(3 downto 0),
      O(3 downto 0) => \out\(23 downto 20),
      S(3) => \Addi_Tmp[23]_i_6_n_0\,
      S(2) => \Addi_Tmp[23]_i_7_n_0\,
      S(1) => \Addi_Tmp[23]_i_8_n_0\,
      S(0) => \Addi_Tmp[23]_i_9_n_0\
    );
\Addi_Tmp_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[19]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[23]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[23]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[23]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(20 downto 17),
      S(3 downto 0) => p_0_in_0(20 downto 17)
    );
\Addi_Tmp_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[23]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[27]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[27]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[27]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[27]\(3 downto 0),
      O(3 downto 0) => \out\(27 downto 24),
      S(3) => \Addi_Tmp[27]_i_6_n_0\,
      S(2) => \Addi_Tmp[27]_i_7_n_0\,
      S(1) => \Addi_Tmp[27]_i_8_n_0\,
      S(0) => \Addi_Tmp[27]_i_9_n_0\
    );
\Addi_Tmp_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[23]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[27]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[27]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[27]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(24 downto 21),
      S(3 downto 0) => p_0_in_0(24 downto 21)
    );
\Addi_Tmp_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Addi_Tmp_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Addi_Tmp_reg[31]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[31]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \Addi_Tmp_reg[31]\(2 downto 0),
      O(3 downto 0) => \out\(31 downto 28),
      S(3) => \Addi_Tmp[31]_i_5_n_0\,
      S(2) => \Addi_Tmp[31]_i_6_n_0\,
      S(1) => \Addi_Tmp[31]_i_7_n_0\,
      S(0) => \Addi_Tmp[31]_i_8_n_0\
    );
\Addi_Tmp_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[31]_i_12_n_0\,
      CO(3 downto 2) => \NLW_Addi_Tmp_reg[31]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Addi_Tmp_reg[31]_i_11_n_2\,
      CO(0) => \Addi_Tmp_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Addi_Tmp_reg[31]_i_11_O_UNCONNECTED\(3),
      O(2 downto 0) => Mult_Res_out0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => p_0_in_0(31 downto 29)
    );
\Addi_Tmp_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[27]_i_10_n_0\,
      CO(3) => \Addi_Tmp_reg[31]_i_12_n_0\,
      CO(2) => \Addi_Tmp_reg[31]_i_12_n_1\,
      CO(1) => \Addi_Tmp_reg[31]_i_12_n_2\,
      CO(0) => \Addi_Tmp_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(28 downto 25),
      S(3 downto 0) => p_0_in_0(28 downto 25)
    );
\Addi_Tmp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Addi_Tmp_reg[3]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[3]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[3]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \Addi_Tmp[3]_i_6_n_0\,
      S(2) => \Addi_Tmp[3]_i_7_n_0\,
      S(1) => \Addi_Tmp[3]_i_8_n_0\,
      S(0) => \Addi_Tmp[3]_i_9_n_0\
    );
\Addi_Tmp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Addi_Tmp_reg[3]_i_1_n_0\,
      CO(3) => \Addi_Tmp_reg[7]_i_1_n_0\,
      CO(2) => \Addi_Tmp_reg[7]_i_1_n_1\,
      CO(1) => \Addi_Tmp_reg[7]_i_1_n_2\,
      CO(0) => \Addi_Tmp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Addi_Tmp_reg[7]\(3 downto 0),
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \Addi_Tmp[7]_i_6_n_0\,
      S(2) => \Addi_Tmp[7]_i_7_n_0\,
      S(1) => \Addi_Tmp[7]_i_8_n_0\,
      S(0) => \Addi_Tmp[7]_i_9_n_0\
    );
\Addi_Tmp_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Addi_Tmp_reg[7]_i_10_n_0\,
      CO(2) => \Addi_Tmp_reg[7]_i_10_n_1\,
      CO(1) => \Addi_Tmp_reg[7]_i_10_n_2\,
      CO(0) => \Addi_Tmp_reg[7]_i_10_n_3\,
      CYINIT => p_0_in_0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mult_Res_out0(4 downto 1),
      S(3 downto 0) => p_0_in_0(4 downto 1)
    );
tmp_num: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => tmp_num_1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_num_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_num_2(14),
      B(16) => tmp_num_2(14),
      B(15) => tmp_num_2(14),
      B(14 downto 1) => tmp_num_2(14 downto 1),
      B(0) => Conv_Weight(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_num_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_num_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_num_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_num_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_num_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_num_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_num_n_91,
      P(13) => tmp_num_n_92,
      P(12) => tmp_num_n_93,
      P(11) => tmp_num_n_94,
      P(10) => tmp_num_n_95,
      P(9) => tmp_num_n_96,
      P(8) => tmp_num_n_97,
      P(7) => tmp_num_n_98,
      P(6) => tmp_num_n_99,
      P(5) => tmp_num_n_100,
      P(4) => tmp_num_n_101,
      P(3) => tmp_num_n_102,
      P(2) => tmp_num_n_103,
      P(1) => tmp_num_n_104,
      P(0) => tmp_num_n_105,
      PATTERNBDETECT => NLW_tmp_num_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_num_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_num_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_num_UNDERFLOW_UNCONNECTED
    );
\tmp_num__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => tmp_num_1(16 downto 1),
      A(0) => Conv_Data(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_num__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 1) => tmp_num_2(16 downto 1),
      B(0) => Conv_Weight(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_num__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_num__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_num__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_num__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_num__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_num__0_n_58\,
      P(46) => \tmp_num__0_n_59\,
      P(45) => \tmp_num__0_n_60\,
      P(44) => \tmp_num__0_n_61\,
      P(43) => \tmp_num__0_n_62\,
      P(42) => \tmp_num__0_n_63\,
      P(41) => \tmp_num__0_n_64\,
      P(40) => \tmp_num__0_n_65\,
      P(39) => \tmp_num__0_n_66\,
      P(38) => \tmp_num__0_n_67\,
      P(37) => \tmp_num__0_n_68\,
      P(36) => \tmp_num__0_n_69\,
      P(35) => \tmp_num__0_n_70\,
      P(34) => \tmp_num__0_n_71\,
      P(33) => \tmp_num__0_n_72\,
      P(32) => \tmp_num__0_n_73\,
      P(31) => \tmp_num__0_n_74\,
      P(30) => \tmp_num__0_n_75\,
      P(29) => \tmp_num__0_n_76\,
      P(28) => \tmp_num__0_n_77\,
      P(27) => \tmp_num__0_n_78\,
      P(26) => \tmp_num__0_n_79\,
      P(25) => \tmp_num__0_n_80\,
      P(24) => \tmp_num__0_n_81\,
      P(23) => \tmp_num__0_n_82\,
      P(22) => \tmp_num__0_n_83\,
      P(21) => \tmp_num__0_n_84\,
      P(20) => \tmp_num__0_n_85\,
      P(19) => \tmp_num__0_n_86\,
      P(18) => \tmp_num__0_n_87\,
      P(17) => \tmp_num__0_n_88\,
      P(16 downto 0) => p_1_in(16 downto 0),
      PATTERNBDETECT => \NLW_tmp_num__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_num__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_num__0_n_106\,
      PCOUT(46) => \tmp_num__0_n_107\,
      PCOUT(45) => \tmp_num__0_n_108\,
      PCOUT(44) => \tmp_num__0_n_109\,
      PCOUT(43) => \tmp_num__0_n_110\,
      PCOUT(42) => \tmp_num__0_n_111\,
      PCOUT(41) => \tmp_num__0_n_112\,
      PCOUT(40) => \tmp_num__0_n_113\,
      PCOUT(39) => \tmp_num__0_n_114\,
      PCOUT(38) => \tmp_num__0_n_115\,
      PCOUT(37) => \tmp_num__0_n_116\,
      PCOUT(36) => \tmp_num__0_n_117\,
      PCOUT(35) => \tmp_num__0_n_118\,
      PCOUT(34) => \tmp_num__0_n_119\,
      PCOUT(33) => \tmp_num__0_n_120\,
      PCOUT(32) => \tmp_num__0_n_121\,
      PCOUT(31) => \tmp_num__0_n_122\,
      PCOUT(30) => \tmp_num__0_n_123\,
      PCOUT(29) => \tmp_num__0_n_124\,
      PCOUT(28) => \tmp_num__0_n_125\,
      PCOUT(27) => \tmp_num__0_n_126\,
      PCOUT(26) => \tmp_num__0_n_127\,
      PCOUT(25) => \tmp_num__0_n_128\,
      PCOUT(24) => \tmp_num__0_n_129\,
      PCOUT(23) => \tmp_num__0_n_130\,
      PCOUT(22) => \tmp_num__0_n_131\,
      PCOUT(21) => \tmp_num__0_n_132\,
      PCOUT(20) => \tmp_num__0_n_133\,
      PCOUT(19) => \tmp_num__0_n_134\,
      PCOUT(18) => \tmp_num__0_n_135\,
      PCOUT(17) => \tmp_num__0_n_136\,
      PCOUT(16) => \tmp_num__0_n_137\,
      PCOUT(15) => \tmp_num__0_n_138\,
      PCOUT(14) => \tmp_num__0_n_139\,
      PCOUT(13) => \tmp_num__0_n_140\,
      PCOUT(12) => \tmp_num__0_n_141\,
      PCOUT(11) => \tmp_num__0_n_142\,
      PCOUT(10) => \tmp_num__0_n_143\,
      PCOUT(9) => \tmp_num__0_n_144\,
      PCOUT(8) => \tmp_num__0_n_145\,
      PCOUT(7) => \tmp_num__0_n_146\,
      PCOUT(6) => \tmp_num__0_n_147\,
      PCOUT(5) => \tmp_num__0_n_148\,
      PCOUT(4) => \tmp_num__0_n_149\,
      PCOUT(3) => \tmp_num__0_n_150\,
      PCOUT(2) => \tmp_num__0_n_151\,
      PCOUT(1) => \tmp_num__0_n_152\,
      PCOUT(0) => \tmp_num__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_num__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_num__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(16),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__0_i_20_n_0\,
      O => tmp_num_2(16)
    );
\tmp_num__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(9),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(9),
      O => tmp_num_1(9)
    );
\tmp_num__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(8),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(8),
      O => tmp_num_1(8)
    );
\tmp_num__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(7),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(7),
      O => tmp_num_1(7)
    );
\tmp_num__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(6),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(6),
      O => tmp_num_1(6)
    );
\tmp_num__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(5),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(5),
      O => tmp_num_1(5)
    );
\tmp_num__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(4),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(4),
      O => tmp_num_1(4)
    );
\tmp_num__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(3),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(3),
      O => tmp_num_1(3)
    );
\tmp_num__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(2),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(2),
      O => tmp_num_1(2)
    );
\tmp_num__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(1),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(1),
      O => tmp_num_1(1)
    );
\tmp_num__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000002"
    )
        port map (
      I0 => Conv_ce,
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(0),
      I5 => douta(0),
      O => Conv_Data(0)
    );
\tmp_num__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(15),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__0_i_21_n_0\,
      O => tmp_num_2(15)
    );
\tmp_num__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__0_i_26_n_0\,
      I1 => \tmp_num__0_i_27_n_0\,
      I2 => doutb(16),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__0_i_20_n_0\
    );
\tmp_num__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => \tmp_num__0_i_28_n_0\,
      I1 => doutb(15),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => \tmp_num__0_i_21_n_0\
    );
\tmp_num__0_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__0_i_23_n_0\,
      CO(3) => \tmp_num__0_i_22_n_0\,
      CO(2) => \tmp_num__0_i_22_n_1\,
      CO(1) => \tmp_num__0_i_22_n_2\,
      CO(0) => \tmp_num__0_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(16 downto 13),
      S(3) => \tmp_num__0_i_29_n_0\,
      S(2) => \tmp_num__0_i_30_n_0\,
      S(1) => \tmp_num__0_i_31_n_0\,
      S(0) => \tmp_num__0_i_32_n_0\
    );
\tmp_num__0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__0_i_24_n_0\,
      CO(3) => \tmp_num__0_i_23_n_0\,
      CO(2) => \tmp_num__0_i_23_n_1\,
      CO(1) => \tmp_num__0_i_23_n_2\,
      CO(0) => \tmp_num__0_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(12 downto 9),
      S(3) => \tmp_num__0_i_33_n_0\,
      S(2) => \tmp_num__0_i_34_n_0\,
      S(1) => \tmp_num__0_i_35_n_0\,
      S(0) => \tmp_num__0_i_36_n_0\
    );
\tmp_num__0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__0_i_25_n_0\,
      CO(3) => \tmp_num__0_i_24_n_0\,
      CO(2) => \tmp_num__0_i_24_n_1\,
      CO(1) => \tmp_num__0_i_24_n_2\,
      CO(0) => \tmp_num__0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(8 downto 5),
      S(3) => \tmp_num__0_i_37_n_0\,
      S(2) => \tmp_num__0_i_38_n_0\,
      S(1) => \tmp_num__0_i_39_n_0\,
      S(0) => \tmp_num__0_i_40_n_0\
    );
\tmp_num__0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_num__0_i_25_n_0\,
      CO(2) => \tmp_num__0_i_25_n_1\,
      CO(1) => \tmp_num__0_i_25_n_2\,
      CO(0) => \tmp_num__0_i_25_n_3\,
      CYINIT => \tmp_num__0_i_41_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(4 downto 1),
      S(3) => \tmp_num__0_i_42_n_0\,
      S(2) => \tmp_num__0_i_43_n_0\,
      S(1) => \tmp_num__0_i_44_n_0\,
      S(0) => \tmp_num__0_i_45_n_0\
    );
\tmp_num__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(16),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(16),
      I5 => \tmp_num__0_i_46_n_0\,
      O => \tmp_num__0_i_26_n_0\
    );
\tmp_num__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(16),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(16),
      I4 => \tmp_num__0_i_47_n_0\,
      I5 => Filter_cnt_reg(2),
      O => \tmp_num__0_i_27_n_0\
    );
\tmp_num__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => \tmp_num__0_i_48_n_0\,
      I1 => tmp_num_i_32_2(15),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(15),
      I5 => \tmp_num__0_i_49_n_0\,
      O => \tmp_num__0_i_28_n_0\
    );
\tmp_num__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(16),
      O => \tmp_num__0_i_29_n_0\
    );
\tmp_num__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(16),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(16),
      O => tmp_num_1(16)
    );
\tmp_num__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(15),
      O => \tmp_num__0_i_30_n_0\
    );
\tmp_num__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(14),
      O => \tmp_num__0_i_31_n_0\
    );
\tmp_num__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(13),
      O => \tmp_num__0_i_32_n_0\
    );
\tmp_num__0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(12),
      O => \tmp_num__0_i_33_n_0\
    );
\tmp_num__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(11),
      O => \tmp_num__0_i_34_n_0\
    );
\tmp_num__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(10),
      O => \tmp_num__0_i_35_n_0\
    );
\tmp_num__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(9),
      O => \tmp_num__0_i_36_n_0\
    );
\tmp_num__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(8),
      O => \tmp_num__0_i_37_n_0\
    );
\tmp_num__0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(7),
      O => \tmp_num__0_i_38_n_0\
    );
\tmp_num__0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(6),
      O => \tmp_num__0_i_39_n_0\
    );
\tmp_num__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(15),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(15),
      O => tmp_num_1(15)
    );
\tmp_num__0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(5),
      O => \tmp_num__0_i_40_n_0\
    );
\tmp_num__0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554FFFFFFFF"
    )
        port map (
      I0 => douta(0),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(2),
      I5 => Conv_ce,
      O => \tmp_num__0_i_41_n_0\
    );
\tmp_num__0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(4),
      O => \tmp_num__0_i_42_n_0\
    );
\tmp_num__0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(3),
      O => \tmp_num__0_i_43_n_0\
    );
\tmp_num__0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(2),
      O => \tmp_num__0_i_44_n_0\
    );
\tmp_num__0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(1),
      O => \tmp_num__0_i_45_n_0\
    );
\tmp_num__0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(16),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(16),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__0_i_46_n_0\
    );
\tmp_num__0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(16),
      I1 => tmp_num_i_62_2(16),
      I2 => Filter_cnt_reg(1),
      I3 => Q(16),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(16),
      O => \tmp_num__0_i_47_n_0\
    );
\tmp_num__0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(15),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(15),
      I5 => \tmp_num__0_i_50_n_0\,
      O => \tmp_num__0_i_48_n_0\
    );
\tmp_num__0_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(15),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(15),
      I3 => Filter_cnt_reg(1),
      I4 => \tmp_num__0_i_51_n_0\,
      O => \tmp_num__0_i_49_n_0\
    );
\tmp_num__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(14),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(14),
      O => tmp_num_1(14)
    );
\tmp_num__0_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(15),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(15),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__0_i_50_n_0\
    );
\tmp_num__0_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(15),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(15),
      I4 => Filter_cnt_reg(2),
      O => \tmp_num__0_i_51_n_0\
    );
\tmp_num__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(13),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(13),
      O => tmp_num_1(13)
    );
\tmp_num__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(12),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(12),
      O => tmp_num_1(12)
    );
\tmp_num__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(11),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(11),
      O => tmp_num_1(11)
    );
\tmp_num__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(10),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(10),
      O => tmp_num_1(10)
    );
\tmp_num__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tmp_num_1(14),
      A(28) => tmp_num_1(14),
      A(27) => tmp_num_1(14),
      A(26) => tmp_num_1(14),
      A(25) => tmp_num_1(14),
      A(24) => tmp_num_1(14),
      A(23) => tmp_num_1(14),
      A(22) => tmp_num_1(14),
      A(21) => tmp_num_1(14),
      A(20) => tmp_num_1(14),
      A(19) => tmp_num_1(14),
      A(18) => tmp_num_1(14),
      A(17) => tmp_num_1(14),
      A(16) => tmp_num_1(14),
      A(15) => tmp_num_1(14),
      A(14 downto 1) => tmp_num_1(14 downto 1),
      A(0) => Conv_Data(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_num__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => tmp_num_2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_num__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_num__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_num__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_num__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp_num__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 15) => \NLW_tmp_num__1_P_UNCONNECTED\(47 downto 15),
      P(14 downto 0) => p_1_in(31 downto 17),
      PATTERNBDETECT => \NLW_tmp_num__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_num__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_num__0_n_106\,
      PCIN(46) => \tmp_num__0_n_107\,
      PCIN(45) => \tmp_num__0_n_108\,
      PCIN(44) => \tmp_num__0_n_109\,
      PCIN(43) => \tmp_num__0_n_110\,
      PCIN(42) => \tmp_num__0_n_111\,
      PCIN(41) => \tmp_num__0_n_112\,
      PCIN(40) => \tmp_num__0_n_113\,
      PCIN(39) => \tmp_num__0_n_114\,
      PCIN(38) => \tmp_num__0_n_115\,
      PCIN(37) => \tmp_num__0_n_116\,
      PCIN(36) => \tmp_num__0_n_117\,
      PCIN(35) => \tmp_num__0_n_118\,
      PCIN(34) => \tmp_num__0_n_119\,
      PCIN(33) => \tmp_num__0_n_120\,
      PCIN(32) => \tmp_num__0_n_121\,
      PCIN(31) => \tmp_num__0_n_122\,
      PCIN(30) => \tmp_num__0_n_123\,
      PCIN(29) => \tmp_num__0_n_124\,
      PCIN(28) => \tmp_num__0_n_125\,
      PCIN(27) => \tmp_num__0_n_126\,
      PCIN(26) => \tmp_num__0_n_127\,
      PCIN(25) => \tmp_num__0_n_128\,
      PCIN(24) => \tmp_num__0_n_129\,
      PCIN(23) => \tmp_num__0_n_130\,
      PCIN(22) => \tmp_num__0_n_131\,
      PCIN(21) => \tmp_num__0_n_132\,
      PCIN(20) => \tmp_num__0_n_133\,
      PCIN(19) => \tmp_num__0_n_134\,
      PCIN(18) => \tmp_num__0_n_135\,
      PCIN(17) => \tmp_num__0_n_136\,
      PCIN(16) => \tmp_num__0_n_137\,
      PCIN(15) => \tmp_num__0_n_138\,
      PCIN(14) => \tmp_num__0_n_139\,
      PCIN(13) => \tmp_num__0_n_140\,
      PCIN(12) => \tmp_num__0_n_141\,
      PCIN(11) => \tmp_num__0_n_142\,
      PCIN(10) => \tmp_num__0_n_143\,
      PCIN(9) => \tmp_num__0_n_144\,
      PCIN(8) => \tmp_num__0_n_145\,
      PCIN(7) => \tmp_num__0_n_146\,
      PCIN(6) => \tmp_num__0_n_147\,
      PCIN(5) => \tmp_num__0_n_148\,
      PCIN(4) => \tmp_num__0_n_149\,
      PCIN(3) => \tmp_num__0_n_150\,
      PCIN(2) => \tmp_num__0_n_151\,
      PCIN(1) => \tmp_num__0_n_152\,
      PCIN(0) => \tmp_num__0_n_153\,
      PCOUT(47 downto 0) => \NLW_tmp_num__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_num__1_UNDERFLOW_UNCONNECTED\
    );
\tmp_num__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_num_20(31),
      I1 => doutb_31_sn_1,
      O => tmp_num_2(31)
    );
\tmp_num__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(22),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_27_n_0\,
      O => tmp_num_2(22)
    );
\tmp_num__1_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(17),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(17),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_100_n_0\
    );
\tmp_num__1_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(17),
      I1 => tmp_num_i_62_2(17),
      I2 => Filter_cnt_reg(1),
      I3 => Q(17),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(17),
      O => \tmp_num__1_i_101_n_0\
    );
\tmp_num__1_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(28),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(28),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_102_n_0\
    );
\tmp_num__1_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(28),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(28),
      I4 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_103_n_0\
    );
\tmp_num__1_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(24),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(24),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_104_n_0\
    );
\tmp_num__1_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(24),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(24),
      I4 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_105_n_0\
    );
\tmp_num__1_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(20),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(20),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_106_n_0\
    );
\tmp_num__1_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(20),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(20),
      I4 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_107_n_0\
    );
\tmp_num__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(21),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_28_n_0\,
      O => tmp_num_2(21)
    );
\tmp_num__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(20),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_30_n_0\,
      O => tmp_num_2(20)
    );
\tmp_num__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(19),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_31_n_0\,
      O => tmp_num_2(19)
    );
\tmp_num__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(18),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_32_n_0\,
      O => tmp_num_2(18)
    );
\tmp_num__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(17),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_33_n_0\,
      O => tmp_num_2(17)
    );
\tmp_num__1_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__1_i_19_n_0\,
      CO(3 downto 2) => \NLW_tmp_num__1_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_num__1_i_16_n_2\,
      CO(0) => \tmp_num__1_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_num__1_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_num_20(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_num__1_i_34_n_0\,
      S(1) => \tmp_num__1_i_35_n_0\,
      S(0) => \tmp_num__1_i_36_n_0\
    );
\tmp_num__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF553055FF55FF55"
    )
        port map (
      I0 => doutb(30),
      I1 => \tmp_num__1_i_37_n_0\,
      I2 => Filter_cnt_reg(2),
      I3 => tmp_num_i_63_n_0,
      I4 => \tmp_num__1_i_38_n_0\,
      I5 => \tmp_num__1_i_39_n_0\,
      O => \tmp_num__1_i_17_n_0\
    );
\tmp_num__1_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_40_n_0\,
      I1 => \tmp_num__1_i_41_n_0\,
      I2 => doutb(29),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_18_n_0\
    );
\tmp_num__1_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__1_i_24_n_0\,
      CO(3) => \tmp_num__1_i_19_n_0\,
      CO(2) => \tmp_num__1_i_19_n_1\,
      CO(1) => \tmp_num__1_i_19_n_2\,
      CO(0) => \tmp_num__1_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(28 downto 25),
      S(3) => \tmp_num__1_i_42_n_0\,
      S(2) => \tmp_num__1_i_43_n_0\,
      S(1) => \tmp_num__1_i_44_n_0\,
      S(0) => \tmp_num__1_i_45_n_0\
    );
\tmp_num__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000001F001F"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => \tmp_num__1_i_17_n_0\,
      I4 => tmp_num_20(30),
      I5 => doutb_31_sn_1,
      O => tmp_num_2(30)
    );
\tmp_num__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => \tmp_num__1_i_46_n_0\,
      I1 => doutb(28),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => \tmp_num__1_i_20_n_0\
    );
\tmp_num__1_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_47_n_0\,
      I1 => \tmp_num__1_i_48_n_0\,
      I2 => doutb(27),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_21_n_0\
    );
\tmp_num__1_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_49_n_0\,
      I1 => \tmp_num__1_i_50_n_0\,
      I2 => doutb(26),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_22_n_0\
    );
\tmp_num__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF553055FF55FF55"
    )
        port map (
      I0 => doutb(25),
      I1 => \tmp_num__1_i_51_n_0\,
      I2 => Filter_cnt_reg(2),
      I3 => tmp_num_i_63_n_0,
      I4 => \tmp_num__1_i_52_n_0\,
      I5 => \tmp_num__1_i_53_n_0\,
      O => \tmp_num__1_i_23_n_0\
    );
\tmp_num__1_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__1_i_29_n_0\,
      CO(3) => \tmp_num__1_i_24_n_0\,
      CO(2) => \tmp_num__1_i_24_n_1\,
      CO(1) => \tmp_num__1_i_24_n_2\,
      CO(0) => \tmp_num__1_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(24 downto 21),
      S(3) => \tmp_num__1_i_54_n_0\,
      S(2) => \tmp_num__1_i_55_n_0\,
      S(1) => \tmp_num__1_i_56_n_0\,
      S(0) => \tmp_num__1_i_57_n_0\
    );
\tmp_num__1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => \tmp_num__1_i_58_n_0\,
      I1 => doutb(24),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => \tmp_num__1_i_25_n_0\
    );
\tmp_num__1_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_59_n_0\,
      I1 => \tmp_num__1_i_60_n_0\,
      I2 => doutb(23),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_26_n_0\
    );
\tmp_num__1_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_61_n_0\,
      I1 => \tmp_num__1_i_62_n_0\,
      I2 => doutb(22),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_27_n_0\
    );
\tmp_num__1_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_63_n_0\,
      I1 => \tmp_num__1_i_64_n_0\,
      I2 => doutb(21),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_28_n_0\
    );
\tmp_num__1_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_31_n_0,
      CO(3) => \tmp_num__1_i_29_n_0\,
      CO(2) => \tmp_num__1_i_29_n_1\,
      CO(1) => \tmp_num__1_i_29_n_2\,
      CO(0) => \tmp_num__1_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(20 downto 17),
      S(3) => \tmp_num__1_i_65_n_0\,
      S(2) => \tmp_num__1_i_66_n_0\,
      S(1) => \tmp_num__1_i_67_n_0\,
      S(0) => \tmp_num__1_i_68_n_0\
    );
\tmp_num__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(29),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_18_n_0\,
      O => tmp_num_2(29)
    );
\tmp_num__1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => \tmp_num__1_i_69_n_0\,
      I1 => doutb(20),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => \tmp_num__1_i_30_n_0\
    );
\tmp_num__1_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_70_n_0\,
      I1 => \tmp_num__1_i_71_n_0\,
      I2 => doutb(19),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_31_n_0\
    );
\tmp_num__1_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_72_n_0\,
      I1 => \tmp_num__1_i_73_n_0\,
      I2 => doutb(18),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_32_n_0\
    );
\tmp_num__1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => \tmp_num__1_i_74_n_0\,
      I1 => \tmp_num__1_i_75_n_0\,
      I2 => doutb(17),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => \tmp_num__1_i_33_n_0\
    );
\tmp_num__1_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => doutb_31_sn_1,
      O => \tmp_num__1_i_34_n_0\
    );
\tmp_num__1_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => \tmp_num__1_i_17_n_0\,
      O => \tmp_num__1_i_35_n_0\
    );
\tmp_num__1_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_18_n_0\,
      O => \tmp_num__1_i_36_n_0\
    );
\tmp_num__1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(30),
      I1 => tmp_num_i_62_2(30),
      I2 => Filter_cnt_reg(1),
      I3 => Q(30),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(30),
      O => \tmp_num__1_i_37_n_0\
    );
\tmp_num__1_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => tmp_num_i_32_2(30),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_32_1(30),
      O => \tmp_num__1_i_38_n_0\
    );
\tmp_num__1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(30),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(30),
      I5 => \tmp_num__1_i_76_n_0\,
      O => \tmp_num__1_i_39_n_0\
    );
\tmp_num__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(28),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_20_n_0\,
      O => tmp_num_2(28)
    );
\tmp_num__1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(29),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(29),
      I5 => \tmp_num__1_i_77_n_0\,
      O => \tmp_num__1_i_40_n_0\
    );
\tmp_num__1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(29),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(29),
      I4 => \tmp_num__1_i_78_n_0\,
      I5 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_41_n_0\
    );
\tmp_num__1_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_20_n_0\,
      O => \tmp_num__1_i_42_n_0\
    );
\tmp_num__1_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_21_n_0\,
      O => \tmp_num__1_i_43_n_0\
    );
\tmp_num__1_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_22_n_0\,
      O => \tmp_num__1_i_44_n_0\
    );
\tmp_num__1_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => \tmp_num__1_i_23_n_0\,
      O => \tmp_num__1_i_45_n_0\
    );
\tmp_num__1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => \tmp_num__1_i_79_n_0\,
      I1 => tmp_num_i_32_2(28),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(28),
      I5 => \tmp_num__1_i_80_n_0\,
      O => \tmp_num__1_i_46_n_0\
    );
\tmp_num__1_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(27),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(27),
      I5 => \tmp_num__1_i_81_n_0\,
      O => \tmp_num__1_i_47_n_0\
    );
\tmp_num__1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(27),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(27),
      I4 => \tmp_num__1_i_82_n_0\,
      I5 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_48_n_0\
    );
\tmp_num__1_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(26),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(26),
      I5 => \tmp_num__1_i_83_n_0\,
      O => \tmp_num__1_i_49_n_0\
    );
\tmp_num__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(27),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_21_n_0\,
      O => tmp_num_2(27)
    );
\tmp_num__1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => \tmp_num__1_i_84_n_0\,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(26),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(26),
      O => \tmp_num__1_i_50_n_0\
    );
\tmp_num__1_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(25),
      I1 => tmp_num_i_62_2(25),
      I2 => Filter_cnt_reg(1),
      I3 => Q(25),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(25),
      O => \tmp_num__1_i_51_n_0\
    );
\tmp_num__1_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => tmp_num_i_32_2(25),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_32_1(25),
      O => \tmp_num__1_i_52_n_0\
    );
\tmp_num__1_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(25),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(25),
      I5 => \tmp_num__1_i_85_n_0\,
      O => \tmp_num__1_i_53_n_0\
    );
\tmp_num__1_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_25_n_0\,
      O => \tmp_num__1_i_54_n_0\
    );
\tmp_num__1_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_26_n_0\,
      O => \tmp_num__1_i_55_n_0\
    );
\tmp_num__1_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_27_n_0\,
      O => \tmp_num__1_i_56_n_0\
    );
\tmp_num__1_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_28_n_0\,
      O => \tmp_num__1_i_57_n_0\
    );
\tmp_num__1_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => \tmp_num__1_i_86_n_0\,
      I1 => tmp_num_i_32_2(24),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(24),
      I5 => \tmp_num__1_i_87_n_0\,
      O => \tmp_num__1_i_58_n_0\
    );
\tmp_num__1_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(23),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(23),
      I5 => \tmp_num__1_i_88_n_0\,
      O => \tmp_num__1_i_59_n_0\
    );
\tmp_num__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(26),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_22_n_0\,
      O => tmp_num_2(26)
    );
\tmp_num__1_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => \tmp_num__1_i_89_n_0\,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(23),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(23),
      O => \tmp_num__1_i_60_n_0\
    );
\tmp_num__1_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(22),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(22),
      I5 => \tmp_num__1_i_90_n_0\,
      O => \tmp_num__1_i_61_n_0\
    );
\tmp_num__1_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(22),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(22),
      I4 => \tmp_num__1_i_91_n_0\,
      I5 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_62_n_0\
    );
\tmp_num__1_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(21),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(21),
      I5 => \tmp_num__1_i_92_n_0\,
      O => \tmp_num__1_i_63_n_0\
    );
\tmp_num__1_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => \tmp_num__1_i_93_n_0\,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(21),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(21),
      O => \tmp_num__1_i_64_n_0\
    );
\tmp_num__1_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_30_n_0\,
      O => \tmp_num__1_i_65_n_0\
    );
\tmp_num__1_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_31_n_0\,
      O => \tmp_num__1_i_66_n_0\
    );
\tmp_num__1_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_32_n_0\,
      O => \tmp_num__1_i_67_n_0\
    );
\tmp_num__1_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__1_i_33_n_0\,
      O => \tmp_num__1_i_68_n_0\
    );
\tmp_num__1_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => \tmp_num__1_i_94_n_0\,
      I1 => tmp_num_i_32_2(20),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(20),
      I5 => \tmp_num__1_i_95_n_0\,
      O => \tmp_num__1_i_69_n_0\
    );
\tmp_num__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000001F001F"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => \tmp_num__1_i_23_n_0\,
      I4 => tmp_num_20(25),
      I5 => doutb_31_sn_1,
      O => tmp_num_2(25)
    );
\tmp_num__1_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(19),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(19),
      I5 => \tmp_num__1_i_96_n_0\,
      O => \tmp_num__1_i_70_n_0\
    );
\tmp_num__1_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => \tmp_num__1_i_97_n_0\,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(19),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(19),
      O => \tmp_num__1_i_71_n_0\
    );
\tmp_num__1_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(18),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(18),
      I5 => \tmp_num__1_i_98_n_0\,
      O => \tmp_num__1_i_72_n_0\
    );
\tmp_num__1_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(18),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(18),
      I4 => \tmp_num__1_i_99_n_0\,
      I5 => Filter_cnt_reg(2),
      O => \tmp_num__1_i_73_n_0\
    );
\tmp_num__1_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(17),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(17),
      I5 => \tmp_num__1_i_100_n_0\,
      O => \tmp_num__1_i_74_n_0\
    );
\tmp_num__1_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => \tmp_num__1_i_101_n_0\,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(17),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(17),
      O => \tmp_num__1_i_75_n_0\
    );
\tmp_num__1_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(30),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(30),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_76_n_0\
    );
\tmp_num__1_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(29),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(29),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_77_n_0\
    );
\tmp_num__1_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(29),
      I1 => tmp_num_i_62_2(29),
      I2 => Filter_cnt_reg(1),
      I3 => Q(29),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(29),
      O => \tmp_num__1_i_78_n_0\
    );
\tmp_num__1_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(28),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(28),
      I5 => \tmp_num__1_i_102_n_0\,
      O => \tmp_num__1_i_79_n_0\
    );
\tmp_num__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(24),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_25_n_0\,
      O => tmp_num_2(24)
    );
\tmp_num__1_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(28),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(28),
      I3 => Filter_cnt_reg(1),
      I4 => \tmp_num__1_i_103_n_0\,
      O => \tmp_num__1_i_80_n_0\
    );
\tmp_num__1_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(27),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(27),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_81_n_0\
    );
\tmp_num__1_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(27),
      I1 => tmp_num_i_62_2(27),
      I2 => Filter_cnt_reg(1),
      I3 => Q(27),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(27),
      O => \tmp_num__1_i_82_n_0\
    );
\tmp_num__1_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(26),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(26),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_83_n_0\
    );
\tmp_num__1_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(26),
      I1 => tmp_num_i_62_2(26),
      I2 => Filter_cnt_reg(1),
      I3 => Q(26),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(26),
      O => \tmp_num__1_i_84_n_0\
    );
\tmp_num__1_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(25),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(25),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_85_n_0\
    );
\tmp_num__1_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(24),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(24),
      I5 => \tmp_num__1_i_104_n_0\,
      O => \tmp_num__1_i_86_n_0\
    );
\tmp_num__1_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(24),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(24),
      I3 => Filter_cnt_reg(1),
      I4 => \tmp_num__1_i_105_n_0\,
      O => \tmp_num__1_i_87_n_0\
    );
\tmp_num__1_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(23),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(23),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_88_n_0\
    );
\tmp_num__1_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(23),
      I1 => tmp_num_i_62_2(23),
      I2 => Filter_cnt_reg(1),
      I3 => Q(23),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(23),
      O => \tmp_num__1_i_89_n_0\
    );
\tmp_num__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(23),
      I1 => doutb_31_sn_1,
      I2 => \tmp_num__1_i_26_n_0\,
      O => tmp_num_2(23)
    );
\tmp_num__1_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(22),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(22),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_90_n_0\
    );
\tmp_num__1_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(22),
      I1 => tmp_num_i_62_2(22),
      I2 => Filter_cnt_reg(1),
      I3 => Q(22),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(22),
      O => \tmp_num__1_i_91_n_0\
    );
\tmp_num__1_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(21),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(21),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_92_n_0\
    );
\tmp_num__1_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(21),
      I1 => tmp_num_i_62_2(21),
      I2 => Filter_cnt_reg(1),
      I3 => Q(21),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(21),
      O => \tmp_num__1_i_93_n_0\
    );
\tmp_num__1_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(20),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(20),
      I5 => \tmp_num__1_i_106_n_0\,
      O => \tmp_num__1_i_94_n_0\
    );
\tmp_num__1_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(20),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(20),
      I3 => Filter_cnt_reg(1),
      I4 => \tmp_num__1_i_107_n_0\,
      O => \tmp_num__1_i_95_n_0\
    );
\tmp_num__1_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(19),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(19),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_96_n_0\
    );
\tmp_num__1_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(19),
      I1 => tmp_num_i_62_2(19),
      I2 => Filter_cnt_reg(1),
      I3 => Q(19),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(19),
      O => \tmp_num__1_i_97_n_0\
    );
\tmp_num__1_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(18),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(18),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => \tmp_num__1_i_98_n_0\
    );
\tmp_num__1_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(18),
      I1 => tmp_num_i_62_2(18),
      I2 => Filter_cnt_reg(1),
      I3 => Q(18),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(18),
      O => \tmp_num__1_i_99_n_0\
    );
tmp_num_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_num_carry_n_0,
      CO(2) => tmp_num_carry_n_1,
      CO(1) => tmp_num_carry_n_2,
      CO(0) => tmp_num_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => \tmp_num__2\(19 downto 16),
      S(3) => tmp_num_carry_i_1_n_0,
      S(2) => tmp_num_carry_i_2_n_0,
      S(1) => tmp_num_carry_i_3_n_0,
      S(0) => p_1_in(16)
    );
\tmp_num_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_carry_n_0,
      CO(3) => \tmp_num_carry__0_n_0\,
      CO(2) => \tmp_num_carry__0_n_1\,
      CO(1) => \tmp_num_carry__0_n_2\,
      CO(0) => \tmp_num_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => \tmp_num__2\(23 downto 20),
      S(3) => \tmp_num_carry__0_i_1_n_0\,
      S(2) => \tmp_num_carry__0_i_2_n_0\,
      S(1) => \tmp_num_carry__0_i_3_n_0\,
      S(0) => \tmp_num_carry__0_i_4_n_0\
    );
\tmp_num_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => tmp_num_n_99,
      O => \tmp_num_carry__0_i_1_n_0\
    );
\tmp_num_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => tmp_num_n_100,
      O => \tmp_num_carry__0_i_2_n_0\
    );
\tmp_num_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => tmp_num_n_101,
      O => \tmp_num_carry__0_i_3_n_0\
    );
\tmp_num_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => tmp_num_n_102,
      O => \tmp_num_carry__0_i_4_n_0\
    );
\tmp_num_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num_carry__0_n_0\,
      CO(3) => \tmp_num_carry__1_n_0\,
      CO(2) => \tmp_num_carry__1_n_1\,
      CO(1) => \tmp_num_carry__1_n_2\,
      CO(0) => \tmp_num_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => \tmp_num__2\(27 downto 24),
      S(3) => \tmp_num_carry__1_i_1_n_0\,
      S(2) => \tmp_num_carry__1_i_2_n_0\,
      S(1) => \tmp_num_carry__1_i_3_n_0\,
      S(0) => \tmp_num_carry__1_i_4_n_0\
    );
\tmp_num_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => tmp_num_n_95,
      O => \tmp_num_carry__1_i_1_n_0\
    );
\tmp_num_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => tmp_num_n_96,
      O => \tmp_num_carry__1_i_2_n_0\
    );
\tmp_num_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => tmp_num_n_97,
      O => \tmp_num_carry__1_i_3_n_0\
    );
\tmp_num_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => tmp_num_n_98,
      O => \tmp_num_carry__1_i_4_n_0\
    );
\tmp_num_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num_carry__1_n_0\,
      CO(3) => \NLW_tmp_num_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_num_carry__2_n_1\,
      CO(1) => \tmp_num_carry__2_n_2\,
      CO(0) => \tmp_num_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(30 downto 28),
      O(3 downto 0) => \tmp_num__2\(31 downto 28),
      S(3) => \tmp_num_carry__2_i_1_n_0\,
      S(2) => \tmp_num_carry__2_i_2_n_0\,
      S(1) => \tmp_num_carry__2_i_3_n_0\,
      S(0) => \tmp_num_carry__2_i_4_n_0\
    );
\tmp_num_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_num_n_91,
      I1 => p_1_in(31),
      O => \tmp_num_carry__2_i_1_n_0\
    );
\tmp_num_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => tmp_num_n_92,
      O => \tmp_num_carry__2_i_2_n_0\
    );
\tmp_num_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => tmp_num_n_93,
      O => \tmp_num_carry__2_i_3_n_0\
    );
\tmp_num_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => tmp_num_n_94,
      O => \tmp_num_carry__2_i_4_n_0\
    );
tmp_num_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => tmp_num_n_103,
      O => tmp_num_carry_i_1_n_0
    );
tmp_num_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => tmp_num_n_104,
      O => tmp_num_carry_i_2_n_0
    );
tmp_num_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => tmp_num_n_105,
      O => tmp_num_carry_i_3_n_0
    );
tmp_num_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(14),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_33_n_0,
      O => tmp_num_2(14)
    );
tmp_num_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000001F001F"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_44_n_0,
      I4 => tmp_num_20(5),
      I5 => doutb_31_sn_1,
      O => tmp_num_2(5)
    );
tmp_num_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => tmp_num_i_145_n_0,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(3),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(3),
      O => tmp_num_i_100_n_0
    );
tmp_num_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(2),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(2),
      I5 => tmp_num_i_146_n_0,
      O => tmp_num_i_101_n_0
    );
tmp_num_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => tmp_num_i_147_n_0,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(2),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(2),
      O => tmp_num_i_102_n_0
    );
tmp_num_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => tmp_num_i_148_n_0,
      I1 => tmp_num_i_32_2(1),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(1),
      I5 => tmp_num_i_149_n_0,
      O => tmp_num_i_103_n_0
    );
tmp_num_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(0),
      I1 => tmp_num_i_62_2(0),
      I2 => Filter_cnt_reg(1),
      I3 => Q(0),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(0),
      O => tmp_num_i_104_n_0
    );
tmp_num_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => tmp_num_i_32_2(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_32_1(0),
      O => tmp_num_i_105_n_0
    );
tmp_num_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(0),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(0),
      I5 => tmp_num_i_150_n_0,
      O => tmp_num_i_106_n_0
    );
tmp_num_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(31),
      O => tmp_num_i_107_n_0
    );
tmp_num_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(30),
      O => tmp_num_i_108_n_0
    );
tmp_num_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(29),
      O => tmp_num_i_109_n_0
    );
tmp_num_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000001F001F"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_45_n_0,
      I4 => tmp_num_20(4),
      I5 => doutb_31_sn_1,
      O => tmp_num_2(4)
    );
tmp_num_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(28),
      O => tmp_num_i_110_n_0
    );
tmp_num_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(27),
      O => tmp_num_i_111_n_0
    );
tmp_num_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(26),
      O => tmp_num_i_112_n_0
    );
tmp_num_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(25),
      O => tmp_num_i_113_n_0
    );
tmp_num_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(24),
      O => tmp_num_i_114_n_0
    );
tmp_num_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(23),
      O => tmp_num_i_115_n_0
    );
tmp_num_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(22),
      O => tmp_num_i_116_n_0
    );
tmp_num_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(21),
      O => tmp_num_i_117_n_0
    );
tmp_num_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(20),
      O => tmp_num_i_118_n_0
    );
tmp_num_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(19),
      O => tmp_num_i_119_n_0
    );
tmp_num_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(3),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_47_n_0,
      O => tmp_num_2(3)
    );
tmp_num_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(18),
      O => tmp_num_i_120_n_0
    );
tmp_num_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      I5 => douta(17),
      O => tmp_num_i_121_n_0
    );
tmp_num_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => Filter_cnt_reg(3),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_61_0(31),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_61_1(31),
      O => tmp_num_i_122_n_0
    );
tmp_num_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(31),
      I1 => tmp_num_i_62_2(31),
      I2 => Filter_cnt_reg(1),
      I3 => Q(31),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(31),
      O => tmp_num_i_123_n_0
    );
tmp_num_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(14),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(14),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_124_n_0
    );
tmp_num_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(14),
      I1 => tmp_num_i_62_2(14),
      I2 => Filter_cnt_reg(1),
      I3 => Q(14),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(14),
      O => tmp_num_i_125_n_0
    );
tmp_num_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(13),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(13),
      I5 => tmp_num_i_151_n_0,
      O => tmp_num_i_126_n_0
    );
tmp_num_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(13),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(13),
      I3 => Filter_cnt_reg(1),
      I4 => tmp_num_i_152_n_0,
      O => tmp_num_i_127_n_0
    );
tmp_num_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(12),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(12),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_128_n_0
    );
tmp_num_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(12),
      I1 => tmp_num_i_62_2(12),
      I2 => Filter_cnt_reg(1),
      I3 => Q(12),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(12),
      O => tmp_num_i_129_n_0
    );
tmp_num_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(2),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_48_n_0,
      O => tmp_num_2(2)
    );
tmp_num_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(11),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(11),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_130_n_0
    );
tmp_num_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(11),
      I1 => tmp_num_i_62_2(11),
      I2 => Filter_cnt_reg(1),
      I3 => Q(11),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(11),
      O => tmp_num_i_131_n_0
    );
tmp_num_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(10),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(10),
      I5 => tmp_num_i_153_n_0,
      O => tmp_num_i_132_n_0
    );
tmp_num_i_133: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(10),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(10),
      I3 => Filter_cnt_reg(1),
      I4 => tmp_num_i_154_n_0,
      O => tmp_num_i_133_n_0
    );
tmp_num_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(9),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(9),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_134_n_0
    );
tmp_num_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(9),
      I1 => tmp_num_i_62_2(9),
      I2 => Filter_cnt_reg(1),
      I3 => Q(9),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(9),
      O => tmp_num_i_135_n_0
    );
tmp_num_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(8),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(8),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_136_n_0
    );
tmp_num_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(8),
      I1 => tmp_num_i_62_2(8),
      I2 => Filter_cnt_reg(1),
      I3 => Q(8),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(8),
      O => tmp_num_i_137_n_0
    );
tmp_num_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(7),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(7),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_138_n_0
    );
tmp_num_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(7),
      I1 => tmp_num_i_62_2(7),
      I2 => Filter_cnt_reg(1),
      I3 => Q(7),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(7),
      O => tmp_num_i_139_n_0
    );
tmp_num_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(1),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_49_n_0,
      O => tmp_num_2(1)
    );
tmp_num_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(6),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(6),
      I5 => tmp_num_i_155_n_0,
      O => tmp_num_i_140_n_0
    );
tmp_num_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(6),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(6),
      I3 => Filter_cnt_reg(1),
      I4 => tmp_num_i_156_n_0,
      O => tmp_num_i_141_n_0
    );
tmp_num_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(5),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(5),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_142_n_0
    );
tmp_num_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(4),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(4),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_143_n_0
    );
tmp_num_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(3),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(3),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_144_n_0
    );
tmp_num_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(3),
      I1 => tmp_num_i_62_2(3),
      I2 => Filter_cnt_reg(1),
      I3 => Q(3),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(3),
      O => tmp_num_i_145_n_0
    );
tmp_num_i_146: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(2),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(2),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_146_n_0
    );
tmp_num_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(2),
      I1 => tmp_num_i_62_2(2),
      I2 => Filter_cnt_reg(1),
      I3 => Q(2),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(2),
      O => tmp_num_i_147_n_0
    );
tmp_num_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(1),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(1),
      I5 => tmp_num_i_157_n_0,
      O => tmp_num_i_148_n_0
    );
tmp_num_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => tmp_num_i_62_1(1),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_62_2(1),
      I3 => Filter_cnt_reg(1),
      I4 => tmp_num_i_158_n_0,
      O => tmp_num_i_149_n_0
    );
tmp_num_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_50_n_0,
      O => Conv_Weight(0)
    );
tmp_num_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(0),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(0),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_150_n_0
    );
tmp_num_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(13),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(13),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_151_n_0
    );
tmp_num_i_152: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(13),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(13),
      I4 => Filter_cnt_reg(2),
      O => tmp_num_i_152_n_0
    );
tmp_num_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(10),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(10),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_153_n_0
    );
tmp_num_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(10),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(10),
      I4 => Filter_cnt_reg(2),
      O => tmp_num_i_154_n_0
    );
tmp_num_i_155: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(6),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(6),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_155_n_0
    );
tmp_num_i_156: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(6),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(6),
      I4 => Filter_cnt_reg(2),
      O => tmp_num_i_156_n_0
    );
tmp_num_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
        port map (
      I0 => tmp_num_i_61_0(1),
      I1 => Filter_cnt_reg(0),
      I2 => tmp_num_i_61_1(1),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      O => tmp_num_i_157_n_0
    );
tmp_num_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Q(1),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_62_0(1),
      I4 => Filter_cnt_reg(2),
      O => tmp_num_i_158_n_0
    );
tmp_num_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_num_10(31),
      I1 => douta_31_sn_1,
      O => tmp_num_1(31)
    );
tmp_num_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(30),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(30),
      O => tmp_num_1(30)
    );
tmp_num_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(29),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(29),
      O => tmp_num_1(29)
    );
tmp_num_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(28),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(28),
      O => tmp_num_1(28)
    );
tmp_num_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(13),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_34_n_0,
      O => tmp_num_2(13)
    );
tmp_num_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(27),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(27),
      O => tmp_num_1(27)
    );
tmp_num_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(26),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(26),
      O => tmp_num_1(26)
    );
tmp_num_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(25),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(25),
      O => tmp_num_1(25)
    );
tmp_num_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(24),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(24),
      O => tmp_num_1(24)
    );
tmp_num_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(23),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(23),
      O => tmp_num_1(23)
    );
tmp_num_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(22),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(22),
      O => tmp_num_1(22)
    );
tmp_num_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(21),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(21),
      O => tmp_num_1(21)
    );
tmp_num_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(20),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(20),
      O => tmp_num_1(20)
    );
tmp_num_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(19),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(19),
      O => tmp_num_1(19)
    );
tmp_num_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(18),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(18),
      O => tmp_num_1(18)
    );
tmp_num_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(12),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_36_n_0,
      O => tmp_num_2(12)
    );
tmp_num_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => tmp_num_10(17),
      I1 => douta(31),
      I2 => tmp_num_i_53_n_0,
      I3 => douta(17),
      O => tmp_num_1(17)
    );
tmp_num_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_35_n_0,
      CO(3) => tmp_num_i_31_n_0,
      CO(2) => tmp_num_i_31_n_1,
      CO(1) => tmp_num_i_31_n_2,
      CO(0) => tmp_num_i_31_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(16 downto 13),
      S(3) => tmp_num_i_57_n_0,
      S(2) => tmp_num_i_58_n_0,
      S(1) => tmp_num_i_59_n_0,
      S(0) => tmp_num_i_60_n_0
    );
tmp_num_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_61_n_0,
      I1 => tmp_num_i_62_n_0,
      I2 => doutb(31),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => doutb_31_sn_1
    );
tmp_num_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_65_n_0,
      I1 => tmp_num_i_66_n_0,
      I2 => doutb(14),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_33_n_0
    );
tmp_num_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => tmp_num_i_67_n_0,
      I1 => doutb(13),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => tmp_num_i_34_n_0
    );
tmp_num_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_40_n_0,
      CO(3) => tmp_num_i_35_n_0,
      CO(2) => tmp_num_i_35_n_1,
      CO(1) => tmp_num_i_35_n_2,
      CO(0) => tmp_num_i_35_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(12 downto 9),
      S(3) => tmp_num_i_68_n_0,
      S(2) => tmp_num_i_69_n_0,
      S(1) => tmp_num_i_70_n_0,
      S(0) => tmp_num_i_71_n_0
    );
tmp_num_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_72_n_0,
      I1 => tmp_num_i_73_n_0,
      I2 => doutb(12),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_36_n_0
    );
tmp_num_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_74_n_0,
      I1 => tmp_num_i_75_n_0,
      I2 => doutb(11),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_37_n_0
    );
tmp_num_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => tmp_num_i_76_n_0,
      I1 => doutb(10),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => tmp_num_i_38_n_0
    );
tmp_num_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_77_n_0,
      I1 => tmp_num_i_78_n_0,
      I2 => doutb(9),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_39_n_0
    );
tmp_num_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(11),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_37_n_0,
      O => tmp_num_2(11)
    );
tmp_num_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_46_n_0,
      CO(3) => tmp_num_i_40_n_0,
      CO(2) => tmp_num_i_40_n_1,
      CO(1) => tmp_num_i_40_n_2,
      CO(0) => tmp_num_i_40_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(8 downto 5),
      S(3) => tmp_num_i_79_n_0,
      S(2) => tmp_num_i_80_n_0,
      S(1) => tmp_num_i_81_n_0,
      S(0) => tmp_num_i_82_n_0
    );
tmp_num_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_83_n_0,
      I1 => tmp_num_i_84_n_0,
      I2 => doutb(8),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_41_n_0
    );
tmp_num_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_85_n_0,
      I1 => tmp_num_i_86_n_0,
      I2 => doutb(7),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_42_n_0
    );
tmp_num_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => tmp_num_i_87_n_0,
      I1 => doutb(6),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => tmp_num_i_43_n_0
    );
tmp_num_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF553055FF55FF55"
    )
        port map (
      I0 => doutb(5),
      I1 => tmp_num_i_88_n_0,
      I2 => Filter_cnt_reg(2),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_89_n_0,
      I5 => tmp_num_i_90_n_0,
      O => tmp_num_i_44_n_0
    );
tmp_num_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF553055FF55FF55"
    )
        port map (
      I0 => doutb(4),
      I1 => tmp_num_i_91_n_0,
      I2 => Filter_cnt_reg(2),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_92_n_0,
      I5 => tmp_num_i_93_n_0,
      O => tmp_num_i_45_n_0
    );
tmp_num_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_num_i_46_n_0,
      CO(2) => tmp_num_i_46_n_1,
      CO(1) => tmp_num_i_46_n_2,
      CO(0) => tmp_num_i_46_n_3,
      CYINIT => tmp_num_i_94_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_20(4 downto 1),
      S(3) => tmp_num_i_95_n_0,
      S(2) => tmp_num_i_96_n_0,
      S(1) => tmp_num_i_97_n_0,
      S(0) => tmp_num_i_98_n_0
    );
tmp_num_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_99_n_0,
      I1 => tmp_num_i_100_n_0,
      I2 => doutb(3),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_47_n_0
    );
tmp_num_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022F0"
    )
        port map (
      I0 => tmp_num_i_101_n_0,
      I1 => tmp_num_i_102_n_0,
      I2 => doutb(2),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_64_n_0,
      O => tmp_num_i_48_n_0
    );
tmp_num_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00AC00ACACAC"
    )
        port map (
      I0 => tmp_num_i_103_n_0,
      I1 => doutb(1),
      I2 => tmp_num_i_63_n_0,
      I3 => Filter_cnt_reg(3),
      I4 => Filter_cnt_reg(2),
      I5 => Filter_cnt_reg(1),
      O => tmp_num_i_49_n_0
    );
tmp_num_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(10),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_38_n_0,
      O => tmp_num_2(10)
    );
tmp_num_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF553055FF55FF55"
    )
        port map (
      I0 => doutb(0),
      I1 => tmp_num_i_104_n_0,
      I2 => Filter_cnt_reg(2),
      I3 => tmp_num_i_63_n_0,
      I4 => tmp_num_i_105_n_0,
      I5 => tmp_num_i_106_n_0,
      O => tmp_num_i_50_n_0
    );
tmp_num_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_54_n_0,
      CO(3 downto 2) => NLW_tmp_num_i_51_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_num_i_51_n_2,
      CO(0) => tmp_num_i_51_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_tmp_num_i_51_O_UNCONNECTED(3),
      O(2 downto 0) => tmp_num_10(31 downto 29),
      S(3) => '0',
      S(2) => tmp_num_i_107_n_0,
      S(1) => tmp_num_i_108_n_0,
      S(0) => tmp_num_i_109_n_0
    );
tmp_num_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => douta(31),
      I1 => Conv_ce,
      I2 => Filter_cnt_reg(2),
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(3),
      I5 => Filter_cnt_reg(0),
      O => douta_31_sn_1
    );
tmp_num_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => Filter_cnt_reg(0),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      I4 => Conv_ce,
      O => tmp_num_i_53_n_0
    );
tmp_num_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_55_n_0,
      CO(3) => tmp_num_i_54_n_0,
      CO(2) => tmp_num_i_54_n_1,
      CO(1) => tmp_num_i_54_n_2,
      CO(0) => tmp_num_i_54_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(28 downto 25),
      S(3) => tmp_num_i_110_n_0,
      S(2) => tmp_num_i_111_n_0,
      S(1) => tmp_num_i_112_n_0,
      S(0) => tmp_num_i_113_n_0
    );
tmp_num_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_num_i_56_n_0,
      CO(3) => tmp_num_i_55_n_0,
      CO(2) => tmp_num_i_55_n_1,
      CO(1) => tmp_num_i_55_n_2,
      CO(0) => tmp_num_i_55_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(24 downto 21),
      S(3) => tmp_num_i_114_n_0,
      S(2) => tmp_num_i_115_n_0,
      S(1) => tmp_num_i_116_n_0,
      S(0) => tmp_num_i_117_n_0
    );
tmp_num_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_num__0_i_22_n_0\,
      CO(3) => tmp_num_i_56_n_0,
      CO(2) => tmp_num_i_56_n_1,
      CO(1) => tmp_num_i_56_n_2,
      CO(0) => tmp_num_i_56_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_num_10(20 downto 17),
      S(3) => tmp_num_i_118_n_0,
      S(2) => tmp_num_i_119_n_0,
      S(1) => tmp_num_i_120_n_0,
      S(0) => tmp_num_i_121_n_0
    );
tmp_num_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__0_i_20_n_0\,
      O => tmp_num_i_57_n_0
    );
tmp_num_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_num__0_i_21_n_0\,
      O => tmp_num_i_58_n_0
    );
tmp_num_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_33_n_0,
      O => tmp_num_i_59_n_0
    );
tmp_num_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(9),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_39_n_0,
      O => tmp_num_2(9)
    );
tmp_num_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_34_n_0,
      O => tmp_num_i_60_n_0
    );
tmp_num_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(31),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(31),
      I5 => tmp_num_i_122_n_0,
      O => tmp_num_i_61_n_0
    );
tmp_num_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(31),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(31),
      I4 => tmp_num_i_123_n_0,
      I5 => Filter_cnt_reg(2),
      O => tmp_num_i_62_n_0
    );
tmp_num_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tmp_num_i_32_0(1),
      I1 => tmp_num_i_32_0(0),
      I2 => tmp_num_i_32_0(3),
      I3 => tmp_num_i_32_0(2),
      O => tmp_num_i_63_n_0
    );
tmp_num_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Filter_cnt_reg(3),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(1),
      O => tmp_num_i_64_n_0
    );
tmp_num_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(14),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(14),
      I5 => tmp_num_i_124_n_0,
      O => tmp_num_i_65_n_0
    );
tmp_num_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => tmp_num_i_125_n_0,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(14),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(14),
      O => tmp_num_i_66_n_0
    );
tmp_num_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => tmp_num_i_126_n_0,
      I1 => tmp_num_i_32_2(13),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(13),
      I5 => tmp_num_i_127_n_0,
      O => tmp_num_i_67_n_0
    );
tmp_num_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_36_n_0,
      O => tmp_num_i_68_n_0
    );
tmp_num_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_37_n_0,
      O => tmp_num_i_69_n_0
    );
tmp_num_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(8),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_41_n_0,
      O => tmp_num_2(8)
    );
tmp_num_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_38_n_0,
      O => tmp_num_i_70_n_0
    );
tmp_num_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_39_n_0,
      O => tmp_num_i_71_n_0
    );
tmp_num_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(12),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(12),
      I5 => tmp_num_i_128_n_0,
      O => tmp_num_i_72_n_0
    );
tmp_num_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(12),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(12),
      I4 => tmp_num_i_129_n_0,
      I5 => Filter_cnt_reg(2),
      O => tmp_num_i_73_n_0
    );
tmp_num_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(11),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(11),
      I5 => tmp_num_i_130_n_0,
      O => tmp_num_i_74_n_0
    );
tmp_num_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(11),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(11),
      I4 => tmp_num_i_131_n_0,
      I5 => Filter_cnt_reg(2),
      O => tmp_num_i_75_n_0
    );
tmp_num_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => tmp_num_i_132_n_0,
      I1 => tmp_num_i_32_2(10),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(10),
      I5 => tmp_num_i_133_n_0,
      O => tmp_num_i_76_n_0
    );
tmp_num_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(9),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(9),
      I5 => tmp_num_i_134_n_0,
      O => tmp_num_i_77_n_0
    );
tmp_num_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(9),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(9),
      I4 => tmp_num_i_135_n_0,
      I5 => Filter_cnt_reg(2),
      O => tmp_num_i_78_n_0
    );
tmp_num_i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_41_n_0,
      O => tmp_num_i_79_n_0
    );
tmp_num_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(7),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_42_n_0,
      O => tmp_num_2(7)
    );
tmp_num_i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_42_n_0,
      O => tmp_num_i_80_n_0
    );
tmp_num_i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_43_n_0,
      O => tmp_num_i_81_n_0
    );
tmp_num_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_44_n_0,
      O => tmp_num_i_82_n_0
    );
tmp_num_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(8),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(8),
      I5 => tmp_num_i_136_n_0,
      O => tmp_num_i_83_n_0
    );
tmp_num_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070FFFF40704070"
    )
        port map (
      I0 => tmp_num_i_32_1(8),
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_32_2(8),
      I4 => tmp_num_i_137_n_0,
      I5 => Filter_cnt_reg(2),
      O => tmp_num_i_84_n_0
    );
tmp_num_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(7),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(7),
      I5 => tmp_num_i_138_n_0,
      O => tmp_num_i_85_n_0
    );
tmp_num_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444FFF4444"
    )
        port map (
      I0 => tmp_num_i_139_n_0,
      I1 => Filter_cnt_reg(2),
      I2 => tmp_num_i_32_1(7),
      I3 => Filter_cnt_reg(0),
      I4 => Filter_cnt_reg(3),
      I5 => tmp_num_i_32_2(7),
      O => tmp_num_i_86_n_0
    );
tmp_num_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A0A8A"
    )
        port map (
      I0 => tmp_num_i_140_n_0,
      I1 => tmp_num_i_32_2(6),
      I2 => Filter_cnt_reg(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_1(6),
      I5 => tmp_num_i_141_n_0,
      O => tmp_num_i_87_n_0
    );
tmp_num_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(5),
      I1 => tmp_num_i_62_2(5),
      I2 => Filter_cnt_reg(1),
      I3 => Q(5),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(5),
      O => tmp_num_i_88_n_0
    );
tmp_num_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => tmp_num_i_32_2(5),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_32_1(5),
      O => tmp_num_i_89_n_0
    );
tmp_num_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_num_20(6),
      I1 => doutb_31_sn_1,
      I2 => tmp_num_i_43_n_0,
      O => tmp_num_2(6)
    );
tmp_num_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(5),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(5),
      I5 => tmp_num_i_142_n_0,
      O => tmp_num_i_90_n_0
    );
tmp_num_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_num_i_62_1(4),
      I1 => tmp_num_i_62_2(4),
      I2 => Filter_cnt_reg(1),
      I3 => Q(4),
      I4 => Filter_cnt_reg(0),
      I5 => tmp_num_i_62_0(4),
      O => tmp_num_i_91_n_0
    );
tmp_num_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => tmp_num_i_32_2(4),
      I1 => Filter_cnt_reg(3),
      I2 => Filter_cnt_reg(0),
      I3 => tmp_num_i_32_1(4),
      O => tmp_num_i_92_n_0
    );
tmp_num_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(4),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(4),
      I5 => tmp_num_i_143_n_0,
      O => tmp_num_i_93_n_0
    );
tmp_num_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_50_n_0,
      O => tmp_num_i_94_n_0
    );
tmp_num_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Filter_cnt_reg(1),
      I1 => Filter_cnt_reg(2),
      I2 => Filter_cnt_reg(3),
      I3 => tmp_num_i_45_n_0,
      O => tmp_num_i_95_n_0
    );
tmp_num_i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_47_n_0,
      O => tmp_num_i_96_n_0
    );
tmp_num_i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_48_n_0,
      O => tmp_num_i_97_n_0
    );
tmp_num_i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_num_i_49_n_0,
      O => tmp_num_i_98_n_0
    );
tmp_num_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(1),
      I2 => tmp_num_i_32_3(3),
      I3 => Filter_cnt_reg(0),
      I4 => tmp_num_i_32_4(3),
      I5 => tmp_num_i_144_n_0,
      O => tmp_num_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_AddrDataCtrl is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bram_Read_Addr0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \present_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Maxp_Record_reg[3]_0\ : out STD_LOGIC;
    \present_state_reg[0]_1\ : out STD_LOGIC;
    \Bram_Read_Record_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Read_Row_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Read_Col_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Output_Addr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Write_Addr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dma0_s2mm_axis_tready_0 : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_onehot_present_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Row_flg_carry__1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[4]_0\ : out STD_LOGIC;
    \present_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bram_Temp_Record_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Read_Done_flg_reg : out STD_LOGIC;
    \present_state_reg[0]_3\ : out STD_LOGIC;
    \present_state_reg[0]_4\ : out STD_LOGIC;
    \present_state_reg[2]_0\ : out STD_LOGIC;
    \present_state_reg[0]_5\ : out STD_LOGIC;
    \present_state_reg[2]_1\ : out STD_LOGIC;
    \present_state_reg[0]_6\ : out STD_LOGIC;
    \Bram_Read_Addr_reg[7]_0\ : out STD_LOGIC;
    \present_state_reg[1]_0\ : out STD_LOGIC;
    dma0_mm2s_axis_tvalid_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    Read_Done_flg_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Col_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Filter_Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Row_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Record_Update_flg0_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Record_Update_flg0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Bram_Read_Addr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Data_Size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Write_Addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[0]_0\ : in STD_LOGIC;
    \Bram_Maxp_Record_reg[2]_0\ : in STD_LOGIC;
    Conv_ce_reg : in STD_LOGIC;
    Read_Done_flg_reg_3 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 10 downto 0 );
    slv_reg_wren : in STD_LOGIC;
    \Bram_Temp_Record_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry : in STD_LOGIC;
    present_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry_0 : in STD_LOGIC;
    web : in STD_LOGIC;
    \Bram_Write_Addr_reg[0]_1\ : in STD_LOGIC;
    axis_dma0_mm2s_wren : in STD_LOGIC;
    Alu_Data_Ready_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Alu_Data_Ready : in STD_LOGIC;
    \present_state_reg[0]_7\ : in STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    dma0_s2mm_axis_tvalid : in STD_LOGIC;
    \Read_Col_cnt_reg[0]\ : in STD_LOGIC;
    Read_Row_flg_carry : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bram_Read_Record_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Read_Record_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    model_done_flg_debug : in STD_LOGIC;
    data_state_4_debug : in STD_LOGIC;
    data_state_3_debug : in STD_LOGIC;
    data_state_2_debug : in STD_LOGIC;
    data_state_1_debug : in STD_LOGIC;
    data_state_0_debug : in STD_LOGIC;
    dma0_mm2s_axis_tready : in STD_LOGIC;
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    \Bram_Temp_Record_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Bram_Maxp_Record_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_AddrDataCtrl : entity is "AddrDataCtrl";
end base_cnn_top_0_0_AddrDataCtrl;

architecture STRUCTURE of base_cnn_top_0_0_AddrDataCtrl is
  signal \Bram_Maxp_Record[10]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[10]_i_4_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Maxp_Record[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bram_maxp_record_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^bram_maxp_record_reg[3]_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[10]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[10]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Output_Addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \^bram_output_addr_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Bram_Read_Addr1_carry__0_n_0\ : STD_LOGIC;
  signal \Bram_Read_Addr1_carry__0_n_1\ : STD_LOGIC;
  signal \Bram_Read_Addr1_carry__0_n_2\ : STD_LOGIC;
  signal \Bram_Read_Addr1_carry__0_n_3\ : STD_LOGIC;
  signal \Bram_Read_Addr1_carry__1_n_2\ : STD_LOGIC;
  signal \Bram_Read_Addr1_carry__1_n_3\ : STD_LOGIC;
  signal Bram_Read_Addr1_carry_n_0 : STD_LOGIC;
  signal Bram_Read_Addr1_carry_n_1 : STD_LOGIC;
  signal Bram_Read_Addr1_carry_n_2 : STD_LOGIC;
  signal Bram_Read_Addr1_carry_n_3 : STD_LOGIC;
  signal Bram_Read_Record : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal Bram_Read_Record0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Record00_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Bram_Read_Record_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \^bram_read_record_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Bram_Read_Record_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \Bram_Read_Record_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \^bram_temp_record_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Bram_Temp_Record_reg_n_0_[10]\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg_n_0_[5]\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg_n_0_[7]\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg_n_0_[8]\ : STD_LOGIC;
  signal \Bram_Temp_Record_reg_n_0_[9]\ : STD_LOGIC;
  signal \Bram_Write_Addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[10]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[10]_i_5_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[10]_i_6_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[8]_i_2_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[8]_i_3_n_0\ : STD_LOGIC;
  signal \Bram_Write_Addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bram_write_addr_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \Filter_Read_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Filter_Read_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \Filter_Read_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Filter_Read_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal addr_data_present_state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^addra\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dma0_s2mm_axis_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tlast_INST_0_i_3_n_0 : STD_LOGIC;
  signal \^dma0_s2mm_axis_tready_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^present_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_ReadAddrCtrl_n_10 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_11 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_12 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_13 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_14 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_25 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_26 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_27 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_29 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_30 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_31 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_32 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_33 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_34 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_35 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_36 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_37 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_38 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_39 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_4 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_40 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_41 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_42 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_43 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_44 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_45 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_46 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_47 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_48 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_5 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_6 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_7 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_8 : STD_LOGIC;
  signal u_ReadAddrCtrl_n_9 : STD_LOGIC;
  signal \NLW_Bram_Read_Addr1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bram_Read_Addr1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Bram_Read_Record_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bram_Read_Record_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Bram_Read_Record_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bram_Read_Record_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[16]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[17]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[20]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[21]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[22]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[23]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[24]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[26]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[27]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[28]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[29]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[31]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[31]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Bram_Data_Data_out[9]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Bram_Maxp_Record[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[10]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[10]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Bram_Output_Addr[8]_i_1\ : label is "soft_lutpair51";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Bram_Read_Addr1_carry : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Addr1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Addr1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[10]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[10]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Bram_Read_Record_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \Bram_Write_Addr[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[4]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[5]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[8]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Bram_Write_Addr[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of Conv_ce_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_onehot_present_state[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Filter_Read_cnt[6]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addra[0]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \addra[1]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count[1]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of dma0_s2mm_axis_tlast_INST_0_i_3 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ena_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \present_state[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of wea_i_1 : label is "soft_lutpair59";
begin
  \Bram_Maxp_Record_reg[10]_0\(10 downto 0) <= \^bram_maxp_record_reg[10]_0\(10 downto 0);
  \Bram_Maxp_Record_reg[3]_0\ <= \^bram_maxp_record_reg[3]_0\;
  \Bram_Output_Addr_reg[10]_0\(10 downto 0) <= \^bram_output_addr_reg[10]_0\(10 downto 0);
  \Bram_Read_Record_reg[6]_0\(5 downto 0) <= \^bram_read_record_reg[6]_0\(5 downto 0);
  \Bram_Temp_Record_reg[6]_0\(5 downto 0) <= \^bram_temp_record_reg[6]_0\(5 downto 0);
  \Bram_Write_Addr_reg[10]_0\(10 downto 0) <= \^bram_write_addr_reg[10]_0\(10 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
  addra(10 downto 0) <= \^addra\(10 downto 0);
  dma0_s2mm_axis_tready_0 <= \^dma0_s2mm_axis_tready_0\;
  \present_state_reg[0]_0\(0) <= \^present_state_reg[0]_0\(0);
\Bram_Data_Data_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(0),
      O => \present_state_reg[0]_2\(0)
    );
\Bram_Data_Data_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(10),
      O => \present_state_reg[0]_2\(10)
    );
\Bram_Data_Data_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(11),
      O => \present_state_reg[0]_2\(11)
    );
\Bram_Data_Data_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(12),
      O => \present_state_reg[0]_2\(12)
    );
\Bram_Data_Data_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(13),
      O => \present_state_reg[0]_2\(13)
    );
\Bram_Data_Data_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(14),
      O => \present_state_reg[0]_2\(14)
    );
\Bram_Data_Data_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(15),
      O => \present_state_reg[0]_2\(15)
    );
\Bram_Data_Data_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(16),
      O => \present_state_reg[0]_2\(16)
    );
\Bram_Data_Data_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(17),
      O => \present_state_reg[0]_2\(17)
    );
\Bram_Data_Data_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(18),
      O => \present_state_reg[0]_2\(18)
    );
\Bram_Data_Data_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(19),
      O => \present_state_reg[0]_2\(19)
    );
\Bram_Data_Data_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(1),
      O => \present_state_reg[0]_2\(1)
    );
\Bram_Data_Data_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(20),
      O => \present_state_reg[0]_2\(20)
    );
\Bram_Data_Data_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(21),
      O => \present_state_reg[0]_2\(21)
    );
\Bram_Data_Data_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(22),
      O => \present_state_reg[0]_2\(22)
    );
\Bram_Data_Data_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(23),
      O => \present_state_reg[0]_2\(23)
    );
\Bram_Data_Data_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(24),
      O => \present_state_reg[0]_2\(24)
    );
\Bram_Data_Data_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(25),
      O => \present_state_reg[0]_2\(25)
    );
\Bram_Data_Data_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(26),
      O => \present_state_reg[0]_2\(26)
    );
\Bram_Data_Data_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(27),
      O => \present_state_reg[0]_2\(27)
    );
\Bram_Data_Data_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(28),
      O => \present_state_reg[0]_2\(28)
    );
\Bram_Data_Data_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(29),
      O => \present_state_reg[0]_2\(29)
    );
\Bram_Data_Data_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(2),
      O => \present_state_reg[0]_2\(2)
    );
\Bram_Data_Data_out[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(30),
      O => \present_state_reg[0]_2\(30)
    );
\Bram_Data_Data_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_data_present_state(2),
      I1 => addr_data_present_state(1),
      O => E(0)
    );
\Bram_Data_Data_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(31),
      O => \present_state_reg[0]_2\(31)
    );
\Bram_Data_Data_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(3),
      O => \present_state_reg[0]_2\(3)
    );
\Bram_Data_Data_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(4),
      O => \present_state_reg[0]_2\(4)
    );
\Bram_Data_Data_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(5),
      O => \present_state_reg[0]_2\(5)
    );
\Bram_Data_Data_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(6),
      O => \present_state_reg[0]_2\(6)
    );
\Bram_Data_Data_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(7),
      O => \present_state_reg[0]_2\(7)
    );
\Bram_Data_Data_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(8),
      O => \present_state_reg[0]_2\(8)
    );
\Bram_Data_Data_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => dma0_mm2s_axis_tdata(9),
      O => \present_state_reg[0]_2\(9)
    );
\Bram_Maxp_Record[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \Bram_Maxp_Record[10]_i_4_n_0\,
      I2 => \^bram_maxp_record_reg[10]_0\(9),
      I3 => \^bram_maxp_record_reg[10]_0\(10),
      O => \Bram_Maxp_Record[10]_i_2_n_0\
    );
\Bram_Maxp_Record[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^bram_maxp_record_reg[10]_0\(8),
      I1 => \^bram_maxp_record_reg[10]_0\(7),
      I2 => \^bram_maxp_record_reg[3]_0\,
      I3 => \^bram_maxp_record_reg[10]_0\(6),
      O => \Bram_Maxp_Record[10]_i_4_n_0\
    );
\Bram_Maxp_Record[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[10]_0\(0),
      I2 => \^bram_maxp_record_reg[10]_0\(1),
      I3 => \^bram_maxp_record_reg[10]_0\(2),
      O => \Bram_Maxp_Record[2]_i_1_n_0\
    );
\Bram_Maxp_Record[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40001555"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[10]_0\(2),
      I2 => \^bram_maxp_record_reg[10]_0\(1),
      I3 => \^bram_maxp_record_reg[10]_0\(0),
      I4 => \^bram_maxp_record_reg[10]_0\(3),
      O => \Bram_Maxp_Record[3]_i_1_n_0\
    );
\Bram_Maxp_Record[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEABBBBBBB"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[10]_0\(3),
      I2 => \^bram_maxp_record_reg[10]_0\(0),
      I3 => \^bram_maxp_record_reg[10]_0\(1),
      I4 => \^bram_maxp_record_reg[10]_0\(2),
      I5 => \^bram_maxp_record_reg[10]_0\(4),
      O => \Bram_Maxp_Record[4]_i_1_n_0\
    );
\Bram_Maxp_Record[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => \^bram_maxp_record_reg[10]_0\(4),
      I1 => \^bram_maxp_record_reg[10]_0\(2),
      I2 => \^bram_maxp_record_reg[10]_0\(1),
      I3 => \^bram_maxp_record_reg[10]_0\(0),
      I4 => \^bram_maxp_record_reg[10]_0\(3),
      O => \Bram_Maxp_Record_reg[4]_0\
    );
\Bram_Maxp_Record[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[3]_0\,
      I2 => \^bram_maxp_record_reg[10]_0\(6),
      I3 => \^bram_maxp_record_reg[10]_0\(7),
      O => \Bram_Maxp_Record[7]_i_1_n_0\
    );
\Bram_Maxp_Record[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[10]_0\(6),
      I2 => \^bram_maxp_record_reg[3]_0\,
      I3 => \^bram_maxp_record_reg[10]_0\(7),
      I4 => \^bram_maxp_record_reg[10]_0\(8),
      O => \Bram_Maxp_Record[8]_i_1_n_0\
    );
\Bram_Maxp_Record[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \Bram_Maxp_Record_reg[2]_0\,
      I1 => \^bram_maxp_record_reg[10]_0\(8),
      I2 => \^bram_maxp_record_reg[10]_0\(7),
      I3 => \^bram_maxp_record_reg[3]_0\,
      I4 => \^bram_maxp_record_reg[10]_0\(6),
      I5 => \^bram_maxp_record_reg[10]_0\(9),
      O => \Bram_Maxp_Record[9]_i_1_n_0\
    );
\Bram_Maxp_Record[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
        port map (
      I0 => \^bram_maxp_record_reg[10]_0\(3),
      I1 => \^bram_maxp_record_reg[10]_0\(0),
      I2 => \^bram_maxp_record_reg[10]_0\(1),
      I3 => \^bram_maxp_record_reg[10]_0\(2),
      I4 => \^bram_maxp_record_reg[10]_0\(4),
      I5 => \^bram_maxp_record_reg[10]_0\(5),
      O => \^bram_maxp_record_reg[3]_0\
    );
\Bram_Maxp_Record_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      D => \Bram_Maxp_Record_reg[6]_0\(0),
      PRE => Read_Done_flg_reg_0,
      Q => \^bram_maxp_record_reg[10]_0\(0)
    );
\Bram_Maxp_Record_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[10]_i_2_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(10)
    );
\Bram_Maxp_Record_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record_reg[6]_0\(1),
      Q => \^bram_maxp_record_reg[10]_0\(1)
    );
\Bram_Maxp_Record_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[2]_i_1_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(2)
    );
\Bram_Maxp_Record_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[3]_i_1_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(3)
    );
\Bram_Maxp_Record_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      D => \Bram_Maxp_Record[4]_i_1_n_0\,
      PRE => Read_Done_flg_reg_0,
      Q => \^bram_maxp_record_reg[10]_0\(4)
    );
\Bram_Maxp_Record_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      D => \Bram_Maxp_Record_reg[6]_0\(2),
      PRE => Read_Done_flg_reg_0,
      Q => \^bram_maxp_record_reg[10]_0\(5)
    );
\Bram_Maxp_Record_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record_reg[6]_0\(3),
      Q => \^bram_maxp_record_reg[10]_0\(6)
    );
\Bram_Maxp_Record_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[7]_i_1_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(7)
    );
\Bram_Maxp_Record_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[8]_i_1_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(8)
    );
\Bram_Maxp_Record_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Maxp_Record_reg[0]_0\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Maxp_Record[9]_i_1_n_0\,
      Q => \^bram_maxp_record_reg[10]_0\(9)
    );
\Bram_Output_Addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(0),
      O => \Bram_Output_Addr[0]_i_1_n_0\
    );
\Bram_Output_Addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => addr_data_present_state(2),
      I1 => addr_data_present_state(1),
      I2 => dma0_s2mm_axis_tready,
      I3 => dma0_s2mm_axis_tvalid,
      I4 => \^present_state_reg[0]_0\(0),
      O => \Bram_Output_Addr[10]_i_1_n_0\
    );
\Bram_Output_Addr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \Bram_Output_Addr[10]_i_3_n_0\,
      I1 => \^bram_output_addr_reg[10]_0\(9),
      I2 => \^bram_output_addr_reg[10]_0\(10),
      I3 => \^present_state_reg[0]_0\(0),
      O => \Bram_Output_Addr[10]_i_2_n_0\
    );
\Bram_Output_Addr[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^bram_output_addr_reg[10]_0\(8),
      I1 => \^bram_output_addr_reg[10]_0\(7),
      I2 => \Bram_Output_Addr[9]_i_2_n_0\,
      I3 => \^bram_output_addr_reg[10]_0\(6),
      O => \Bram_Output_Addr[10]_i_3_n_0\
    );
\Bram_Output_Addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^bram_output_addr_reg[10]_0\(1),
      I1 => \^bram_output_addr_reg[10]_0\(0),
      I2 => \^present_state_reg[0]_0\(0),
      O => \Bram_Output_Addr[1]_i_1_n_0\
    );
\Bram_Output_Addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(0),
      I2 => \^bram_output_addr_reg[10]_0\(1),
      I3 => \^bram_output_addr_reg[10]_0\(2),
      O => \Bram_Output_Addr[2]_i_1_n_0\
    );
\Bram_Output_Addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(1),
      I2 => \^bram_output_addr_reg[10]_0\(0),
      I3 => \^bram_output_addr_reg[10]_0\(2),
      I4 => \^bram_output_addr_reg[10]_0\(3),
      O => \Bram_Output_Addr[3]_i_1_n_0\
    );
\Bram_Output_Addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(2),
      I2 => \^bram_output_addr_reg[10]_0\(0),
      I3 => \^bram_output_addr_reg[10]_0\(1),
      I4 => \^bram_output_addr_reg[10]_0\(3),
      I5 => \^bram_output_addr_reg[10]_0\(4),
      O => \Bram_Output_Addr[4]_i_1_n_0\
    );
\Bram_Output_Addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \Bram_Output_Addr[5]_i_2_n_0\,
      I2 => \^bram_output_addr_reg[10]_0\(5),
      O => \Bram_Output_Addr[5]_i_1_n_0\
    );
\Bram_Output_Addr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^bram_output_addr_reg[10]_0\(3),
      I1 => \^bram_output_addr_reg[10]_0\(1),
      I2 => \^bram_output_addr_reg[10]_0\(0),
      I3 => \^bram_output_addr_reg[10]_0\(2),
      I4 => \^bram_output_addr_reg[10]_0\(4),
      O => \Bram_Output_Addr[5]_i_2_n_0\
    );
\Bram_Output_Addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \Bram_Output_Addr[9]_i_2_n_0\,
      I2 => \^bram_output_addr_reg[10]_0\(6),
      O => \Bram_Output_Addr[6]_i_1_n_0\
    );
\Bram_Output_Addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \Bram_Output_Addr[9]_i_2_n_0\,
      I2 => \^bram_output_addr_reg[10]_0\(6),
      I3 => \^bram_output_addr_reg[10]_0\(7),
      O => \Bram_Output_Addr[7]_i_1_n_0\
    );
\Bram_Output_Addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(6),
      I2 => \Bram_Output_Addr[9]_i_2_n_0\,
      I3 => \^bram_output_addr_reg[10]_0\(7),
      I4 => \^bram_output_addr_reg[10]_0\(8),
      O => \Bram_Output_Addr[8]_i_1_n_0\
    );
\Bram_Output_Addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => \^bram_output_addr_reg[10]_0\(8),
      I2 => \^bram_output_addr_reg[10]_0\(7),
      I3 => \Bram_Output_Addr[9]_i_2_n_0\,
      I4 => \^bram_output_addr_reg[10]_0\(6),
      I5 => \^bram_output_addr_reg[10]_0\(9),
      O => \Bram_Output_Addr[9]_i_1_n_0\
    );
\Bram_Output_Addr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^bram_output_addr_reg[10]_0\(4),
      I1 => \^bram_output_addr_reg[10]_0\(2),
      I2 => \^bram_output_addr_reg[10]_0\(0),
      I3 => \^bram_output_addr_reg[10]_0\(1),
      I4 => \^bram_output_addr_reg[10]_0\(3),
      I5 => \^bram_output_addr_reg[10]_0\(5),
      O => \Bram_Output_Addr[9]_i_2_n_0\
    );
\Bram_Output_Addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[0]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(0)
    );
\Bram_Output_Addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[10]_i_2_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(10)
    );
\Bram_Output_Addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[1]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(1)
    );
\Bram_Output_Addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[2]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(2)
    );
\Bram_Output_Addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[3]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(3)
    );
\Bram_Output_Addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[4]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(4)
    );
\Bram_Output_Addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[5]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(5)
    );
\Bram_Output_Addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[6]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(6)
    );
\Bram_Output_Addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[7]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(7)
    );
\Bram_Output_Addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[8]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(8)
    );
\Bram_Output_Addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Output_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Output_Addr[9]_i_1_n_0\,
      Q => \^bram_output_addr_reg[10]_0\(9)
    );
Bram_Read_Addr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Bram_Read_Addr1_carry_n_0,
      CO(2) => Bram_Read_Addr1_carry_n_1,
      CO(1) => Bram_Read_Addr1_carry_n_2,
      CO(0) => Bram_Read_Addr1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => Bram_Read_Addr0(3 downto 0),
      S(3 downto 0) => \Bram_Read_Addr_reg[3]_0\(3 downto 0)
    );
\Bram_Read_Addr1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Bram_Read_Addr1_carry_n_0,
      CO(3) => \Bram_Read_Addr1_carry__0_n_0\,
      CO(2) => \Bram_Read_Addr1_carry__0_n_1\,
      CO(1) => \Bram_Read_Addr1_carry__0_n_2\,
      CO(0) => \Bram_Read_Addr1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => Bram_Read_Addr0(7 downto 4),
      S(3 downto 0) => \Bram_Read_Addr_reg[7]_1\(3 downto 0)
    );
\Bram_Read_Addr1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Addr1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_Bram_Read_Addr1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Bram_Read_Addr1_carry__1_n_2\,
      CO(0) => \Bram_Read_Addr1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(3) => \NLW_Bram_Read_Addr1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => Bram_Read_Addr0(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \Bram_Read_Addr_reg[10]_0\(2 downto 0)
    );
\Bram_Read_Addr_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(0),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(0)
    );
\Bram_Read_Addr_reg[10]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(10),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(10)
    );
\Bram_Read_Addr_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(1),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(1)
    );
\Bram_Read_Addr_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(2),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(2)
    );
\Bram_Read_Addr_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(3),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(3)
    );
\Bram_Read_Addr_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(4),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(4)
    );
\Bram_Read_Addr_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(5),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(5)
    );
\Bram_Read_Addr_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(6),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(6)
    );
\Bram_Read_Addr_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(7),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(7)
    );
\Bram_Read_Addr_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(8),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(8)
    );
\Bram_Read_Addr_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \Bram_Read_Addr_reg[10]_1\(9),
      PRE => Read_Done_flg_reg_0,
      Q => Bram_Read_Addr(9)
    );
\Bram_Read_Present_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_14,
      Q => \^q\(0)
    );
\Bram_Read_Present_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_4,
      Q => \^q\(10)
    );
\Bram_Read_Present_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_13,
      Q => \^q\(1)
    );
\Bram_Read_Present_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_12,
      Q => \^q\(2)
    );
\Bram_Read_Present_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_11,
      Q => \^q\(3)
    );
\Bram_Read_Present_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_10,
      Q => \^q\(4)
    );
\Bram_Read_Present_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_9,
      Q => \^q\(5)
    );
\Bram_Read_Present_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_8,
      Q => \^q\(6)
    );
\Bram_Read_Present_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_7,
      Q => \^q\(7)
    );
\Bram_Read_Present_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_6,
      Q => \^q\(8)
    );
\Bram_Read_Present_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_29,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_5,
      Q => \^q\(9)
    );
\Bram_Read_Record_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_48,
      Q => \^bram_read_record_reg[6]_0\(0)
    );
\Bram_Read_Record_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_38,
      Q => Bram_Read_Record(10)
    );
\Bram_Read_Record_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Record_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Bram_Read_Record_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Bram_Read_Record_reg[10]_i_3_n_2\,
      CO(0) => \Bram_Read_Record_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Bram_Read_Record_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => Bram_Read_Record00_in(10 downto 8),
      S(3) => '0',
      S(2) => \Bram_Temp_Record_reg_n_0_[10]\,
      S(1) => \Bram_Temp_Record_reg_n_0_[9]\,
      S(0) => \Bram_Temp_Record_reg_n_0_[8]\
    );
\Bram_Read_Record_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Record_reg[7]_i_3_n_0\,
      CO(3 downto 2) => \NLW_Bram_Read_Record_reg[10]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Bram_Read_Record_reg[10]_i_4_n_2\,
      CO(0) => \Bram_Read_Record_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Bram_Read_Record_reg[10]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => Bram_Read_Record0(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => Bram_Read_Record(10 downto 8)
    );
\Bram_Read_Record_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_47,
      Q => \^bram_read_record_reg[6]_0\(1)
    );
\Bram_Read_Record_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_46,
      Q => \^bram_read_record_reg[6]_0\(2)
    );
\Bram_Read_Record_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_45,
      Q => \^bram_read_record_reg[6]_0\(3)
    );
\Bram_Read_Record_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Bram_Read_Record_reg[3]_i_2_n_0\,
      CO(2) => \Bram_Read_Record_reg[3]_i_2_n_1\,
      CO(1) => \Bram_Read_Record_reg[3]_i_2_n_2\,
      CO(0) => \Bram_Read_Record_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^bram_temp_record_reg[6]_0\(3 downto 0),
      O(3 downto 0) => Bram_Read_Record00_in(3 downto 0),
      S(3 downto 0) => \Bram_Read_Record_reg[3]_1\(3 downto 0)
    );
\Bram_Read_Record_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Bram_Read_Record_reg[3]_i_3_n_0\,
      CO(2) => \Bram_Read_Record_reg[3]_i_3_n_1\,
      CO(1) => \Bram_Read_Record_reg[3]_i_3_n_2\,
      CO(0) => \Bram_Read_Record_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^bram_read_record_reg[6]_0\(3 downto 0),
      O(3 downto 0) => Bram_Read_Record0(3 downto 0),
      S(3 downto 0) => \Bram_Read_Record_reg[3]_0\(3 downto 0)
    );
\Bram_Read_Record_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_44,
      Q => \^bram_read_record_reg[6]_0\(4)
    );
\Bram_Read_Record_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_43,
      Q => Bram_Read_Record(5)
    );
\Bram_Read_Record_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_42,
      Q => \^bram_read_record_reg[6]_0\(5)
    );
\Bram_Read_Record_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_41,
      Q => Bram_Read_Record(7)
    );
\Bram_Read_Record_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Record_reg[3]_i_2_n_0\,
      CO(3) => \Bram_Read_Record_reg[7]_i_2_n_0\,
      CO(2) => \Bram_Read_Record_reg[7]_i_2_n_1\,
      CO(1) => \Bram_Read_Record_reg[7]_i_2_n_2\,
      CO(0) => \Bram_Read_Record_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Bram_Temp_Record_reg_n_0_[7]\,
      DI(2) => \^bram_temp_record_reg[6]_0\(5),
      DI(1) => \Bram_Temp_Record_reg_n_0_[5]\,
      DI(0) => \^bram_temp_record_reg[6]_0\(4),
      O(3 downto 0) => Bram_Read_Record00_in(7 downto 4),
      S(3) => \Bram_Temp_Record_reg_n_0_[7]\,
      S(2) => \Bram_Read_Record_reg[7]_1\(1),
      S(1) => \Bram_Temp_Record_reg_n_0_[5]\,
      S(0) => \Bram_Read_Record_reg[7]_1\(0)
    );
\Bram_Read_Record_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bram_Read_Record_reg[3]_i_3_n_0\,
      CO(3) => \Bram_Read_Record_reg[7]_i_3_n_0\,
      CO(2) => \Bram_Read_Record_reg[7]_i_3_n_1\,
      CO(1) => \Bram_Read_Record_reg[7]_i_3_n_2\,
      CO(0) => \Bram_Read_Record_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => Bram_Read_Record(7),
      DI(2) => \^bram_read_record_reg[6]_0\(5),
      DI(1) => Bram_Read_Record(5),
      DI(0) => \^bram_read_record_reg[6]_0\(4),
      O(3 downto 0) => Bram_Read_Record0(7 downto 4),
      S(3) => Bram_Read_Record(7),
      S(2) => \Bram_Read_Record_reg[7]_0\(1),
      S(1) => Bram_Read_Record(5),
      S(0) => \Bram_Read_Record_reg[7]_0\(0)
    );
\Bram_Read_Record_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_40,
      Q => Bram_Read_Record(8)
    );
\Bram_Read_Record_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => u_ReadAddrCtrl_n_37,
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_39,
      Q => Bram_Read_Record(9)
    );
\Bram_Temp_Record_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(0),
      Q => \^bram_temp_record_reg[6]_0\(0)
    );
\Bram_Temp_Record_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_25,
      Q => \Bram_Temp_Record_reg_n_0_[10]\
    );
\Bram_Temp_Record_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(1),
      Q => \^bram_temp_record_reg[6]_0\(1)
    );
\Bram_Temp_Record_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(2),
      Q => \^bram_temp_record_reg[6]_0\(2)
    );
\Bram_Temp_Record_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(3),
      Q => \^bram_temp_record_reg[6]_0\(3)
    );
\Bram_Temp_Record_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(4),
      Q => \^bram_temp_record_reg[6]_0\(4)
    );
\Bram_Temp_Record_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(5),
      Q => \Bram_Temp_Record_reg_n_0_[5]\
    );
\Bram_Temp_Record_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(6),
      Q => \^bram_temp_record_reg[6]_0\(5)
    );
\Bram_Temp_Record_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Temp_Record_reg[7]_2\(7),
      Q => \Bram_Temp_Record_reg_n_0_[7]\
    );
\Bram_Temp_Record_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_27,
      Q => \Bram_Temp_Record_reg_n_0_[8]\
    );
\Bram_Temp_Record_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Bram_Temp_Record_reg[10]_2\(0),
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_26,
      Q => \Bram_Temp_Record_reg_n_0_[9]\
    );
\Bram_Write_Addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => \^bram_write_addr_reg[10]_0\(0),
      O => \Bram_Write_Addr[0]_i_1_n_0\
    );
\Bram_Write_Addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEF000FFEEFF"
    )
        port map (
      I0 => web,
      I1 => \Bram_Write_Addr_reg[0]_1\,
      I2 => axis_dma0_mm2s_wren,
      I3 => addr_data_present_state(1),
      I4 => addr_data_present_state(2),
      I5 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[10]_i_1_n_0\
    );
\Bram_Write_Addr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"288828882888AAAA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(10),
      I2 => \Bram_Write_Addr[10]_i_6_n_0\,
      I3 => \^bram_write_addr_reg[10]_0\(9),
      I4 => addr_data_present_state(1),
      I5 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[10]_i_2_n_0\
    );
\Bram_Write_Addr[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => addr_data_present_state(2),
      I1 => Data_Size(0),
      I2 => \Bram_Write_Addr_reg[0]_0\(0),
      I3 => \Bram_Temp_Record_reg[0]_0\,
      I4 => \^present_state_reg[0]_0\(0),
      I5 => addr_data_present_state(1),
      O => \Bram_Write_Addr[10]_i_5_n_0\
    );
\Bram_Write_Addr[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^bram_write_addr_reg[10]_0\(8),
      I1 => \^bram_write_addr_reg[10]_0\(6),
      I2 => \Bram_Write_Addr[8]_i_2_n_0\,
      I3 => \^bram_write_addr_reg[10]_0\(7),
      O => \Bram_Write_Addr[10]_i_6_n_0\
    );
\Bram_Write_Addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282828AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(0),
      I2 => \^bram_write_addr_reg[10]_0\(1),
      I3 => addr_data_present_state(1),
      I4 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[1]_i_1_n_0\
    );
\Bram_Write_Addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA02AA02AA02"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => \^bram_write_addr_reg[10]_0\(2),
      I4 => \^bram_write_addr_reg[10]_0\(1),
      I5 => \^bram_write_addr_reg[10]_0\(0),
      O => \Bram_Write_Addr[2]_i_1_n_0\
    );
\Bram_Write_Addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8A8A8A8A8A8A8"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \Bram_Write_Addr[8]_i_3_n_0\,
      I2 => \^bram_write_addr_reg[10]_0\(3),
      I3 => \^bram_write_addr_reg[10]_0\(2),
      I4 => \^bram_write_addr_reg[10]_0\(0),
      I5 => \^bram_write_addr_reg[10]_0\(1),
      O => \Bram_Write_Addr[3]_i_1_n_0\
    );
\Bram_Write_Addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0202AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => \^bram_write_addr_reg[10]_0\(4),
      I4 => \Bram_Write_Addr[4]_i_2_n_0\,
      O => \Bram_Write_Addr[4]_i_1_n_0\
    );
\Bram_Write_Addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^bram_write_addr_reg[10]_0\(2),
      I1 => \^bram_write_addr_reg[10]_0\(0),
      I2 => \^bram_write_addr_reg[10]_0\(1),
      I3 => \^bram_write_addr_reg[10]_0\(3),
      O => \Bram_Write_Addr[4]_i_2_n_0\
    );
\Bram_Write_Addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0202AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => \^bram_write_addr_reg[10]_0\(5),
      I4 => \Bram_Write_Addr[5]_i_2_n_0\,
      O => \Bram_Write_Addr[5]_i_1_n_0\
    );
\Bram_Write_Addr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^bram_write_addr_reg[10]_0\(3),
      I1 => \^bram_write_addr_reg[10]_0\(1),
      I2 => \^bram_write_addr_reg[10]_0\(0),
      I3 => \^bram_write_addr_reg[10]_0\(2),
      I4 => \^bram_write_addr_reg[10]_0\(4),
      O => \Bram_Write_Addr[5]_i_2_n_0\
    );
\Bram_Write_Addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282828AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(6),
      I2 => \Bram_Write_Addr[8]_i_2_n_0\,
      I3 => addr_data_present_state(1),
      I4 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[6]_i_1_n_0\
    );
\Bram_Write_Addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"288828882888AAAA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(7),
      I2 => \Bram_Write_Addr[8]_i_2_n_0\,
      I3 => \^bram_write_addr_reg[10]_0\(6),
      I4 => addr_data_present_state(1),
      I5 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[7]_i_1_n_0\
    );
\Bram_Write_Addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28888888"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(8),
      I2 => \^bram_write_addr_reg[10]_0\(6),
      I3 => \Bram_Write_Addr[8]_i_2_n_0\,
      I4 => \^bram_write_addr_reg[10]_0\(7),
      I5 => \Bram_Write_Addr[8]_i_3_n_0\,
      O => \Bram_Write_Addr[8]_i_1_n_0\
    );
\Bram_Write_Addr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bram_write_addr_reg[10]_0\(5),
      I1 => \^bram_write_addr_reg[10]_0\(4),
      I2 => \^bram_write_addr_reg[10]_0\(2),
      I3 => \^bram_write_addr_reg[10]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(1),
      I5 => \^bram_write_addr_reg[10]_0\(3),
      O => \Bram_Write_Addr[8]_i_2_n_0\
    );
\Bram_Write_Addr[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_data_present_state(1),
      I1 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[8]_i_3_n_0\
    );
\Bram_Write_Addr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282828AA"
    )
        port map (
      I0 => \Bram_Write_Addr[10]_i_5_n_0\,
      I1 => \^bram_write_addr_reg[10]_0\(9),
      I2 => \Bram_Write_Addr[10]_i_6_n_0\,
      I3 => addr_data_present_state(1),
      I4 => \^present_state_reg[0]_0\(0),
      O => \Bram_Write_Addr[9]_i_1_n_0\
    );
\Bram_Write_Addr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[0]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(0)
    );
\Bram_Write_Addr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[10]_i_2_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(10)
    );
\Bram_Write_Addr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[1]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(1)
    );
\Bram_Write_Addr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[2]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(2)
    );
\Bram_Write_Addr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[3]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(3)
    );
\Bram_Write_Addr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[4]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(4)
    );
\Bram_Write_Addr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[5]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(5)
    );
\Bram_Write_Addr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[6]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(6)
    );
\Bram_Write_Addr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[7]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(7)
    );
\Bram_Write_Addr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[8]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(8)
    );
\Bram_Write_Addr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => \Bram_Write_Addr[10]_i_1_n_0\,
      CLR => Read_Done_flg_reg_0,
      D => \Bram_Write_Addr[9]_i_1_n_0\,
      Q => \^bram_write_addr_reg[10]_0\(9)
    );
Conv_ce_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \Bram_Temp_Record_reg[0]_0\,
      I1 => Conv_ce_reg,
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(1),
      I4 => addr_data_present_state(2),
      O => \present_state_reg[0]_1\
    );
\FSM_onehot_present_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA2AAA2AAA2"
    )
        port map (
      I0 => Alu_Data_Ready_reg(1),
      I1 => addr_data_present_state(2),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(1),
      I4 => dma1_mm2s_axis_tlast,
      I5 => Alu_Data_Ready_reg(0),
      O => \FSM_onehot_present_state_reg[2]\(0)
    );
\FSM_onehot_present_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Alu_Data_Ready_reg(1),
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(2),
      O => \FSM_onehot_present_state_reg[2]\(1)
    );
\Filter_Read_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \Filter_Read_cnt_reg_n_0_[3]\,
      I1 => \Filter_Read_cnt_reg_n_0_[1]\,
      I2 => \Filter_Read_cnt_reg_n_0_[0]\,
      I3 => \Filter_Read_cnt_reg_n_0_[2]\,
      I4 => \Filter_Read_cnt_reg_n_0_[4]\,
      O => \Filter_Read_cnt[5]_i_2_n_0\
    );
\Filter_Read_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => addr_data_present_state(1),
      O => \Filter_Read_cnt[6]_i_2_n_0\
    );
\Filter_Read_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Filter_Read_cnt_reg_n_0_[5]\,
      I1 => \Filter_Read_cnt_reg_n_0_[4]\,
      I2 => \Filter_Read_cnt_reg_n_0_[2]\,
      I3 => \Filter_Read_cnt_reg_n_0_[0]\,
      I4 => \Filter_Read_cnt_reg_n_0_[1]\,
      I5 => \Filter_Read_cnt_reg_n_0_[3]\,
      O => \Filter_Read_cnt[6]_i_3_n_0\
    );
\Filter_Read_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_36,
      Q => \Filter_Read_cnt_reg_n_0_[0]\
    );
\Filter_Read_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_35,
      Q => \Filter_Read_cnt_reg_n_0_[1]\
    );
\Filter_Read_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_34,
      Q => \Filter_Read_cnt_reg_n_0_[2]\
    );
\Filter_Read_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_33,
      Q => \Filter_Read_cnt_reg_n_0_[3]\
    );
\Filter_Read_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_32,
      Q => \Filter_Read_cnt_reg_n_0_[4]\
    );
\Filter_Read_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_31,
      Q => \Filter_Read_cnt_reg_n_0_[5]\
    );
\Filter_Read_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => u_ReadAddrCtrl_n_30,
      Q => \Filter_Read_cnt_reg_n_0_[6]\
    );
\addra[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(0),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(0),
      O => \^addra\(0)
    );
\addra[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(10),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(10),
      O => \^addra\(10)
    );
\addra[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(1),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(1),
      O => \^addra\(1)
    );
\addra[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(2),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(2),
      O => \^addra\(2)
    );
\addra[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(3),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(3),
      O => \^addra\(3)
    );
\addra[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(4),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(4),
      O => \^addra\(4)
    );
\addra[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(5),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(5),
      O => \^addra\(5)
    );
\addra[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(6),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(6),
      O => \^addra\(6)
    );
\addra[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(7),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(7),
      O => \^addra\(7)
    );
\addra[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(8),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(8),
      O => \^addra\(8)
    );
\addra[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => Bram_Read_Addr(9),
      I1 => addr_data_present_state(2),
      I2 => addr_data_present_state(1),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => \^bram_write_addr_reg[10]_0\(9),
      O => \^addra\(9)
    );
bram_addra_debug_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => dma0_s2mm_axis_tlast_INST_0_i_1_n_0,
      I1 => \^addra\(7),
      I2 => \^addra\(10),
      I3 => \^addra\(8),
      I4 => \^addra\(9),
      I5 => \^addra\(6),
      O => \Bram_Read_Addr_reg[7]_0\
    );
\count[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^present_state_reg[0]_0\(0),
      I1 => addr_data_present_state(1),
      I2 => addr_data_present_state(2),
      O => \present_state_reg[0]_3\
    );
data_state_0_debug_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570003"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => \^present_state_reg[0]_0\(0),
      I2 => addr_data_present_state(2),
      I3 => addr_data_present_state(1),
      I4 => data_state_0_debug,
      O => \present_state_reg[0]_6\
    );
data_state_1_debug_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_data_present_state(2),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(1),
      I4 => data_state_1_debug,
      O => \present_state_reg[2]_1\
    );
data_state_2_debug_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57550300"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => \^present_state_reg[0]_0\(0),
      I2 => addr_data_present_state(2),
      I3 => addr_data_present_state(1),
      I4 => data_state_2_debug,
      O => \present_state_reg[0]_5\
    );
data_state_3_debug_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => addr_data_present_state(2),
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(1),
      I4 => data_state_3_debug,
      O => \present_state_reg[2]_0\
    );
data_state_4_debug_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57550300"
    )
        port map (
      I0 => model_done_flg_debug,
      I1 => \^present_state_reg[0]_0\(0),
      I2 => addr_data_present_state(1),
      I3 => addr_data_present_state(2),
      I4 => data_state_4_debug,
      O => \present_state_reg[0]_4\
    );
dma0_s2mm_axis_tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => dma0_s2mm_axis_tlast_INST_0_i_1_n_0,
      I1 => \^addra\(10),
      I2 => \^addra\(9),
      I3 => dma0_s2mm_axis_tlast_INST_0_i_2_n_0,
      I4 => dma0_s2mm_axis_tready,
      I5 => dma0_s2mm_axis_tvalid,
      O => \^dma0_s2mm_axis_tready_0\
    );
dma0_s2mm_axis_tlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^addra\(0),
      I1 => \^addra\(1),
      I2 => \^addra\(2),
      I3 => \^addra\(3),
      I4 => \^addra\(5),
      I5 => \^addra\(4),
      O => dma0_s2mm_axis_tlast_INST_0_i_1_n_0
    );
dma0_s2mm_axis_tlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => \^bram_write_addr_reg[10]_0\(8),
      I1 => Bram_Read_Addr(8),
      I2 => \^addra\(7),
      I3 => Bram_Read_Addr(6),
      I4 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I5 => \^bram_write_addr_reg[10]_0\(6),
      O => dma0_s2mm_axis_tlast_INST_0_i_2_n_0
    );
dma0_s2mm_axis_tlast_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addr_data_present_state(2),
      I1 => addr_data_present_state(1),
      I2 => \^present_state_reg[0]_0\(0),
      O => dma0_s2mm_axis_tlast_INST_0_i_3_n_0
    );
ena_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06020202"
    )
        port map (
      I0 => addr_data_present_state(1),
      I1 => \^present_state_reg[0]_0\(0),
      I2 => addr_data_present_state(2),
      I3 => dma0_mm2s_axis_tready,
      I4 => dma0_mm2s_axis_tvalid,
      O => \present_state_reg[1]_0\
    );
\present_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AF300"
    )
        port map (
      I0 => Alu_Data_Ready_reg(1),
      I1 => \^dma0_s2mm_axis_tready_0\,
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(1),
      I4 => addr_data_present_state(2),
      O => next_state(1)
    );
\present_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005C0"
    )
        port map (
      I0 => Alu_Data_Ready_reg(1),
      I1 => dma0_mm2s_axis_tlast,
      I2 => \^present_state_reg[0]_0\(0),
      I3 => addr_data_present_state(2),
      I4 => addr_data_present_state(1),
      O => next_state(2)
    );
\present_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => next_state(0),
      Q => \^present_state_reg[0]_0\(0)
    );
\present_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => next_state(1),
      Q => addr_data_present_state(1)
    );
\present_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => Read_Done_flg_reg_0,
      D => next_state(2),
      Q => addr_data_present_state(2)
    );
\slv_reg3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => Bram_Read_Addr(0),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(0),
      I4 => slv_reg_wren,
      O => D(0)
    );
\slv_reg3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => Bram_Read_Addr(10),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(10),
      I4 => slv_reg_wren,
      O => D(10)
    );
\slv_reg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => Bram_Read_Addr(1),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(1),
      I4 => slv_reg_wren,
      O => D(1)
    );
\slv_reg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => Bram_Read_Addr(2),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(2),
      I4 => slv_reg_wren,
      O => D(2)
    );
\slv_reg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => Bram_Read_Addr(3),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(3),
      I4 => slv_reg_wren,
      O => D(3)
    );
\slv_reg3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => Bram_Read_Addr(4),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(4),
      I4 => slv_reg_wren,
      O => D(4)
    );
\slv_reg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => Bram_Read_Addr(5),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(5),
      I4 => slv_reg_wren,
      O => D(5)
    );
\slv_reg3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => Bram_Read_Addr(6),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(6),
      I4 => slv_reg_wren,
      O => D(6)
    );
\slv_reg3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => Bram_Read_Addr(7),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(7),
      I4 => slv_reg_wren,
      O => D(7)
    );
\slv_reg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => Bram_Read_Addr(8),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(8),
      I4 => slv_reg_wren,
      O => D(8)
    );
\slv_reg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => Bram_Read_Addr(9),
      I2 => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      I3 => \^bram_write_addr_reg[10]_0\(9),
      I4 => slv_reg_wren,
      O => D(9)
    );
u_ReadAddrCtrl: entity work.base_cnn_top_0_0_ReadAddrCtrl
     port map (
      Alu_Data_Ready => Alu_Data_Ready,
      Alu_Data_Ready_reg(0) => Alu_Data_Ready_reg(1),
      Alu_Data_Ready_reg_0 => \Bram_Write_Addr[8]_i_3_n_0\,
      \Bram_Read_Filter_reg[10]_0\(10 downto 0) => \^q\(10 downto 0),
      \Bram_Read_Present_reg[10]\(2 downto 0) => \Bram_Read_Present_reg[10]_0\(2 downto 0),
      Bram_Read_Record0(10 downto 0) => Bram_Read_Record0(10 downto 0),
      Bram_Read_Record00_in(10 downto 0) => Bram_Read_Record00_in(10 downto 0),
      \Bram_Read_Record_reg[0]\(2 downto 0) => \Bram_Read_Record_reg[0]_0\(2 downto 0),
      \Bram_Read_Record_reg[0]_0\(2 downto 0) => \Bram_Read_Record_reg[0]_1\(2 downto 0),
      \Bram_Temp_Record_reg[0]_0\ => \Bram_Temp_Record_reg[0]_0\,
      \Bram_Temp_Record_reg[10]_0\(2) => u_ReadAddrCtrl_n_25,
      \Bram_Temp_Record_reg[10]_0\(1) => u_ReadAddrCtrl_n_26,
      \Bram_Temp_Record_reg[10]_0\(0) => u_ReadAddrCtrl_n_27,
      \Bram_Temp_Record_reg[10]_1\(10 downto 7) => Bram_Read_Record(10 downto 7),
      \Bram_Temp_Record_reg[10]_1\(6) => \^bram_read_record_reg[6]_0\(5),
      \Bram_Temp_Record_reg[10]_1\(5) => Bram_Read_Record(5),
      \Bram_Temp_Record_reg[10]_1\(4 downto 0) => \^bram_read_record_reg[6]_0\(4 downto 0),
      \Bram_Temp_Record_reg[10]_2\(4) => \Bram_Temp_Record_reg_n_0_[10]\,
      \Bram_Temp_Record_reg[10]_2\(3) => \Bram_Temp_Record_reg_n_0_[9]\,
      \Bram_Temp_Record_reg[10]_2\(2) => \Bram_Temp_Record_reg_n_0_[8]\,
      \Bram_Temp_Record_reg[10]_2\(1) => \Bram_Temp_Record_reg_n_0_[7]\,
      \Bram_Temp_Record_reg[10]_2\(0) => \Bram_Temp_Record_reg_n_0_[5]\,
      \Bram_Temp_Record_reg[10]_3\(0) => \Bram_Temp_Record_reg[10]_0\(0),
      \Bram_Temp_Record_reg[10]_4\(0) => \Bram_Temp_Record_reg[10]_1\(0),
      \Bram_Temp_Record_reg[3]_0\(3 downto 0) => \Bram_Temp_Record_reg[3]_0\(3 downto 0),
      \Bram_Temp_Record_reg[5]_0\(4 downto 0) => \Bram_Temp_Record_reg[5]_0\(4 downto 0),
      \Bram_Temp_Record_reg[7]_0\(1 downto 0) => \Bram_Temp_Record_reg[7]_0\(1 downto 0),
      \Bram_Temp_Record_reg[7]_1\(0) => \Bram_Temp_Record_reg[7]_1\(0),
      CO(0) => CO(0),
      D(10) => u_ReadAddrCtrl_n_4,
      D(9) => u_ReadAddrCtrl_n_5,
      D(8) => u_ReadAddrCtrl_n_6,
      D(7) => u_ReadAddrCtrl_n_7,
      D(6) => u_ReadAddrCtrl_n_8,
      D(5) => u_ReadAddrCtrl_n_9,
      D(4) => u_ReadAddrCtrl_n_10,
      D(3) => u_ReadAddrCtrl_n_11,
      D(2) => u_ReadAddrCtrl_n_12,
      D(1) => u_ReadAddrCtrl_n_13,
      D(0) => u_ReadAddrCtrl_n_14,
      E(0) => u_ReadAddrCtrl_n_29,
      Filter_Read_Col_flg_carry_0 => Filter_Read_Col_flg_carry,
      Filter_Read_Col_flg_carry_1 => Filter_Read_Col_flg_carry_0,
      \Filter_Read_Col_flg_carry__1_0\(3 downto 0) => \Filter_Read_Col_flg_carry__1\(3 downto 0),
      \Filter_Read_Row_flg_carry__0_0\(1 downto 0) => \Filter_Read_Row_flg_carry__0\(1 downto 0),
      \Filter_Read_Row_flg_carry__1_0\ => \Filter_Read_Row_flg_carry__1\,
      \Filter_Read_Row_flg_carry__1_1\(3 downto 0) => \Filter_Read_Row_flg_carry__1_0\(3 downto 0),
      \Filter_Read_cnt_reg[1]\ => \Filter_Read_cnt[6]_i_2_n_0\,
      \Filter_Read_cnt_reg[5]\ => \Filter_Read_cnt[5]_i_2_n_0\,
      \Filter_Read_cnt_reg[6]\(6) => \Filter_Read_cnt_reg_n_0_[6]\,
      \Filter_Read_cnt_reg[6]\(5) => \Filter_Read_cnt_reg_n_0_[5]\,
      \Filter_Read_cnt_reg[6]\(4) => \Filter_Read_cnt_reg_n_0_[4]\,
      \Filter_Read_cnt_reg[6]\(3) => \Filter_Read_cnt_reg_n_0_[3]\,
      \Filter_Read_cnt_reg[6]\(2) => \Filter_Read_cnt_reg_n_0_[2]\,
      \Filter_Read_cnt_reg[6]\(1) => \Filter_Read_cnt_reg_n_0_[1]\,
      \Filter_Read_cnt_reg[6]\(0) => \Filter_Read_cnt_reg_n_0_[0]\,
      \Filter_Read_cnt_reg[6]_0\ => \Filter_Read_cnt[6]_i_3_n_0\,
      Q(2 downto 1) => addr_data_present_state(2 downto 1),
      Q(0) => \^present_state_reg[0]_0\(0),
      \Read_Col_cnt_reg[0]_0\ => \Read_Col_cnt_reg[0]\,
      \Read_Col_cnt_reg[0]_1\ => dma0_s2mm_axis_tlast_INST_0_i_3_n_0,
      \Read_Col_cnt_reg[6]_0\(3 downto 0) => \Read_Col_cnt_reg[6]\(3 downto 0),
      Read_Done_flg_reg_0 => Read_Done_flg_reg,
      Read_Done_flg_reg_1 => Read_Done_flg_reg_0,
      Read_Done_flg_reg_2(2 downto 0) => Read_Done_flg_reg_1(2 downto 0),
      Read_Done_flg_reg_3(2 downto 0) => Read_Done_flg_reg_2(2 downto 0),
      Read_Done_flg_reg_4 => Read_Done_flg_reg_3,
      \Read_Row_cnt_reg[6]_0\(3 downto 0) => \Read_Row_cnt_reg[6]\(3 downto 0),
      Read_Row_flg_carry_0 => Read_Row_flg_carry,
      \Read_Row_flg_carry__0_0\(2 downto 0) => \Read_Row_flg_carry__0\(2 downto 0),
      \Read_Row_flg_carry__1_0\(3 downto 0) => \Read_Row_flg_carry__1\(3 downto 0),
      \Record_Update_flg0_carry__0_0\(1 downto 0) => \Record_Update_flg0_carry__0\(1 downto 0),
      \Record_Update_flg0_carry__1_0\(3 downto 0) => \Record_Update_flg0_carry__1\(3 downto 0),
      \Row_Chg_flg_carry__0_0\(2 downto 0) => \Row_Chg_flg_carry__0\(2 downto 0),
      \Row_Chg_flg_carry__1_0\(3 downto 0) => \Row_Chg_flg_carry__1\(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      clk => clk,
      present_state(0) => present_state(0),
      \present_state_reg[0]\(0) => next_state(0),
      \present_state_reg[0]_0\(10) => u_ReadAddrCtrl_n_38,
      \present_state_reg[0]_0\(9) => u_ReadAddrCtrl_n_39,
      \present_state_reg[0]_0\(8) => u_ReadAddrCtrl_n_40,
      \present_state_reg[0]_0\(7) => u_ReadAddrCtrl_n_41,
      \present_state_reg[0]_0\(6) => u_ReadAddrCtrl_n_42,
      \present_state_reg[0]_0\(5) => u_ReadAddrCtrl_n_43,
      \present_state_reg[0]_0\(4) => u_ReadAddrCtrl_n_44,
      \present_state_reg[0]_0\(3) => u_ReadAddrCtrl_n_45,
      \present_state_reg[0]_0\(2) => u_ReadAddrCtrl_n_46,
      \present_state_reg[0]_0\(1) => u_ReadAddrCtrl_n_47,
      \present_state_reg[0]_0\(0) => u_ReadAddrCtrl_n_48,
      \present_state_reg[0]_1\ => \^dma0_s2mm_axis_tready_0\,
      \present_state_reg[0]_2\ => \present_state_reg[0]_7\,
      \present_state_reg[1]_rep\(0) => \present_state_reg[1]_rep\(0),
      \present_state_reg[1]_rep_0\(0) => \present_state_reg[1]_rep_0\(0),
      \present_state_reg[2]\(6) => u_ReadAddrCtrl_n_30,
      \present_state_reg[2]\(5) => u_ReadAddrCtrl_n_31,
      \present_state_reg[2]\(4) => u_ReadAddrCtrl_n_32,
      \present_state_reg[2]\(3) => u_ReadAddrCtrl_n_33,
      \present_state_reg[2]\(2) => u_ReadAddrCtrl_n_34,
      \present_state_reg[2]\(1) => u_ReadAddrCtrl_n_35,
      \present_state_reg[2]\(0) => u_ReadAddrCtrl_n_36,
      \present_state_reg[2]_0\(0) => u_ReadAddrCtrl_n_37,
      \present_state_reg[3]_rep\(0) => \present_state_reg[3]_rep\(0)
    );
wea_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => dma0_mm2s_axis_tvalid,
      I1 => dma0_mm2s_axis_tready,
      I2 => addr_data_present_state(2),
      I3 => \^present_state_reg[0]_0\(0),
      I4 => addr_data_present_state(1),
      O => dma0_mm2s_axis_tvalid_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_Conv is
  port (
    Conv_Data_valid : out STD_LOGIC;
    \Addi_Tmp_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    Filter_cnt_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Conv_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_62_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_32_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_61 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_num_i_61_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_Conv : entity is "Conv";
end base_cnn_top_0_0_Conv;

architecture STRUCTURE of base_cnn_top_0_0_Conv is
  signal \Addi_Tmp[11]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[11]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[15]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[19]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[23]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[27]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_10_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[31]_i_9_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[3]_i_5_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_3_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_4_n_0\ : STD_LOGIC;
  signal \Addi_Tmp[7]_i_5_n_0\ : STD_LOGIC;
  signal \^addi_tmp_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conv_Data_valid_i_1_n_0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal m0_n_0 : STD_LOGIC;
  signal m0_n_1 : STD_LOGIC;
  signal m0_n_10 : STD_LOGIC;
  signal m0_n_11 : STD_LOGIC;
  signal m0_n_12 : STD_LOGIC;
  signal m0_n_13 : STD_LOGIC;
  signal m0_n_14 : STD_LOGIC;
  signal m0_n_15 : STD_LOGIC;
  signal m0_n_16 : STD_LOGIC;
  signal m0_n_17 : STD_LOGIC;
  signal m0_n_18 : STD_LOGIC;
  signal m0_n_19 : STD_LOGIC;
  signal m0_n_2 : STD_LOGIC;
  signal m0_n_20 : STD_LOGIC;
  signal m0_n_21 : STD_LOGIC;
  signal m0_n_22 : STD_LOGIC;
  signal m0_n_23 : STD_LOGIC;
  signal m0_n_24 : STD_LOGIC;
  signal m0_n_25 : STD_LOGIC;
  signal m0_n_26 : STD_LOGIC;
  signal m0_n_27 : STD_LOGIC;
  signal m0_n_28 : STD_LOGIC;
  signal m0_n_29 : STD_LOGIC;
  signal m0_n_3 : STD_LOGIC;
  signal m0_n_30 : STD_LOGIC;
  signal m0_n_31 : STD_LOGIC;
  signal m0_n_32 : STD_LOGIC;
  signal m0_n_33 : STD_LOGIC;
  signal m0_n_4 : STD_LOGIC;
  signal m0_n_5 : STD_LOGIC;
  signal m0_n_6 : STD_LOGIC;
  signal m0_n_7 : STD_LOGIC;
  signal m0_n_8 : STD_LOGIC;
  signal m0_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addi_Tmp[31]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of Conv_Data_valid_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair5";
begin
  \Addi_Tmp_reg[31]_0\(31 downto 0) <= \^addi_tmp_reg[31]_0\(31 downto 0);
\Addi_Tmp[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(11),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_2_n_0\
    );
\Addi_Tmp[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(10),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_3_n_0\
    );
\Addi_Tmp[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(9),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_4_n_0\
    );
\Addi_Tmp[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(8),
      I5 => Conv_ce,
      O => \Addi_Tmp[11]_i_5_n_0\
    );
\Addi_Tmp[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(15),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_2_n_0\
    );
\Addi_Tmp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(14),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_3_n_0\
    );
\Addi_Tmp[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(13),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_4_n_0\
    );
\Addi_Tmp[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(12),
      I5 => Conv_ce,
      O => \Addi_Tmp[15]_i_5_n_0\
    );
\Addi_Tmp[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(19),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_2_n_0\
    );
\Addi_Tmp[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(18),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_3_n_0\
    );
\Addi_Tmp[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(17),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_4_n_0\
    );
\Addi_Tmp[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(16),
      I5 => Conv_ce,
      O => \Addi_Tmp[19]_i_5_n_0\
    );
\Addi_Tmp[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(23),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_2_n_0\
    );
\Addi_Tmp[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(22),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_3_n_0\
    );
\Addi_Tmp[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(21),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_4_n_0\
    );
\Addi_Tmp[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(20),
      I5 => Conv_ce,
      O => \Addi_Tmp[23]_i_5_n_0\
    );
\Addi_Tmp[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(27),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_2_n_0\
    );
\Addi_Tmp[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(26),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_3_n_0\
    );
\Addi_Tmp[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(25),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_4_n_0\
    );
\Addi_Tmp[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(24),
      I5 => Conv_ce,
      O => \Addi_Tmp[27]_i_5_n_0\
    );
\Addi_Tmp[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m0_n_1,
      I1 => m0_n_0,
      O => \Addi_Tmp[31]_i_10_n_0\
    );
\Addi_Tmp[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(30),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_2_n_0\
    );
\Addi_Tmp[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(29),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_3_n_0\
    );
\Addi_Tmp[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(28),
      I5 => Conv_ce,
      O => \Addi_Tmp[31]_i_4_n_0\
    );
\Addi_Tmp[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      O => \Addi_Tmp[31]_i_9_n_0\
    );
\Addi_Tmp[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(3),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_2_n_0\
    );
\Addi_Tmp[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(2),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_3_n_0\
    );
\Addi_Tmp[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(1),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_4_n_0\
    );
\Addi_Tmp[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(0),
      I5 => Conv_ce,
      O => \Addi_Tmp[3]_i_5_n_0\
    );
\Addi_Tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(7),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_2_n_0\
    );
\Addi_Tmp[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(6),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_3_n_0\
    );
\Addi_Tmp[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(5),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_4_n_0\
    );
\Addi_Tmp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => \^addi_tmp_reg[31]_0\(4),
      I5 => Conv_ce,
      O => \Addi_Tmp[7]_i_5_n_0\
    );
\Addi_Tmp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_33,
      Q => \^addi_tmp_reg[31]_0\(0)
    );
\Addi_Tmp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_23,
      Q => \^addi_tmp_reg[31]_0\(10)
    );
\Addi_Tmp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_22,
      Q => \^addi_tmp_reg[31]_0\(11)
    );
\Addi_Tmp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_21,
      Q => \^addi_tmp_reg[31]_0\(12)
    );
\Addi_Tmp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_20,
      Q => \^addi_tmp_reg[31]_0\(13)
    );
\Addi_Tmp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_19,
      Q => \^addi_tmp_reg[31]_0\(14)
    );
\Addi_Tmp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_18,
      Q => \^addi_tmp_reg[31]_0\(15)
    );
\Addi_Tmp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_17,
      Q => \^addi_tmp_reg[31]_0\(16)
    );
\Addi_Tmp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_16,
      Q => \^addi_tmp_reg[31]_0\(17)
    );
\Addi_Tmp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_15,
      Q => \^addi_tmp_reg[31]_0\(18)
    );
\Addi_Tmp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_14,
      Q => \^addi_tmp_reg[31]_0\(19)
    );
\Addi_Tmp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_32,
      Q => \^addi_tmp_reg[31]_0\(1)
    );
\Addi_Tmp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_13,
      Q => \^addi_tmp_reg[31]_0\(20)
    );
\Addi_Tmp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_12,
      Q => \^addi_tmp_reg[31]_0\(21)
    );
\Addi_Tmp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_11,
      Q => \^addi_tmp_reg[31]_0\(22)
    );
\Addi_Tmp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_10,
      Q => \^addi_tmp_reg[31]_0\(23)
    );
\Addi_Tmp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_9,
      Q => \^addi_tmp_reg[31]_0\(24)
    );
\Addi_Tmp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_8,
      Q => \^addi_tmp_reg[31]_0\(25)
    );
\Addi_Tmp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_7,
      Q => \^addi_tmp_reg[31]_0\(26)
    );
\Addi_Tmp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_6,
      Q => \^addi_tmp_reg[31]_0\(27)
    );
\Addi_Tmp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_5,
      Q => \^addi_tmp_reg[31]_0\(28)
    );
\Addi_Tmp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_4,
      Q => \^addi_tmp_reg[31]_0\(29)
    );
\Addi_Tmp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_31,
      Q => \^addi_tmp_reg[31]_0\(2)
    );
\Addi_Tmp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_3,
      Q => \^addi_tmp_reg[31]_0\(30)
    );
\Addi_Tmp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_2,
      Q => \^addi_tmp_reg[31]_0\(31)
    );
\Addi_Tmp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_30,
      Q => \^addi_tmp_reg[31]_0\(3)
    );
\Addi_Tmp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_29,
      Q => \^addi_tmp_reg[31]_0\(4)
    );
\Addi_Tmp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_28,
      Q => \^addi_tmp_reg[31]_0\(5)
    );
\Addi_Tmp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_27,
      Q => \^addi_tmp_reg[31]_0\(6)
    );
\Addi_Tmp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_26,
      Q => \^addi_tmp_reg[31]_0\(7)
    );
\Addi_Tmp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_25,
      Q => \^addi_tmp_reg[31]_0\(8)
    );
\Addi_Tmp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => m0_n_24,
      Q => \^addi_tmp_reg[31]_0\(9)
    );
Conv_Data_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => count(0),
      I3 => count(1),
      O => Conv_Data_valid_i_1_n_0
    );
Conv_Data_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => Conv_Data_valid_i_1_n_0,
      Q => Conv_Data_valid
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Conv_ce,
      I1 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0B000"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => Conv_ce,
      I3 => count(0),
      I4 => count(1),
      O => \count[1]_i_1__0_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count(2),
      I3 => Conv_ce,
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA8000"
    )
        port map (
      I0 => Conv_ce,
      I1 => count(2),
      I2 => count(1),
      I3 => count(0),
      I4 => count(3),
      O => \count[3]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => \count[0]_i_1_n_0\,
      Q => count(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => \count[1]_i_1__0_n_0\,
      Q => count(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => \count[2]_i_1_n_0\,
      Q => count(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => \count[3]_i_1_n_0\,
      Q => count(3)
    );
m0: entity work.base_cnn_top_0_0_multiplier
     port map (
      \Addi_Tmp_reg[11]\(3) => \Addi_Tmp[11]_i_2_n_0\,
      \Addi_Tmp_reg[11]\(2) => \Addi_Tmp[11]_i_3_n_0\,
      \Addi_Tmp_reg[11]\(1) => \Addi_Tmp[11]_i_4_n_0\,
      \Addi_Tmp_reg[11]\(0) => \Addi_Tmp[11]_i_5_n_0\,
      \Addi_Tmp_reg[15]\(3) => \Addi_Tmp[15]_i_2_n_0\,
      \Addi_Tmp_reg[15]\(2) => \Addi_Tmp[15]_i_3_n_0\,
      \Addi_Tmp_reg[15]\(1) => \Addi_Tmp[15]_i_4_n_0\,
      \Addi_Tmp_reg[15]\(0) => \Addi_Tmp[15]_i_5_n_0\,
      \Addi_Tmp_reg[19]\(3) => \Addi_Tmp[19]_i_2_n_0\,
      \Addi_Tmp_reg[19]\(2) => \Addi_Tmp[19]_i_3_n_0\,
      \Addi_Tmp_reg[19]\(1) => \Addi_Tmp[19]_i_4_n_0\,
      \Addi_Tmp_reg[19]\(0) => \Addi_Tmp[19]_i_5_n_0\,
      \Addi_Tmp_reg[23]\(3) => \Addi_Tmp[23]_i_2_n_0\,
      \Addi_Tmp_reg[23]\(2) => \Addi_Tmp[23]_i_3_n_0\,
      \Addi_Tmp_reg[23]\(1) => \Addi_Tmp[23]_i_4_n_0\,
      \Addi_Tmp_reg[23]\(0) => \Addi_Tmp[23]_i_5_n_0\,
      \Addi_Tmp_reg[27]\(3) => \Addi_Tmp[27]_i_2_n_0\,
      \Addi_Tmp_reg[27]\(2) => \Addi_Tmp[27]_i_3_n_0\,
      \Addi_Tmp_reg[27]\(1) => \Addi_Tmp[27]_i_4_n_0\,
      \Addi_Tmp_reg[27]\(0) => \Addi_Tmp[27]_i_5_n_0\,
      \Addi_Tmp_reg[31]\(2) => \Addi_Tmp[31]_i_2_n_0\,
      \Addi_Tmp_reg[31]\(1) => \Addi_Tmp[31]_i_3_n_0\,
      \Addi_Tmp_reg[31]\(0) => \Addi_Tmp[31]_i_4_n_0\,
      \Addi_Tmp_reg[31]_0\(31 downto 0) => \^addi_tmp_reg[31]_0\(31 downto 0),
      \Addi_Tmp_reg[3]\ => \Addi_Tmp[31]_i_9_n_0\,
      \Addi_Tmp_reg[3]_0\ => \Addi_Tmp[31]_i_10_n_0\,
      \Addi_Tmp_reg[7]\(3) => \Addi_Tmp[7]_i_2_n_0\,
      \Addi_Tmp_reg[7]\(2) => \Addi_Tmp[7]_i_3_n_0\,
      \Addi_Tmp_reg[7]\(1) => \Addi_Tmp[7]_i_4_n_0\,
      \Addi_Tmp_reg[7]\(0) => \Addi_Tmp[7]_i_5_n_0\,
      Conv_ce => Conv_ce,
      DI(3) => \Addi_Tmp[3]_i_2_n_0\,
      DI(2) => \Addi_Tmp[3]_i_3_n_0\,
      DI(1) => \Addi_Tmp[3]_i_4_n_0\,
      DI(0) => \Addi_Tmp[3]_i_5_n_0\,
      Filter_cnt_reg(3 downto 0) => Filter_cnt_reg(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      douta_31_sp_1 => m0_n_1,
      doutb(31 downto 0) => doutb(31 downto 0),
      doutb_31_sp_1 => m0_n_0,
      \out\(31) => m0_n_2,
      \out\(30) => m0_n_3,
      \out\(29) => m0_n_4,
      \out\(28) => m0_n_5,
      \out\(27) => m0_n_6,
      \out\(26) => m0_n_7,
      \out\(25) => m0_n_8,
      \out\(24) => m0_n_9,
      \out\(23) => m0_n_10,
      \out\(22) => m0_n_11,
      \out\(21) => m0_n_12,
      \out\(20) => m0_n_13,
      \out\(19) => m0_n_14,
      \out\(18) => m0_n_15,
      \out\(17) => m0_n_16,
      \out\(16) => m0_n_17,
      \out\(15) => m0_n_18,
      \out\(14) => m0_n_19,
      \out\(13) => m0_n_20,
      \out\(12) => m0_n_21,
      \out\(11) => m0_n_22,
      \out\(10) => m0_n_23,
      \out\(9) => m0_n_24,
      \out\(8) => m0_n_25,
      \out\(7) => m0_n_26,
      \out\(6) => m0_n_27,
      \out\(5) => m0_n_28,
      \out\(4) => m0_n_29,
      \out\(3) => m0_n_30,
      \out\(2) => m0_n_31,
      \out\(1) => m0_n_32,
      \out\(0) => m0_n_33,
      tmp_num_i_32_0(3 downto 0) => tmp_num_i_32(3 downto 0),
      tmp_num_i_32_1(31 downto 0) => tmp_num_i_32_0(31 downto 0),
      tmp_num_i_32_2(31 downto 0) => tmp_num_i_32_1(31 downto 0),
      tmp_num_i_32_3(31 downto 0) => tmp_num_i_32_2(31 downto 0),
      tmp_num_i_32_4(31 downto 0) => tmp_num_i_32_3(31 downto 0),
      tmp_num_i_61_0(31 downto 0) => tmp_num_i_61(31 downto 0),
      tmp_num_i_61_1(31 downto 0) => tmp_num_i_61_0(31 downto 0),
      tmp_num_i_62_0(31 downto 0) => tmp_num_i_62(31 downto 0),
      tmp_num_i_62_1(31 downto 0) => tmp_num_i_62_0(31 downto 0),
      tmp_num_i_62_2(31 downto 0) => tmp_num_i_62_1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_DataCtrl is
  port (
    Buff_Data_valid : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    \Buff_Ele_cnt_reg[4]\ : out STD_LOGIC;
    \Bram_Data_Data_out_reg[14]_0\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Alu_Data_out_valid : in STD_LOGIC;
    resetn : in STD_LOGIC;
    Alu_Data_out : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Maxp_ce : in STD_LOGIC;
    \Buffer_reg[14][31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Buffer_reg[14][30]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Buffer_reg[15][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_DataCtrl : entity is "DataCtrl";
end base_cnn_top_0_0_DataCtrl;

architecture STRUCTURE of base_cnn_top_0_0_DataCtrl is
  signal bram_dina_debug_i_10_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_3_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_4_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_5_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_6_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_7_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_8_n_0 : STD_LOGIC;
  signal bram_dina_debug_i_9_n_0 : STD_LOGIC;
  signal \^dina\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^resetn_0\ : STD_LOGIC;
begin
  dina(31 downto 0) <= \^dina\(31 downto 0);
  resetn_0 <= \^resetn_0\;
BC1: entity work.base_cnn_top_0_0_BufferCtrl
     port map (
      Alu_Data_out(30 downto 0) => Alu_Data_out(30 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      Buff_Data_valid => Buff_Data_valid,
      \Buff_Ele_cnt_reg[4]_0\ => \Buff_Ele_cnt_reg[4]\,
      \Buffer_reg[14][30]_0\ => \Buffer_reg[14][30]\,
      \Buffer_reg[14][31]_0\(0) => \Buffer_reg[14][31]\(0),
      \Buffer_reg[15][31]_0\(31 downto 0) => \Buffer_reg[15][31]\(31 downto 0),
      Maxp_ce => Maxp_ce,
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      douta(0) => douta(0),
      resetn => resetn,
      resetn_0 => \^resetn_0\
    );
\Bram_Data_Data_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(0),
      Q => \^dina\(0)
    );
\Bram_Data_Data_out_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(10),
      Q => \^dina\(10)
    );
\Bram_Data_Data_out_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(11),
      Q => \^dina\(11)
    );
\Bram_Data_Data_out_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(12),
      Q => \^dina\(12)
    );
\Bram_Data_Data_out_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(13),
      Q => \^dina\(13)
    );
\Bram_Data_Data_out_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(14),
      Q => \^dina\(14)
    );
\Bram_Data_Data_out_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(15),
      Q => \^dina\(15)
    );
\Bram_Data_Data_out_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(16),
      Q => \^dina\(16)
    );
\Bram_Data_Data_out_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(17),
      Q => \^dina\(17)
    );
\Bram_Data_Data_out_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(18),
      Q => \^dina\(18)
    );
\Bram_Data_Data_out_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(19),
      Q => \^dina\(19)
    );
\Bram_Data_Data_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(1),
      Q => \^dina\(1)
    );
\Bram_Data_Data_out_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(20),
      Q => \^dina\(20)
    );
\Bram_Data_Data_out_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(21),
      Q => \^dina\(21)
    );
\Bram_Data_Data_out_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(22),
      Q => \^dina\(22)
    );
\Bram_Data_Data_out_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(23),
      Q => \^dina\(23)
    );
\Bram_Data_Data_out_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(24),
      Q => \^dina\(24)
    );
\Bram_Data_Data_out_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(25),
      Q => \^dina\(25)
    );
\Bram_Data_Data_out_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(26),
      Q => \^dina\(26)
    );
\Bram_Data_Data_out_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(27),
      Q => \^dina\(27)
    );
\Bram_Data_Data_out_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(28),
      Q => \^dina\(28)
    );
\Bram_Data_Data_out_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(29),
      Q => \^dina\(29)
    );
\Bram_Data_Data_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(2),
      Q => \^dina\(2)
    );
\Bram_Data_Data_out_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(30),
      Q => \^dina\(30)
    );
\Bram_Data_Data_out_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(31),
      Q => \^dina\(31)
    );
\Bram_Data_Data_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(3),
      Q => \^dina\(3)
    );
\Bram_Data_Data_out_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(4),
      Q => \^dina\(4)
    );
\Bram_Data_Data_out_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(5),
      Q => \^dina\(5)
    );
\Bram_Data_Data_out_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(6),
      Q => \^dina\(6)
    );
\Bram_Data_Data_out_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(7),
      Q => \^dina\(7)
    );
\Bram_Data_Data_out_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(8),
      Q => \^dina\(8)
    );
\Bram_Data_Data_out_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \^resetn_0\,
      D => D(9),
      Q => \^dina\(9)
    );
bram_dina_debug_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dina\(17),
      I1 => \^dina\(29),
      I2 => \^dina\(5),
      I3 => \^dina\(9),
      O => bram_dina_debug_i_10_n_0
    );
bram_dina_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bram_dina_debug_i_3_n_0,
      I1 => bram_dina_debug_i_4_n_0,
      I2 => bram_dina_debug_i_5_n_0,
      I3 => bram_dina_debug_i_6_n_0,
      O => \Bram_Data_Data_out_reg[14]_0\
    );
bram_dina_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dina\(14),
      I1 => \^dina\(2),
      I2 => \^dina\(26),
      I3 => \^dina\(22),
      I4 => bram_dina_debug_i_7_n_0,
      O => bram_dina_debug_i_3_n_0
    );
bram_dina_debug_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dina\(11),
      I1 => \^dina\(7),
      I2 => \^dina\(31),
      I3 => \^dina\(19),
      I4 => bram_dina_debug_i_8_n_0,
      O => bram_dina_debug_i_4_n_0
    );
bram_dina_debug_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dina\(8),
      I1 => \^dina\(4),
      I2 => \^dina\(28),
      I3 => \^dina\(16),
      I4 => bram_dina_debug_i_9_n_0,
      O => bram_dina_debug_i_5_n_0
    );
bram_dina_debug_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dina\(13),
      I1 => \^dina\(1),
      I2 => \^dina\(25),
      I3 => \^dina\(21),
      I4 => bram_dina_debug_i_10_n_0,
      O => bram_dina_debug_i_6_n_0
    );
bram_dina_debug_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dina\(18),
      I1 => \^dina\(30),
      I2 => \^dina\(6),
      I3 => \^dina\(10),
      O => bram_dina_debug_i_7_n_0
    );
bram_dina_debug_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dina\(23),
      I1 => \^dina\(27),
      I2 => \^dina\(3),
      I3 => \^dina\(15),
      O => bram_dina_debug_i_8_n_0
    );
bram_dina_debug_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dina\(20),
      I1 => \^dina\(24),
      I2 => \^dina\(0),
      I3 => \^dina\(12),
      O => bram_dina_debug_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_MaxpLayerCtrl is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Alu_Data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_out_valid : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[30]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[29]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[24]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[15]\ : out STD_LOGIC;
    dma1_mm2s_axis_tdata_12_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_10_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_9_sp_1 : out STD_LOGIC;
    \Buffer_reg[15][30]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Maxp_ce : in STD_LOGIC;
    bram_dinb_debug_i_13 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Buff_Data_valid : in STD_LOGIC;
    bram_dinb_debug_i_13_0 : in STD_LOGIC;
    bram_dinb_debug_i_7 : in STD_LOGIC;
    bram_dinb_debug_i_9 : in STD_LOGIC;
    bram_dinb_debug_i_9_0 : in STD_LOGIC;
    bram_dinb_debug_i_13_1 : in STD_LOGIC;
    bram_dinb_debug_i_7_0 : in STD_LOGIC;
    bram_dinb_debug_i_11 : in STD_LOGIC;
    bram_dinb_debug_i_8 : in STD_LOGIC;
    bram_dinb_debug_i_12 : in STD_LOGIC;
    bram_dinb_debug_i_6 : in STD_LOGIC;
    bram_dinb_debug_i_12_0 : in STD_LOGIC;
    bram_dinb_debug_i_6_0 : in STD_LOGIC;
    bram_dinb_debug_i_11_0 : in STD_LOGIC;
    bram_dinb_debug_i_8_0 : in STD_LOGIC;
    \Buffer_reg[15][30]_0\ : in STD_LOGIC;
    \Buffer_reg[15][30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Data_cnt_reg[9]\ : in STD_LOGIC;
    Conv_Data_valid : in STD_LOGIC;
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bram_dinb_debug_i_2 : in STD_LOGIC;
    bram_dinb_debug_i_2_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_MaxpLayerCtrl : entity is "MaxpLayerCtrl";
end base_cnn_top_0_0_MaxpLayerCtrl;

architecture STRUCTURE of base_cnn_top_0_0_MaxpLayerCtrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal com2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \com2[31]_i_1_n_0\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dma1_mm2s_axis_tdata_10_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_12_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_9_sn_1 : STD_LOGIC;
  signal \num_equal_flag_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \num_equal_flag_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \num_val_flag_carry__2_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal u1_n_62 : STD_LOGIC;
  signal u1_n_63 : STD_LOGIC;
  signal u1_n_64 : STD_LOGIC;
  signal u1_n_65 : STD_LOGIC;
  signal u1_n_66 : STD_LOGIC;
  signal u1_n_67 : STD_LOGIC;
  signal u1_n_68 : STD_LOGIC;
  signal u1_n_69 : STD_LOGIC;
  signal u1_n_70 : STD_LOGIC;
  signal u1_n_71 : STD_LOGIC;
  signal u1_n_72 : STD_LOGIC;
  signal u1_n_73 : STD_LOGIC;
  signal u1_n_74 : STD_LOGIC;
  signal u1_n_75 : STD_LOGIC;
  signal u1_n_76 : STD_LOGIC;
  signal u1_n_77 : STD_LOGIC;
  signal u1_n_78 : STD_LOGIC;
  signal u1_n_79 : STD_LOGIC;
  signal u1_n_80 : STD_LOGIC;
  signal u1_n_81 : STD_LOGIC;
  signal u1_n_82 : STD_LOGIC;
  signal u1_n_83 : STD_LOGIC;
  signal u1_n_84 : STD_LOGIC;
  signal u1_n_85 : STD_LOGIC;
  signal u1_n_86 : STD_LOGIC;
  signal u1_n_87 : STD_LOGIC;
  signal u1_n_88 : STD_LOGIC;
  signal u1_n_89 : STD_LOGIC;
  signal u1_n_90 : STD_LOGIC;
  signal u1_n_91 : STD_LOGIC;
  signal u1_n_92 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of web_i_5 : label is "soft_lutpair26";
begin
  Q(0) <= \^q\(0);
  dma1_mm2s_axis_tdata_10_sp_1 <= dma1_mm2s_axis_tdata_10_sn_1;
  dma1_mm2s_axis_tdata_12_sp_1 <= dma1_mm2s_axis_tdata_12_sn_1;
  dma1_mm2s_axis_tdata_9_sp_1 <= dma1_mm2s_axis_tdata_9_sn_1;
\Buffer[15][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => douta(31),
      I1 => \^q\(0),
      I2 => Maxp_ce,
      I3 => \Buffer_reg[15][30]\,
      O => D(31)
    );
\com2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => douta(31),
      I1 => \^q\(0),
      I2 => count(0),
      I3 => count(1),
      O => \com2[31]_i_1_n_0\
    );
\com2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_92,
      Q => com2(0)
    );
\com2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_82,
      Q => com2(10)
    );
\com2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_81,
      Q => com2(11)
    );
\com2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_80,
      Q => com2(12)
    );
\com2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_79,
      Q => com2(13)
    );
\com2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_78,
      Q => com2(14)
    );
\com2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_77,
      Q => com2(15)
    );
\com2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_76,
      Q => com2(16)
    );
\com2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_75,
      Q => com2(17)
    );
\com2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_74,
      Q => com2(18)
    );
\com2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_73,
      Q => com2(19)
    );
\com2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_91,
      Q => com2(1)
    );
\com2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_72,
      Q => com2(20)
    );
\com2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_71,
      Q => com2(21)
    );
\com2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_70,
      Q => com2(22)
    );
\com2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_69,
      Q => com2(23)
    );
\com2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_68,
      Q => com2(24)
    );
\com2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_67,
      Q => com2(25)
    );
\com2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_66,
      Q => com2(26)
    );
\com2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_65,
      Q => com2(27)
    );
\com2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_64,
      Q => com2(28)
    );
\com2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_63,
      Q => com2(29)
    );
\com2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_90,
      Q => com2(2)
    );
\com2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_62,
      Q => com2(30)
    );
\com2_reg[31]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => Maxp_ce,
      D => \com2[31]_i_1_n_0\,
      PRE => \p_0_in__0\,
      Q => \^q\(0)
    );
\com2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_89,
      Q => com2(3)
    );
\com2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_88,
      Q => com2(4)
    );
\com2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_87,
      Q => com2(5)
    );
\com2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_86,
      Q => com2(6)
    );
\com2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_85,
      Q => com2(7)
    );
\com2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_84,
      Q => com2(8)
    );
\com2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => u1_n_83,
      Q => com2(9)
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(0),
      O => p_0_in(0)
    );
\count[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => p_0_in(1)
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => p_0_in(0),
      Q => count(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => Maxp_ce,
      CLR => \p_0_in__0\,
      D => p_0_in(1),
      Q => count(1)
    );
\num_equal_flag_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => douta(31),
      I2 => com2(30),
      I3 => douta(30),
      O => \num_equal_flag_carry__1_i_1_n_0\
    );
\num_equal_flag_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(28),
      I1 => com2(28),
      I2 => douta(29),
      I3 => com2(29),
      I4 => com2(27),
      I5 => douta(27),
      O => \num_equal_flag_carry__1_i_2_n_0\
    );
\num_equal_flag_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => douta(24),
      I1 => com2(24),
      I2 => douta(25),
      I3 => com2(25),
      I4 => com2(26),
      I5 => douta(26),
      O => \num_equal_flag_carry__1_i_3_n_0\
    );
\num_val_flag_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(30),
      I1 => com2(30),
      O => \num_val_flag_carry__2_i_1_n_0\
    );
\num_val_flag_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(29),
      I1 => com2(29),
      I2 => douta(28),
      I3 => com2(28),
      O => \num_val_flag_carry__2_i_2_n_0\
    );
\num_val_flag_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(27),
      I1 => com2(27),
      I2 => douta(26),
      I3 => com2(26),
      O => \num_val_flag_carry__2_i_3_n_0\
    );
\num_val_flag_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => douta(25),
      I1 => com2(25),
      I2 => douta(24),
      I3 => com2(24),
      O => \num_val_flag_carry__2_i_4_n_0\
    );
\num_val_flag_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => com2(30),
      I1 => douta(30),
      O => \num_val_flag_carry__2_i_5_n_0\
    );
\num_val_flag_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => com2(29),
      I1 => douta(29),
      I2 => com2(28),
      I3 => douta(28),
      O => \num_val_flag_carry__2_i_6_n_0\
    );
\num_val_flag_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => com2(27),
      I1 => douta(27),
      I2 => com2(26),
      I3 => douta(26),
      O => \num_val_flag_carry__2_i_7_n_0\
    );
\num_val_flag_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => com2(25),
      I1 => douta(25),
      I2 => com2(24),
      I3 => douta(24),
      O => \num_val_flag_carry__2_i_8_n_0\
    );
u1: entity work.base_cnn_top_0_0_compare
     port map (
      Alu_Data_out(30 downto 0) => Alu_Data_out(30 downto 0),
      Buff_Data_valid => Buff_Data_valid,
      \Buffer_reg[15][30]\ => \Buffer_reg[15][30]\,
      \Buffer_reg[15][30]_0\ => \Buffer_reg[15][30]_0\,
      \Buffer_reg[15][30]_1\(30 downto 0) => \Buffer_reg[15][30]_1\(30 downto 0),
      D(30 downto 0) => D(30 downto 0),
      DI(3) => \num_val_flag_carry__2_i_1_n_0\,
      DI(2) => \num_val_flag_carry__2_i_2_n_0\,
      DI(1) => \num_val_flag_carry__2_i_3_n_0\,
      DI(0) => \num_val_flag_carry__2_i_4_n_0\,
      Maxp_ce => Maxp_ce,
      Q(31) => \^q\(0),
      Q(30 downto 0) => com2(30 downto 0),
      S(3) => \num_val_flag_carry__2_i_5_n_0\,
      S(2) => \num_val_flag_carry__2_i_6_n_0\,
      S(1) => \num_val_flag_carry__2_i_7_n_0\,
      S(0) => \num_val_flag_carry__2_i_8_n_0\,
      bram_dinb_debug_i_11_0 => bram_dinb_debug_i_11,
      bram_dinb_debug_i_11_1 => bram_dinb_debug_i_11_0,
      bram_dinb_debug_i_12_0 => bram_dinb_debug_i_12,
      bram_dinb_debug_i_12_1 => bram_dinb_debug_i_12_0,
      bram_dinb_debug_i_13_0(13 downto 0) => bram_dinb_debug_i_13(13 downto 0),
      bram_dinb_debug_i_13_1 => bram_dinb_debug_i_13_0,
      bram_dinb_debug_i_13_2 => bram_dinb_debug_i_13_1,
      bram_dinb_debug_i_2 => bram_dinb_debug_i_2,
      bram_dinb_debug_i_2_0 => bram_dinb_debug_i_2_0,
      bram_dinb_debug_i_53_0(2) => \num_equal_flag_carry__1_i_1_n_0\,
      bram_dinb_debug_i_53_0(1) => \num_equal_flag_carry__1_i_2_n_0\,
      bram_dinb_debug_i_53_0(0) => \num_equal_flag_carry__1_i_3_n_0\,
      bram_dinb_debug_i_6_0 => bram_dinb_debug_i_6,
      bram_dinb_debug_i_6_1 => bram_dinb_debug_i_6_0,
      bram_dinb_debug_i_7_0 => bram_dinb_debug_i_7,
      bram_dinb_debug_i_7_1 => bram_dinb_debug_i_7_0,
      bram_dinb_debug_i_8_0 => bram_dinb_debug_i_8,
      bram_dinb_debug_i_8_1 => bram_dinb_debug_i_8_0,
      bram_dinb_debug_i_9_0 => bram_dinb_debug_i_9,
      bram_dinb_debug_i_9_1 => bram_dinb_debug_i_9_0,
      \com2_reg[30]\(1 downto 0) => count(1 downto 0),
      \count_reg[0]\(30) => u1_n_62,
      \count_reg[0]\(29) => u1_n_63,
      \count_reg[0]\(28) => u1_n_64,
      \count_reg[0]\(27) => u1_n_65,
      \count_reg[0]\(26) => u1_n_66,
      \count_reg[0]\(25) => u1_n_67,
      \count_reg[0]\(24) => u1_n_68,
      \count_reg[0]\(23) => u1_n_69,
      \count_reg[0]\(22) => u1_n_70,
      \count_reg[0]\(21) => u1_n_71,
      \count_reg[0]\(20) => u1_n_72,
      \count_reg[0]\(19) => u1_n_73,
      \count_reg[0]\(18) => u1_n_74,
      \count_reg[0]\(17) => u1_n_75,
      \count_reg[0]\(16) => u1_n_76,
      \count_reg[0]\(15) => u1_n_77,
      \count_reg[0]\(14) => u1_n_78,
      \count_reg[0]\(13) => u1_n_79,
      \count_reg[0]\(12) => u1_n_80,
      \count_reg[0]\(11) => u1_n_81,
      \count_reg[0]\(10) => u1_n_82,
      \count_reg[0]\(9) => u1_n_83,
      \count_reg[0]\(8) => u1_n_84,
      \count_reg[0]\(7) => u1_n_85,
      \count_reg[0]\(6) => u1_n_86,
      \count_reg[0]\(5) => u1_n_87,
      \count_reg[0]\(4) => u1_n_88,
      \count_reg[0]\(3) => u1_n_89,
      \count_reg[0]\(2) => u1_n_90,
      \count_reg[0]\(1) => u1_n_91,
      \count_reg[0]\(0) => u1_n_92,
      dma1_mm2s_axis_tdata(13 downto 0) => dma1_mm2s_axis_tdata(13 downto 0),
      \dma1_mm2s_axis_tdata[15]\ => \dma1_mm2s_axis_tdata[15]\,
      \dma1_mm2s_axis_tdata[24]\ => \dma1_mm2s_axis_tdata[24]\,
      \dma1_mm2s_axis_tdata[29]\ => \dma1_mm2s_axis_tdata[29]\,
      \dma1_mm2s_axis_tdata[30]\ => \dma1_mm2s_axis_tdata[30]\,
      dma1_mm2s_axis_tdata_10_sp_1 => dma1_mm2s_axis_tdata_10_sn_1,
      dma1_mm2s_axis_tdata_12_sp_1 => dma1_mm2s_axis_tdata_12_sn_1,
      dma1_mm2s_axis_tdata_9_sp_1 => dma1_mm2s_axis_tdata_9_sn_1,
      douta(31 downto 0) => douta(31 downto 0)
    );
web_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => Maxp_ce,
      I3 => \Data_cnt_reg[9]\,
      I4 => Conv_Data_valid,
      O => Alu_Data_out_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_AddrCtrl is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bram_Read_Addr0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \present_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Maxp_Record_reg[3]\ : out STD_LOGIC;
    \present_state_reg[0]_0\ : out STD_LOGIC;
    \Bram_Read_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Read_Row_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Read_Col_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Output_Addr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dma0_s2mm_axis_tready_0 : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_present_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_0\ : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \FSM_onehot_present_state_reg[1]\ : out STD_LOGIC;
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Write_Bram_Done_flg : out STD_LOGIC;
    \Filter_Read_Row_flg_carry__1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[4]\ : out STD_LOGIC;
    \present_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bram_Temp_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Read_Done_flg_reg : out STD_LOGIC;
    \present_state_reg[0]_2\ : out STD_LOGIC;
    bram_dinb_debug_reg : out STD_LOGIC;
    bram_addrb_debug_reg : out STD_LOGIC;
    \present_state_reg[0]_3\ : out STD_LOGIC;
    \present_state_reg[2]\ : out STD_LOGIC;
    \present_state_reg[0]_4\ : out STD_LOGIC;
    \present_state_reg[2]_0\ : out STD_LOGIC;
    \present_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_1\ : out STD_LOGIC;
    Buff_Data_valid_reg : out STD_LOGIC;
    reset_ip : out STD_LOGIC;
    \Bram_Read_Addr_reg[7]\ : out STD_LOGIC;
    \present_state_reg[1]\ : out STD_LOGIC;
    dma0_mm2s_axis_tvalid_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_onehot_present_state_reg[0]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Col_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Filter_Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Row_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Record_Update_flg0_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Record_Update_flg0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Bram_Read_Addr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Data_Size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Write_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[0]\ : in STD_LOGIC;
    \Bram_Maxp_Record_reg[2]\ : in STD_LOGIC;
    \FSM_onehot_present_state_reg[4]\ : in STD_LOGIC;
    Read_Done_flg_reg_2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 10 downto 0 );
    slv_reg_wren : in STD_LOGIC;
    \Bram_Temp_Record_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry : in STD_LOGIC;
    present_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry_0 : in STD_LOGIC;
    web : in STD_LOGIC;
    \Bram_Write_Addr_reg[0]_0\ : in STD_LOGIC;
    axis_dma0_mm2s_wren : in STD_LOGIC;
    Conv_Weight_Ready : in STD_LOGIC;
    \FSM_onehot_present_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_Ready : in STD_LOGIC;
    \present_state_reg[0]_6\ : in STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    dma0_s2mm_axis_tvalid : in STD_LOGIC;
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dinb_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dinb_reg[30]\ : in STD_LOGIC;
    Alu_Data_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb_11_sp_1 : in STD_LOGIC;
    \addrb[11]_0\ : in STD_LOGIC;
    Read_Row_flg_carry : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma1_mm2s_axis_tready : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma0_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bram_Read_Record_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Read_Record_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    model_done_flg_debug : in STD_LOGIC;
    bram_dinb_debug : in STD_LOGIC;
    bram_addrb_debug_reg_0 : in STD_LOGIC;
    data_state_4_debug : in STD_LOGIC;
    data_state_3_debug : in STD_LOGIC;
    data_state_2_debug : in STD_LOGIC;
    data_state_1_debug : in STD_LOGIC;
    data_state_0_debug : in STD_LOGIC;
    weight_state_5_debug : in STD_LOGIC;
    weight_state_4_debug : in STD_LOGIC;
    weight_state_3_debug : in STD_LOGIC;
    weight_state_2_debug : in STD_LOGIC;
    weight_state_1_debug : in STD_LOGIC;
    weight_state_0_debug : in STD_LOGIC;
    bram_dinb_debug_reg_0 : in STD_LOGIC;
    bram_dinb_debug_reg_1 : in STD_LOGIC;
    bram_dinb_debug_reg_2 : in STD_LOGIC;
    bram_dinb_debug_reg_3 : in STD_LOGIC;
    bram_dinb_debug_reg_4 : in STD_LOGIC;
    bram_dinb_debug_reg_5 : in STD_LOGIC;
    bram_dinb_debug_reg_6 : in STD_LOGIC;
    axis_dma1_mm2s_wren : in STD_LOGIC;
    Alu_Data_out_valid : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    \slv_reg3[31]_i_3\ : in STD_LOGIC;
    dma0_mm2s_axis_tready : in STD_LOGIC;
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Bram_Maxp_Record_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_AddrCtrl : entity is "AddrCtrl";
end base_cnn_top_0_0_AddrCtrl;

architecture STRUCTURE of base_cnn_top_0_0_AddrCtrl is
  signal Bram_Write_Addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^write_bram_done_flg\ : STD_LOGIC;
  signal Write_Weight_Done_flg : STD_LOGIC;
  signal addrb_11_sn_1 : STD_LOGIC;
  signal \^dma0_s2mm_axis_tready_0\ : STD_LOGIC;
  signal u_AddrDataCtrl_n_102 : STD_LOGIC;
  signal u_AddrWeightCtrl_n_1 : STD_LOGIC;
begin
  Write_Bram_Done_flg <= \^write_bram_done_flg\;
  addrb_11_sn_1 <= addrb_11_sp_1;
  dma0_s2mm_axis_tready_0 <= \^dma0_s2mm_axis_tready_0\;
u_AddrDataCtrl: entity work.base_cnn_top_0_0_AddrDataCtrl
     port map (
      Alu_Data_Ready => Alu_Data_Ready,
      Alu_Data_Ready_reg(1) => Write_Weight_Done_flg,
      Alu_Data_Ready_reg(0) => u_AddrWeightCtrl_n_1,
      \Bram_Maxp_Record_reg[0]_0\(0) => \Bram_Maxp_Record_reg[0]\(0),
      \Bram_Maxp_Record_reg[10]_0\(10 downto 0) => \Bram_Maxp_Record_reg[10]\(10 downto 0),
      \Bram_Maxp_Record_reg[2]_0\ => \Bram_Maxp_Record_reg[2]\,
      \Bram_Maxp_Record_reg[3]_0\ => \Bram_Maxp_Record_reg[3]\,
      \Bram_Maxp_Record_reg[4]_0\ => \Bram_Maxp_Record_reg[4]\,
      \Bram_Maxp_Record_reg[6]_0\(3 downto 0) => \Bram_Maxp_Record_reg[6]\(3 downto 0),
      \Bram_Output_Addr_reg[10]_0\(10 downto 0) => \Bram_Output_Addr_reg[10]\(10 downto 0),
      Bram_Read_Addr0(10 downto 0) => Bram_Read_Addr0(10 downto 0),
      \Bram_Read_Addr_reg[10]_0\(2 downto 0) => \Bram_Read_Addr_reg[10]\(2 downto 0),
      \Bram_Read_Addr_reg[10]_1\(10 downto 0) => \Bram_Read_Addr_reg[10]_0\(10 downto 0),
      \Bram_Read_Addr_reg[3]_0\(3 downto 0) => \Bram_Read_Addr_reg[3]\(3 downto 0),
      \Bram_Read_Addr_reg[7]_0\ => \Bram_Read_Addr_reg[7]\,
      \Bram_Read_Addr_reg[7]_1\(3 downto 0) => \Bram_Read_Addr_reg[7]_0\(3 downto 0),
      \Bram_Read_Present_reg[10]_0\(2 downto 0) => \Bram_Read_Present_reg[10]\(2 downto 0),
      \Bram_Read_Record_reg[0]_0\(2 downto 0) => \Bram_Read_Record_reg[0]\(2 downto 0),
      \Bram_Read_Record_reg[0]_1\(2 downto 0) => \Bram_Read_Record_reg[0]_0\(2 downto 0),
      \Bram_Read_Record_reg[3]_0\(3 downto 0) => \Bram_Read_Record_reg[3]\(3 downto 0),
      \Bram_Read_Record_reg[3]_1\(3 downto 0) => \Bram_Read_Record_reg[3]_0\(3 downto 0),
      \Bram_Read_Record_reg[6]_0\(5 downto 0) => \Bram_Read_Record_reg[6]\(5 downto 0),
      \Bram_Read_Record_reg[7]_0\(1 downto 0) => \Bram_Read_Record_reg[7]\(1 downto 0),
      \Bram_Read_Record_reg[7]_1\(1 downto 0) => \Bram_Read_Record_reg[7]_0\(1 downto 0),
      \Bram_Temp_Record_reg[0]_0\ => \Bram_Temp_Record_reg[0]\,
      \Bram_Temp_Record_reg[10]_0\(0) => \Bram_Temp_Record_reg[10]\(0),
      \Bram_Temp_Record_reg[10]_1\(0) => \Bram_Temp_Record_reg[10]_0\(0),
      \Bram_Temp_Record_reg[10]_2\(0) => \Bram_Temp_Record_reg[10]_1\(0),
      \Bram_Temp_Record_reg[3]_0\(3 downto 0) => \Bram_Temp_Record_reg[3]\(3 downto 0),
      \Bram_Temp_Record_reg[5]_0\(4 downto 0) => \Bram_Temp_Record_reg[5]\(4 downto 0),
      \Bram_Temp_Record_reg[6]_0\(5 downto 0) => \Bram_Temp_Record_reg[6]\(5 downto 0),
      \Bram_Temp_Record_reg[7]_0\(1 downto 0) => \Bram_Temp_Record_reg[7]\(1 downto 0),
      \Bram_Temp_Record_reg[7]_1\(0) => \Bram_Temp_Record_reg[7]_0\(0),
      \Bram_Temp_Record_reg[7]_2\(7 downto 0) => \Bram_Temp_Record_reg[7]_1\(7 downto 0),
      \Bram_Write_Addr_reg[0]_0\(0) => \Bram_Write_Addr_reg[0]\(0),
      \Bram_Write_Addr_reg[0]_1\ => \Bram_Write_Addr_reg[0]_0\,
      \Bram_Write_Addr_reg[10]_0\(10 downto 0) => Bram_Write_Addr(10 downto 0),
      CO(0) => CO(0),
      Conv_ce_reg => \FSM_onehot_present_state_reg[4]\,
      D(10 downto 0) => D(10 downto 0),
      Data_Size(0) => Data_Size(0),
      E(0) => E(0),
      \FSM_onehot_present_state_reg[2]\(1) => \^write_bram_done_flg\,
      \FSM_onehot_present_state_reg[2]\(0) => u_AddrDataCtrl_n_102,
      Filter_Read_Col_flg_carry => Filter_Read_Col_flg_carry,
      Filter_Read_Col_flg_carry_0 => Filter_Read_Col_flg_carry_0,
      \Filter_Read_Col_flg_carry__1\(3 downto 0) => \Filter_Read_Col_flg_carry__1\(3 downto 0),
      \Filter_Read_Row_flg_carry__0\(1 downto 0) => \Filter_Read_Row_flg_carry__0\(1 downto 0),
      \Filter_Read_Row_flg_carry__1\ => \Filter_Read_Row_flg_carry__1\,
      \Filter_Read_Row_flg_carry__1_0\(3 downto 0) => \Filter_Read_Row_flg_carry__1_0\(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      \Read_Col_cnt_reg[0]\ => \addrb[11]_0\,
      \Read_Col_cnt_reg[6]\(3 downto 0) => \Read_Col_cnt_reg[6]\(3 downto 0),
      Read_Done_flg_reg => Read_Done_flg_reg,
      Read_Done_flg_reg_0 => \FSM_onehot_present_state_reg[0]\,
      Read_Done_flg_reg_1(2 downto 0) => Read_Done_flg_reg_0(2 downto 0),
      Read_Done_flg_reg_2(2 downto 0) => Read_Done_flg_reg_1(2 downto 0),
      Read_Done_flg_reg_3 => Read_Done_flg_reg_2,
      \Read_Row_cnt_reg[6]\(3 downto 0) => \Read_Row_cnt_reg[6]\(3 downto 0),
      Read_Row_flg_carry => Read_Row_flg_carry,
      \Read_Row_flg_carry__0\(2 downto 0) => \Read_Row_flg_carry__0\(2 downto 0),
      \Read_Row_flg_carry__1\(3 downto 0) => \Read_Row_flg_carry__1\(3 downto 0),
      \Record_Update_flg0_carry__0\(1 downto 0) => \Record_Update_flg0_carry__0\(1 downto 0),
      \Record_Update_flg0_carry__1\(3 downto 0) => \Record_Update_flg0_carry__1\(3 downto 0),
      \Row_Chg_flg_carry__0\(2 downto 0) => \Row_Chg_flg_carry__0\(2 downto 0),
      \Row_Chg_flg_carry__1\(3 downto 0) => \Row_Chg_flg_carry__1\(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      axis_dma0_mm2s_wren => axis_dma0_mm2s_wren,
      clk => clk,
      data_state_0_debug => data_state_0_debug,
      data_state_1_debug => data_state_1_debug,
      data_state_2_debug => data_state_2_debug,
      data_state_3_debug => data_state_3_debug,
      data_state_4_debug => data_state_4_debug,
      dma0_mm2s_axis_tdata(31 downto 0) => dma0_mm2s_axis_tdata(31 downto 0),
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tready => dma0_mm2s_axis_tready,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      dma0_mm2s_axis_tvalid_0 => dma0_mm2s_axis_tvalid_0,
      dma0_s2mm_axis_tready => dma0_s2mm_axis_tready,
      dma0_s2mm_axis_tready_0 => \^dma0_s2mm_axis_tready_0\,
      dma0_s2mm_axis_tvalid => dma0_s2mm_axis_tvalid,
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      model_done_flg_debug => model_done_flg_debug,
      present_state(0) => present_state(0),
      \present_state_reg[0]_0\(0) => \present_state_reg[0]\(0),
      \present_state_reg[0]_1\ => \present_state_reg[0]_0\,
      \present_state_reg[0]_2\(31 downto 0) => \present_state_reg[0]_1\(31 downto 0),
      \present_state_reg[0]_3\ => \present_state_reg[0]_2\,
      \present_state_reg[0]_4\ => \present_state_reg[0]_3\,
      \present_state_reg[0]_5\ => \present_state_reg[0]_4\,
      \present_state_reg[0]_6\ => \present_state_reg[0]_5\,
      \present_state_reg[0]_7\ => \present_state_reg[0]_6\,
      \present_state_reg[1]_0\ => \present_state_reg[1]\,
      \present_state_reg[1]_rep\(0) => \present_state_reg[1]_rep\(0),
      \present_state_reg[1]_rep_0\(0) => \present_state_reg[1]_rep_0\(0),
      \present_state_reg[2]_0\ => \present_state_reg[2]\,
      \present_state_reg[2]_1\ => \present_state_reg[2]_0\,
      \present_state_reg[3]_rep\(0) => \present_state_reg[3]_rep\(0),
      s_axi_wdata(10 downto 0) => s_axi_wdata(10 downto 0),
      slv_reg_wren => slv_reg_wren,
      web => web
    );
u_AddrWeightCtrl: entity work.base_cnn_top_0_0_AddrWeightCtrl
     port map (
      Alu_Data_out(31 downto 0) => Alu_Data_out(31 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      Buff_Data_valid_reg => Buff_Data_valid_reg,
      Conv_Weight_Ready => Conv_Weight_Ready,
      D(2) => \FSM_onehot_present_state_reg[5]_2\(0),
      D(1) => \^write_bram_done_flg\,
      D(0) => u_AddrDataCtrl_n_102,
      \FSM_onehot_present_state_reg[0]_0\ => \^dma0_s2mm_axis_tready_0\,
      \FSM_onehot_present_state_reg[0]_1\(0) => \FSM_onehot_present_state_reg[0]_0\(0),
      \FSM_onehot_present_state_reg[0]_2\ => \FSM_onehot_present_state_reg[0]\,
      \FSM_onehot_present_state_reg[1]_0\ => \FSM_onehot_present_state_reg[1]\,
      \FSM_onehot_present_state_reg[2]_0\ => \FSM_onehot_present_state_reg[2]\,
      \FSM_onehot_present_state_reg[2]_1\ => \FSM_onehot_present_state_reg[2]_0\,
      \FSM_onehot_present_state_reg[3]_0\ => \FSM_onehot_present_state_reg[3]\,
      \FSM_onehot_present_state_reg[3]_1\ => \FSM_onehot_present_state_reg[3]_0\,
      \FSM_onehot_present_state_reg[3]_2\ => \FSM_onehot_present_state_reg[3]_1\,
      \FSM_onehot_present_state_reg[3]_3\ => \FSM_onehot_present_state_reg[3]_2\,
      \FSM_onehot_present_state_reg[3]_4\ => \FSM_onehot_present_state_reg[3]_3\,
      \FSM_onehot_present_state_reg[4]_0\ => \FSM_onehot_present_state_reg[4]\,
      \FSM_onehot_present_state_reg[5]_0\ => \FSM_onehot_present_state_reg[5]\,
      \FSM_onehot_present_state_reg[5]_1\ => \FSM_onehot_present_state_reg[5]_0\,
      \FSM_onehot_present_state_reg[5]_2\ => \FSM_onehot_present_state_reg[5]_1\,
      Q(1) => Write_Weight_Done_flg,
      Q(0) => u_AddrWeightCtrl_n_1,
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb[10]\(10 downto 0) => Bram_Write_Addr(10 downto 0),
      \addrb[11]_0\ => \addrb[11]_0\,
      addrb_11_sp_1 => addrb_11_sn_1,
      axis_dma1_mm2s_wren => axis_dma1_mm2s_wren,
      bram_addrb_debug_reg => bram_addrb_debug_reg,
      bram_addrb_debug_reg_0 => bram_addrb_debug_reg_0,
      bram_dinb_debug => bram_dinb_debug,
      bram_dinb_debug_reg => bram_dinb_debug_reg,
      bram_dinb_debug_reg_0 => bram_dinb_debug_reg_0,
      bram_dinb_debug_reg_1 => bram_dinb_debug_reg_1,
      bram_dinb_debug_reg_2 => bram_dinb_debug_reg_2,
      bram_dinb_debug_reg_3 => bram_dinb_debug_reg_3,
      bram_dinb_debug_reg_4 => bram_dinb_debug_reg_4,
      bram_dinb_debug_reg_5 => bram_dinb_debug_reg_5,
      bram_dinb_debug_reg_6 => bram_dinb_debug_reg_6,
      clk => clk,
      \dinb_reg[30]\ => \dinb_reg[30]\,
      \dinb_reg[31]\(31 downto 0) => \dinb_reg[31]\(31 downto 0),
      dma1_mm2s_axis_tdata(31 downto 0) => dma1_mm2s_axis_tdata(31 downto 0),
      \dma1_mm2s_axis_tdata[31]\(31 downto 0) => \dma1_mm2s_axis_tdata[31]\(31 downto 0),
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tready => dma1_mm2s_axis_tready,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      ena => ena,
      enb => enb,
      model_done_flg_debug => model_done_flg_debug,
      reset_ip => reset_ip,
      \slv_reg3[31]_i_3_0\ => \slv_reg3[31]_i_3\,
      weight_state_0_debug => weight_state_0_debug,
      weight_state_1_debug => weight_state_1_debug,
      weight_state_2_debug => weight_state_2_debug,
      weight_state_3_debug => weight_state_3_debug,
      weight_state_4_debug => weight_state_4_debug,
      weight_state_5_debug => weight_state_5_debug
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_ConvLayerCtrl is
  port (
    Conv_Data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Addi_Tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Conv_Weight_Ready : out STD_LOGIC;
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    Conv_Weight_Ready_reg_0 : in STD_LOGIC;
    Conv_ce : in STD_LOGIC;
    \present_state_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \present_state_reg[3]_i_3_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Bram_Weight_valid : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \present_state[3]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Weight_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_ConvLayerCtrl : entity is "ConvLayerCtrl";
end base_cnn_top_0_0_ConvLayerCtrl;

architecture STRUCTURE of base_cnn_top_0_0_ConvLayerCtrl is
  signal \^conv_weight_ready\ : STD_LOGIC;
  signal Conv_Weight_Ready_i_1_n_0 : STD_LOGIC;
  signal Data_Last : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal Filter_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Weight[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[8][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight[9][31]_i_1_n_0\ : STD_LOGIC;
  signal \Weight_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Weight_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Weight_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Weight_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \Weight_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Weight_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Weight_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Weight_reg[0]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[1]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[2]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[3]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[4]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[5]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[6]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[7]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg[8]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Weight_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][16]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][17]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][18]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][19]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][20]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][21]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][22]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][23]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][24]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][25]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][26]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][27]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][28]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][29]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][30]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][31]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \Weight_reg_n_0_[9][9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \present_state[3]_i_23_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_24_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_26_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_27_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_28_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_29_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \present_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \present_state_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \present_state_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \present_state_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \present_state_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \NLW_present_state_reg[3]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_present_state_reg[3]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_present_state_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Filter_cnt[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Filter_cnt[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Filter_cnt[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Filter_cnt[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Weight_cnt[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Weight_cnt[3]_i_2\ : label is "soft_lutpair8";
begin
  Conv_Weight_Ready <= \^conv_weight_ready\;
  Q(0) <= \^q\(0);
Conv1: entity work.base_cnn_top_0_0_Conv
     port map (
      \Addi_Tmp_reg[31]_0\(31 downto 0) => \Addi_Tmp_reg[31]\(31 downto 0),
      Conv_Data_valid => Conv_Data_valid,
      Conv_ce => Conv_ce,
      Filter_cnt_reg(3 downto 0) => Filter_cnt_reg(3 downto 0),
      Q(31 downto 0) => \Weight_reg[5]_21\(31 downto 0),
      clk => clk,
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      tmp_num_i_32(3) => \Weight_cnt_reg_n_0_[3]\,
      tmp_num_i_32(2) => \Weight_cnt_reg_n_0_[2]\,
      tmp_num_i_32(1) => \Weight_cnt_reg_n_0_[1]\,
      tmp_num_i_32(0) => \^q\(0),
      tmp_num_i_32_0(31) => \Weight_reg_n_0_[9][31]\,
      tmp_num_i_32_0(30) => \Weight_reg_n_0_[9][30]\,
      tmp_num_i_32_0(29) => \Weight_reg_n_0_[9][29]\,
      tmp_num_i_32_0(28) => \Weight_reg_n_0_[9][28]\,
      tmp_num_i_32_0(27) => \Weight_reg_n_0_[9][27]\,
      tmp_num_i_32_0(26) => \Weight_reg_n_0_[9][26]\,
      tmp_num_i_32_0(25) => \Weight_reg_n_0_[9][25]\,
      tmp_num_i_32_0(24) => \Weight_reg_n_0_[9][24]\,
      tmp_num_i_32_0(23) => \Weight_reg_n_0_[9][23]\,
      tmp_num_i_32_0(22) => \Weight_reg_n_0_[9][22]\,
      tmp_num_i_32_0(21) => \Weight_reg_n_0_[9][21]\,
      tmp_num_i_32_0(20) => \Weight_reg_n_0_[9][20]\,
      tmp_num_i_32_0(19) => \Weight_reg_n_0_[9][19]\,
      tmp_num_i_32_0(18) => \Weight_reg_n_0_[9][18]\,
      tmp_num_i_32_0(17) => \Weight_reg_n_0_[9][17]\,
      tmp_num_i_32_0(16) => \Weight_reg_n_0_[9][16]\,
      tmp_num_i_32_0(15) => \Weight_reg_n_0_[9][15]\,
      tmp_num_i_32_0(14) => \Weight_reg_n_0_[9][14]\,
      tmp_num_i_32_0(13) => \Weight_reg_n_0_[9][13]\,
      tmp_num_i_32_0(12) => \Weight_reg_n_0_[9][12]\,
      tmp_num_i_32_0(11) => \Weight_reg_n_0_[9][11]\,
      tmp_num_i_32_0(10) => \Weight_reg_n_0_[9][10]\,
      tmp_num_i_32_0(9) => \Weight_reg_n_0_[9][9]\,
      tmp_num_i_32_0(8) => \Weight_reg_n_0_[9][8]\,
      tmp_num_i_32_0(7) => \Weight_reg_n_0_[9][7]\,
      tmp_num_i_32_0(6) => \Weight_reg_n_0_[9][6]\,
      tmp_num_i_32_0(5) => \Weight_reg_n_0_[9][5]\,
      tmp_num_i_32_0(4) => \Weight_reg_n_0_[9][4]\,
      tmp_num_i_32_0(3) => \Weight_reg_n_0_[9][3]\,
      tmp_num_i_32_0(2) => \Weight_reg_n_0_[9][2]\,
      tmp_num_i_32_0(1) => \Weight_reg_n_0_[9][1]\,
      tmp_num_i_32_0(0) => \Weight_reg_n_0_[9][0]\,
      tmp_num_i_32_1(31 downto 0) => \Weight_reg[8]_24\(31 downto 0),
      tmp_num_i_32_2(31 downto 0) => \Weight_reg[2]_18\(31 downto 0),
      tmp_num_i_32_3(31 downto 0) => \Weight_reg[3]_19\(31 downto 0),
      tmp_num_i_61(31 downto 0) => \Weight_reg[0]_16\(31 downto 0),
      tmp_num_i_61_0(31 downto 0) => \Weight_reg[1]_17\(31 downto 0),
      tmp_num_i_62(31 downto 0) => \Weight_reg[4]_20\(31 downto 0),
      tmp_num_i_62_0(31 downto 0) => \Weight_reg[7]_23\(31 downto 0),
      tmp_num_i_62_1(31 downto 0) => \Weight_reg[6]_22\(31 downto 0)
    );
Conv_Weight_Ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => Conv_Weight_Ready_reg_0,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \Weight_cnt_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \Weight_cnt_reg_n_0_[1]\,
      I5 => \^conv_weight_ready\,
      O => Conv_Weight_Ready_i_1_n_0
    );
Conv_Weight_Ready_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => Conv_Weight_Ready_i_1_n_0,
      PRE => \p_0_in__0\,
      Q => \^conv_weight_ready\
    );
\Filter_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Conv_ce,
      I1 => Filter_cnt_reg(0),
      O => p_0_in(0)
    );
\Filter_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0F000"
    )
        port map (
      I0 => Filter_cnt_reg(2),
      I1 => Filter_cnt_reg(3),
      I2 => Conv_ce,
      I3 => Filter_cnt_reg(1),
      I4 => Filter_cnt_reg(0),
      O => p_0_in(1)
    );
\Filter_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => Conv_ce,
      I1 => Filter_cnt_reg(0),
      I2 => Filter_cnt_reg(1),
      I3 => Filter_cnt_reg(2),
      O => p_0_in(2)
    );
\Filter_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A8A8000"
    )
        port map (
      I0 => Conv_ce,
      I1 => Filter_cnt_reg(1),
      I2 => Filter_cnt_reg(0),
      I3 => Filter_cnt_reg(2),
      I4 => Filter_cnt_reg(3),
      O => p_0_in(3)
    );
\Filter_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => p_0_in(0),
      Q => Filter_cnt_reg(0)
    );
\Filter_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => p_0_in(1),
      Q => Filter_cnt_reg(1)
    );
\Filter_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => p_0_in(2),
      Q => Filter_cnt_reg(2)
    );
\Filter_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => p_0_in(3),
      Q => Filter_cnt_reg(3)
    );
\Weight[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[1]\,
      I1 => Bram_Weight_valid,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[3]\,
      I4 => \Weight_cnt_reg_n_0_[2]\,
      O => \Weight[0][31]_i_1_n_0\
    );
\Weight[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[1]\,
      I4 => Bram_Weight_valid,
      O => \Weight[1][31]_i_1_n_0\
    );
\Weight[2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => Bram_Weight_valid,
      I3 => \^q\(0),
      I4 => \Weight_cnt_reg_n_0_[1]\,
      O => \Weight[2][31]_i_1_n_0\
    );
\Weight[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \Weight_cnt_reg_n_0_[2]\,
      I3 => \Weight_cnt_reg_n_0_[3]\,
      I4 => Bram_Weight_valid,
      O => \Weight[3][31]_i_1_n_0\
    );
\Weight[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \Weight_cnt_reg_n_0_[1]\,
      I3 => Bram_Weight_valid,
      I4 => \^q\(0),
      O => \Weight[4][31]_i_1_n_0\
    );
\Weight[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[1]\,
      I4 => Bram_Weight_valid,
      O => \Weight[5][31]_i_1_n_0\
    );
\Weight[6][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => Bram_Weight_valid,
      I3 => \^q\(0),
      I4 => \Weight_cnt_reg_n_0_[1]\,
      O => \Weight[6][31]_i_1_n_0\
    );
\Weight[7][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Bram_Weight_valid,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \Weight_cnt_reg_n_0_[3]\,
      I3 => \^q\(0),
      I4 => \Weight_cnt_reg_n_0_[1]\,
      O => \Weight[7][31]_i_1_n_0\
    );
\Weight[8][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[1]\,
      I1 => Bram_Weight_valid,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[3]\,
      I4 => \Weight_cnt_reg_n_0_[2]\,
      O => \Weight[8][31]_i_1_n_0\
    );
\Weight[9][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[3]\,
      I1 => \Weight_cnt_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[1]\,
      I4 => Bram_Weight_valid,
      O => \Weight[9][31]_i_1_n_0\
    );
\Weight_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => Conv_Weight_Ready_reg_0,
      O => \Weight_cnt[1]_i_1_n_0\
    );
\Weight_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Weight_cnt_reg_n_0_[1]\,
      I2 => \Weight_cnt_reg_n_0_[2]\,
      I3 => Conv_Weight_Ready_reg_0,
      O => \Weight_cnt[2]_i_1_n_0\
    );
\Weight_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDF0000"
    )
        port map (
      I0 => \Weight_cnt_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \Weight_cnt_reg_n_0_[3]\,
      I3 => \Weight_cnt_reg_n_0_[2]\,
      I4 => Bram_Weight_valid,
      I5 => Conv_Weight_Ready_reg_0,
      O => \Weight_cnt[3]_i_1_n_0\
    );
\Weight_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15405500"
    )
        port map (
      I0 => Conv_Weight_Ready_reg_0,
      I1 => \Weight_cnt_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \Weight_cnt_reg_n_0_[3]\,
      I4 => \Weight_cnt_reg_n_0_[2]\,
      O => \Weight_cnt[3]_i_2_n_0\
    );
\Weight_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight_cnt[3]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => \Weight_cnt_reg[0]_0\(0),
      Q => \^q\(0)
    );
\Weight_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight_cnt[3]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => \Weight_cnt[1]_i_1_n_0\,
      Q => \Weight_cnt_reg_n_0_[1]\
    );
\Weight_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight_cnt[3]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => \Weight_cnt[2]_i_1_n_0\,
      Q => \Weight_cnt_reg_n_0_[2]\
    );
\Weight_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight_cnt[3]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => \Weight_cnt[3]_i_2_n_0\,
      Q => \Weight_cnt_reg_n_0_[3]\
    );
\Weight_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[0]_16\(0)
    );
\Weight_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[0]_16\(10)
    );
\Weight_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[0]_16\(11)
    );
\Weight_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[0]_16\(12)
    );
\Weight_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[0]_16\(13)
    );
\Weight_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[0]_16\(14)
    );
\Weight_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[0]_16\(15)
    );
\Weight_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[0]_16\(16)
    );
\Weight_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[0]_16\(17)
    );
\Weight_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[0]_16\(18)
    );
\Weight_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[0]_16\(19)
    );
\Weight_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[0]_16\(1)
    );
\Weight_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[0]_16\(20)
    );
\Weight_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[0]_16\(21)
    );
\Weight_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[0]_16\(22)
    );
\Weight_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[0]_16\(23)
    );
\Weight_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[0]_16\(24)
    );
\Weight_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[0]_16\(25)
    );
\Weight_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[0]_16\(26)
    );
\Weight_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[0]_16\(27)
    );
\Weight_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[0]_16\(28)
    );
\Weight_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[0]_16\(29)
    );
\Weight_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[0]_16\(2)
    );
\Weight_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[0]_16\(30)
    );
\Weight_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[0]_16\(31)
    );
\Weight_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[0]_16\(3)
    );
\Weight_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[0]_16\(4)
    );
\Weight_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[0]_16\(5)
    );
\Weight_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[0]_16\(6)
    );
\Weight_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[0]_16\(7)
    );
\Weight_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[0]_16\(8)
    );
\Weight_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[0][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[0]_16\(9)
    );
\Weight_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[1]_17\(0)
    );
\Weight_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[1]_17\(10)
    );
\Weight_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[1]_17\(11)
    );
\Weight_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[1]_17\(12)
    );
\Weight_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[1]_17\(13)
    );
\Weight_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[1]_17\(14)
    );
\Weight_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[1]_17\(15)
    );
\Weight_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[1]_17\(16)
    );
\Weight_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[1]_17\(17)
    );
\Weight_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[1]_17\(18)
    );
\Weight_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[1]_17\(19)
    );
\Weight_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[1]_17\(1)
    );
\Weight_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[1]_17\(20)
    );
\Weight_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[1]_17\(21)
    );
\Weight_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[1]_17\(22)
    );
\Weight_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[1]_17\(23)
    );
\Weight_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[1]_17\(24)
    );
\Weight_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[1]_17\(25)
    );
\Weight_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[1]_17\(26)
    );
\Weight_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[1]_17\(27)
    );
\Weight_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[1]_17\(28)
    );
\Weight_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[1]_17\(29)
    );
\Weight_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[1]_17\(2)
    );
\Weight_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[1]_17\(30)
    );
\Weight_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[1]_17\(31)
    );
\Weight_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[1]_17\(3)
    );
\Weight_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[1]_17\(4)
    );
\Weight_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[1]_17\(5)
    );
\Weight_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[1]_17\(6)
    );
\Weight_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[1]_17\(7)
    );
\Weight_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[1]_17\(8)
    );
\Weight_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[1][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[1]_17\(9)
    );
\Weight_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[2]_18\(0)
    );
\Weight_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[2]_18\(10)
    );
\Weight_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[2]_18\(11)
    );
\Weight_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[2]_18\(12)
    );
\Weight_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[2]_18\(13)
    );
\Weight_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[2]_18\(14)
    );
\Weight_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[2]_18\(15)
    );
\Weight_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[2]_18\(16)
    );
\Weight_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[2]_18\(17)
    );
\Weight_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[2]_18\(18)
    );
\Weight_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[2]_18\(19)
    );
\Weight_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[2]_18\(1)
    );
\Weight_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[2]_18\(20)
    );
\Weight_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[2]_18\(21)
    );
\Weight_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[2]_18\(22)
    );
\Weight_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[2]_18\(23)
    );
\Weight_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[2]_18\(24)
    );
\Weight_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[2]_18\(25)
    );
\Weight_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[2]_18\(26)
    );
\Weight_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[2]_18\(27)
    );
\Weight_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[2]_18\(28)
    );
\Weight_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[2]_18\(29)
    );
\Weight_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[2]_18\(2)
    );
\Weight_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[2]_18\(30)
    );
\Weight_reg[2][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[2]_18\(31)
    );
\Weight_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[2]_18\(3)
    );
\Weight_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[2]_18\(4)
    );
\Weight_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[2]_18\(5)
    );
\Weight_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[2]_18\(6)
    );
\Weight_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[2]_18\(7)
    );
\Weight_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[2]_18\(8)
    );
\Weight_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[2][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[2]_18\(9)
    );
\Weight_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[3]_19\(0)
    );
\Weight_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[3]_19\(10)
    );
\Weight_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[3]_19\(11)
    );
\Weight_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[3]_19\(12)
    );
\Weight_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[3]_19\(13)
    );
\Weight_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[3]_19\(14)
    );
\Weight_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[3]_19\(15)
    );
\Weight_reg[3][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[3]_19\(16)
    );
\Weight_reg[3][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[3]_19\(17)
    );
\Weight_reg[3][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[3]_19\(18)
    );
\Weight_reg[3][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[3]_19\(19)
    );
\Weight_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[3]_19\(1)
    );
\Weight_reg[3][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[3]_19\(20)
    );
\Weight_reg[3][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[3]_19\(21)
    );
\Weight_reg[3][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[3]_19\(22)
    );
\Weight_reg[3][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[3]_19\(23)
    );
\Weight_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[3]_19\(24)
    );
\Weight_reg[3][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[3]_19\(25)
    );
\Weight_reg[3][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[3]_19\(26)
    );
\Weight_reg[3][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[3]_19\(27)
    );
\Weight_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[3]_19\(28)
    );
\Weight_reg[3][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[3]_19\(29)
    );
\Weight_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[3]_19\(2)
    );
\Weight_reg[3][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[3]_19\(30)
    );
\Weight_reg[3][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[3]_19\(31)
    );
\Weight_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[3]_19\(3)
    );
\Weight_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[3]_19\(4)
    );
\Weight_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[3]_19\(5)
    );
\Weight_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[3]_19\(6)
    );
\Weight_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[3]_19\(7)
    );
\Weight_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[3]_19\(8)
    );
\Weight_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[3][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[3]_19\(9)
    );
\Weight_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[4]_20\(0)
    );
\Weight_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[4]_20\(10)
    );
\Weight_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[4]_20\(11)
    );
\Weight_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[4]_20\(12)
    );
\Weight_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[4]_20\(13)
    );
\Weight_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[4]_20\(14)
    );
\Weight_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[4]_20\(15)
    );
\Weight_reg[4][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[4]_20\(16)
    );
\Weight_reg[4][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[4]_20\(17)
    );
\Weight_reg[4][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[4]_20\(18)
    );
\Weight_reg[4][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[4]_20\(19)
    );
\Weight_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[4]_20\(1)
    );
\Weight_reg[4][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[4]_20\(20)
    );
\Weight_reg[4][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[4]_20\(21)
    );
\Weight_reg[4][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[4]_20\(22)
    );
\Weight_reg[4][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[4]_20\(23)
    );
\Weight_reg[4][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[4]_20\(24)
    );
\Weight_reg[4][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[4]_20\(25)
    );
\Weight_reg[4][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[4]_20\(26)
    );
\Weight_reg[4][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[4]_20\(27)
    );
\Weight_reg[4][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[4]_20\(28)
    );
\Weight_reg[4][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[4]_20\(29)
    );
\Weight_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[4]_20\(2)
    );
\Weight_reg[4][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[4]_20\(30)
    );
\Weight_reg[4][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[4]_20\(31)
    );
\Weight_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[4]_20\(3)
    );
\Weight_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[4]_20\(4)
    );
\Weight_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[4]_20\(5)
    );
\Weight_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[4]_20\(6)
    );
\Weight_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[4]_20\(7)
    );
\Weight_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[4]_20\(8)
    );
\Weight_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[4][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[4]_20\(9)
    );
\Weight_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[5]_21\(0)
    );
\Weight_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[5]_21\(10)
    );
\Weight_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[5]_21\(11)
    );
\Weight_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[5]_21\(12)
    );
\Weight_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[5]_21\(13)
    );
\Weight_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[5]_21\(14)
    );
\Weight_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[5]_21\(15)
    );
\Weight_reg[5][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[5]_21\(16)
    );
\Weight_reg[5][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[5]_21\(17)
    );
\Weight_reg[5][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[5]_21\(18)
    );
\Weight_reg[5][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[5]_21\(19)
    );
\Weight_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[5]_21\(1)
    );
\Weight_reg[5][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[5]_21\(20)
    );
\Weight_reg[5][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[5]_21\(21)
    );
\Weight_reg[5][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[5]_21\(22)
    );
\Weight_reg[5][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[5]_21\(23)
    );
\Weight_reg[5][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[5]_21\(24)
    );
\Weight_reg[5][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[5]_21\(25)
    );
\Weight_reg[5][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[5]_21\(26)
    );
\Weight_reg[5][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[5]_21\(27)
    );
\Weight_reg[5][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[5]_21\(28)
    );
\Weight_reg[5][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[5]_21\(29)
    );
\Weight_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[5]_21\(2)
    );
\Weight_reg[5][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[5]_21\(30)
    );
\Weight_reg[5][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[5]_21\(31)
    );
\Weight_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[5]_21\(3)
    );
\Weight_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[5]_21\(4)
    );
\Weight_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[5]_21\(5)
    );
\Weight_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[5]_21\(6)
    );
\Weight_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[5]_21\(7)
    );
\Weight_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[5]_21\(8)
    );
\Weight_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[5][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[5]_21\(9)
    );
\Weight_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[6]_22\(0)
    );
\Weight_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[6]_22\(10)
    );
\Weight_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[6]_22\(11)
    );
\Weight_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[6]_22\(12)
    );
\Weight_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[6]_22\(13)
    );
\Weight_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[6]_22\(14)
    );
\Weight_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[6]_22\(15)
    );
\Weight_reg[6][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[6]_22\(16)
    );
\Weight_reg[6][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[6]_22\(17)
    );
\Weight_reg[6][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[6]_22\(18)
    );
\Weight_reg[6][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[6]_22\(19)
    );
\Weight_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[6]_22\(1)
    );
\Weight_reg[6][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[6]_22\(20)
    );
\Weight_reg[6][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[6]_22\(21)
    );
\Weight_reg[6][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[6]_22\(22)
    );
\Weight_reg[6][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[6]_22\(23)
    );
\Weight_reg[6][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[6]_22\(24)
    );
\Weight_reg[6][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[6]_22\(25)
    );
\Weight_reg[6][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[6]_22\(26)
    );
\Weight_reg[6][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[6]_22\(27)
    );
\Weight_reg[6][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[6]_22\(28)
    );
\Weight_reg[6][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[6]_22\(29)
    );
\Weight_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[6]_22\(2)
    );
\Weight_reg[6][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[6]_22\(30)
    );
\Weight_reg[6][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[6]_22\(31)
    );
\Weight_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[6]_22\(3)
    );
\Weight_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[6]_22\(4)
    );
\Weight_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[6]_22\(5)
    );
\Weight_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[6]_22\(6)
    );
\Weight_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[6]_22\(7)
    );
\Weight_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[6]_22\(8)
    );
\Weight_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[6][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[6]_22\(9)
    );
\Weight_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[7]_23\(0)
    );
\Weight_reg[7][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[7]_23\(10)
    );
\Weight_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[7]_23\(11)
    );
\Weight_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[7]_23\(12)
    );
\Weight_reg[7][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[7]_23\(13)
    );
\Weight_reg[7][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[7]_23\(14)
    );
\Weight_reg[7][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[7]_23\(15)
    );
\Weight_reg[7][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[7]_23\(16)
    );
\Weight_reg[7][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[7]_23\(17)
    );
\Weight_reg[7][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[7]_23\(18)
    );
\Weight_reg[7][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[7]_23\(19)
    );
\Weight_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[7]_23\(1)
    );
\Weight_reg[7][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[7]_23\(20)
    );
\Weight_reg[7][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[7]_23\(21)
    );
\Weight_reg[7][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[7]_23\(22)
    );
\Weight_reg[7][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[7]_23\(23)
    );
\Weight_reg[7][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[7]_23\(24)
    );
\Weight_reg[7][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[7]_23\(25)
    );
\Weight_reg[7][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[7]_23\(26)
    );
\Weight_reg[7][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[7]_23\(27)
    );
\Weight_reg[7][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[7]_23\(28)
    );
\Weight_reg[7][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[7]_23\(29)
    );
\Weight_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[7]_23\(2)
    );
\Weight_reg[7][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[7]_23\(30)
    );
\Weight_reg[7][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[7]_23\(31)
    );
\Weight_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[7]_23\(3)
    );
\Weight_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[7]_23\(4)
    );
\Weight_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[7]_23\(5)
    );
\Weight_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[7]_23\(6)
    );
\Weight_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[7]_23\(7)
    );
\Weight_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[7]_23\(8)
    );
\Weight_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[7][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[7]_23\(9)
    );
\Weight_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg[8]_24\(0)
    );
\Weight_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg[8]_24\(10)
    );
\Weight_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg[8]_24\(11)
    );
\Weight_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg[8]_24\(12)
    );
\Weight_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg[8]_24\(13)
    );
\Weight_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg[8]_24\(14)
    );
\Weight_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg[8]_24\(15)
    );
\Weight_reg[8][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg[8]_24\(16)
    );
\Weight_reg[8][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg[8]_24\(17)
    );
\Weight_reg[8][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg[8]_24\(18)
    );
\Weight_reg[8][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg[8]_24\(19)
    );
\Weight_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg[8]_24\(1)
    );
\Weight_reg[8][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg[8]_24\(20)
    );
\Weight_reg[8][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg[8]_24\(21)
    );
\Weight_reg[8][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg[8]_24\(22)
    );
\Weight_reg[8][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg[8]_24\(23)
    );
\Weight_reg[8][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg[8]_24\(24)
    );
\Weight_reg[8][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg[8]_24\(25)
    );
\Weight_reg[8][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg[8]_24\(26)
    );
\Weight_reg[8][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg[8]_24\(27)
    );
\Weight_reg[8][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg[8]_24\(28)
    );
\Weight_reg[8][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg[8]_24\(29)
    );
\Weight_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg[8]_24\(2)
    );
\Weight_reg[8][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg[8]_24\(30)
    );
\Weight_reg[8][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg[8]_24\(31)
    );
\Weight_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg[8]_24\(3)
    );
\Weight_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg[8]_24\(4)
    );
\Weight_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg[8]_24\(5)
    );
\Weight_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg[8]_24\(6)
    );
\Weight_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg[8]_24\(7)
    );
\Weight_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg[8]_24\(8)
    );
\Weight_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[8][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg[8]_24\(9)
    );
\Weight_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(0),
      Q => \Weight_reg_n_0_[9][0]\
    );
\Weight_reg[9][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(10),
      Q => \Weight_reg_n_0_[9][10]\
    );
\Weight_reg[9][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(11),
      Q => \Weight_reg_n_0_[9][11]\
    );
\Weight_reg[9][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(12),
      Q => \Weight_reg_n_0_[9][12]\
    );
\Weight_reg[9][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(13),
      Q => \Weight_reg_n_0_[9][13]\
    );
\Weight_reg[9][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(14),
      Q => \Weight_reg_n_0_[9][14]\
    );
\Weight_reg[9][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(15),
      Q => \Weight_reg_n_0_[9][15]\
    );
\Weight_reg[9][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(16),
      Q => \Weight_reg_n_0_[9][16]\
    );
\Weight_reg[9][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(17),
      Q => \Weight_reg_n_0_[9][17]\
    );
\Weight_reg[9][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(18),
      Q => \Weight_reg_n_0_[9][18]\
    );
\Weight_reg[9][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(19),
      Q => \Weight_reg_n_0_[9][19]\
    );
\Weight_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(1),
      Q => \Weight_reg_n_0_[9][1]\
    );
\Weight_reg[9][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(20),
      Q => \Weight_reg_n_0_[9][20]\
    );
\Weight_reg[9][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(21),
      Q => \Weight_reg_n_0_[9][21]\
    );
\Weight_reg[9][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(22),
      Q => \Weight_reg_n_0_[9][22]\
    );
\Weight_reg[9][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(23),
      Q => \Weight_reg_n_0_[9][23]\
    );
\Weight_reg[9][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(24),
      Q => \Weight_reg_n_0_[9][24]\
    );
\Weight_reg[9][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(25),
      Q => \Weight_reg_n_0_[9][25]\
    );
\Weight_reg[9][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(26),
      Q => \Weight_reg_n_0_[9][26]\
    );
\Weight_reg[9][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(27),
      Q => \Weight_reg_n_0_[9][27]\
    );
\Weight_reg[9][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(28),
      Q => \Weight_reg_n_0_[9][28]\
    );
\Weight_reg[9][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(29),
      Q => \Weight_reg_n_0_[9][29]\
    );
\Weight_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(2),
      Q => \Weight_reg_n_0_[9][2]\
    );
\Weight_reg[9][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(30),
      Q => \Weight_reg_n_0_[9][30]\
    );
\Weight_reg[9][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(31),
      Q => \Weight_reg_n_0_[9][31]\
    );
\Weight_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(3),
      Q => \Weight_reg_n_0_[9][3]\
    );
\Weight_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(4),
      Q => \Weight_reg_n_0_[9][4]\
    );
\Weight_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(5),
      Q => \Weight_reg_n_0_[9][5]\
    );
\Weight_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(6),
      Q => \Weight_reg_n_0_[9][6]\
    );
\Weight_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(7),
      Q => \Weight_reg_n_0_[9][7]\
    );
\Weight_reg[9][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(8),
      Q => \Weight_reg_n_0_[9][8]\
    );
\Weight_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Weight[9][31]_i_1_n_0\,
      CLR => \p_0_in__0\,
      D => doutb(9),
      Q => \Weight_reg_n_0_[9][9]\
    );
\present_state[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \present_state_reg[3]_i_14_1\(0),
      O => Data_Last(3)
    );
\present_state[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \present_state[3]_i_6_0\(0),
      I1 => \present_state_reg[3]_i_14_1\(3),
      I2 => \present_state_reg[3]_i_14_0\(0),
      O => \present_state[3]_i_23_n_0\
    );
\present_state[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \present_state_reg[3]_i_14_0\(0),
      I1 => \present_state_reg[3]_i_14_1\(3),
      O => \present_state[3]_i_24_n_0\
    );
\present_state[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \present_state_reg[3]_i_14_0\(0),
      I1 => \present_state_reg[3]_i_14_1\(3),
      O => \present_state[3]_i_26_n_0\
    );
\present_state[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \present_state[3]_i_7_0\(0),
      I1 => \present_state_reg[3]_i_14_1\(2),
      O => \present_state[3]_i_27_n_0\
    );
\present_state[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => \present_state_reg[3]_i_14_1\(1),
      O => \present_state[3]_i_28_n_0\
    );
\present_state[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \present_state_reg[3]_i_14_1\(0),
      O => \present_state[3]_i_29_n_0\
    );
\present_state[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \present_state_reg[3]_i_3_0\(9),
      O => \present_state[3]_i_5_n_0\
    );
\present_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Data_Last(8),
      I1 => \present_state_reg[3]_i_3_0\(8),
      I2 => \present_state_reg[3]_i_3_0\(6),
      I3 => Data_Last(6),
      I4 => \present_state_reg[3]_i_3_0\(7),
      I5 => Data_Last(7),
      O => \present_state[3]_i_6_n_0\
    );
\present_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Data_Last(5),
      I1 => \present_state_reg[3]_i_3_0\(5),
      I2 => \present_state_reg[3]_i_3_0\(3),
      I3 => Data_Last(3),
      I4 => \present_state_reg[3]_i_3_0\(4),
      I5 => Data_Last(4),
      O => \present_state[3]_i_7_n_0\
    );
\present_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \present_state_reg[3]_i_3_0\(0),
      I1 => \present_state_reg[3]_i_3_1\,
      I2 => \present_state_reg[3]_i_3_0\(2),
      I3 => O(0),
      I4 => \present_state_reg[3]_i_3_0\(1),
      O => \present_state[3]_i_8_n_0\
    );
\present_state_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[3]_i_14_n_0\,
      CO(3 downto 2) => \NLW_present_state_reg[3]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Data_Last(8),
      CO(0) => \NLW_present_state_reg[3]_i_13_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \present_state[3]_i_6_0\(0),
      O(3 downto 1) => \NLW_present_state_reg[3]_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => Data_Last(7),
      S(3 downto 1) => B"001",
      S(0) => \present_state[3]_i_23_n_0\
    );
\present_state_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[3]_i_14_n_0\,
      CO(2) => \present_state_reg[3]_i_14_n_1\,
      CO(1) => \present_state_reg[3]_i_14_n_2\,
      CO(0) => \present_state_reg[3]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \present_state[3]_i_24_n_0\,
      DI(2) => \present_state[3]_i_7_0\(0),
      DI(1 downto 0) => O(2 downto 1),
      O(3 downto 1) => Data_Last(6 downto 4),
      O(0) => \NLW_present_state_reg[3]_i_14_O_UNCONNECTED\(0),
      S(3) => \present_state[3]_i_26_n_0\,
      S(2) => \present_state[3]_i_27_n_0\,
      S(1) => \present_state[3]_i_28_n_0\,
      S(0) => \present_state[3]_i_29_n_0\
    );
\present_state_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \present_state_reg[3]_i_3_n_1\,
      CO(1) => \present_state_reg[3]_i_3_n_2\,
      CO(0) => \present_state_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[3]_i_5_n_0\,
      S(2) => \present_state[3]_i_6_n_0\,
      S(1) => \present_state[3]_i_7_n_0\,
      S(0) => \present_state[3]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_ALU is
  port (
    Alu_Data_Ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Alu_Data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Weight_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Addi_Tmp_reg[31]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \Data_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_out_valid : out STD_LOGIC;
    \Data_cnt_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dma1_mm2s_axis_tdata[30]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[29]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[24]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[15]\ : out STD_LOGIC;
    dma1_mm2s_axis_tdata_12_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_10_sp_1 : out STD_LOGIC;
    dma1_mm2s_axis_tdata_9_sp_1 : out STD_LOGIC;
    Conv_Weight_Ready : out STD_LOGIC;
    clk : in STD_LOGIC;
    \p_0_in__0\ : in STD_LOGIC;
    Alu_Data_Ready_reg_0 : in STD_LOGIC;
    Conv_ce_reg_0 : in STD_LOGIC;
    \Buffer_reg[15][30]\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Maxp_ce : in STD_LOGIC;
    Conv_Weight_Ready_reg : in STD_LOGIC;
    bram_dinb_debug_i_13 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Buff_Data_valid : in STD_LOGIC;
    bram_dinb_debug_i_13_0 : in STD_LOGIC;
    bram_dinb_debug_i_7 : in STD_LOGIC;
    bram_dinb_debug_i_9 : in STD_LOGIC;
    bram_dinb_debug_i_9_0 : in STD_LOGIC;
    bram_dinb_debug_i_13_1 : in STD_LOGIC;
    bram_dinb_debug_i_7_0 : in STD_LOGIC;
    bram_dinb_debug_i_11 : in STD_LOGIC;
    bram_dinb_debug_i_8 : in STD_LOGIC;
    bram_dinb_debug_i_12 : in STD_LOGIC;
    bram_dinb_debug_i_6 : in STD_LOGIC;
    bram_dinb_debug_i_12_0 : in STD_LOGIC;
    bram_dinb_debug_i_6_0 : in STD_LOGIC;
    bram_dinb_debug_i_11_0 : in STD_LOGIC;
    bram_dinb_debug_i_8_0 : in STD_LOGIC;
    \present_state_reg[3]_i_3\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Data_cnt_reg[1]_0\ : in STD_LOGIC;
    \Buffer_reg[15][30]_0\ : in STD_LOGIC;
    \Data_cnt_reg[9]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Chl_cnt_reg[0]_0\ : in STD_LOGIC;
    \Chl_cnt_reg[3]_0\ : in STD_LOGIC;
    Bram_Weight_valid : in STD_LOGIC;
    \present_state_reg[3]_i_17\ : in STD_LOGIC;
    Chanel_Size : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \present_state[3]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state[3]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    bram_dinb_debug_i_2 : in STD_LOGIC;
    bram_dinb_debug_i_2_0 : in STD_LOGIC;
    \Weight_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Data_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Chl_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_ALU : entity is "ALU";
end base_cnn_top_0_0_ALU;

architecture STRUCTURE of base_cnn_top_0_0_ALU is
  signal Addi_Tmp : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal \^addi_tmp_reg[31]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal Chl_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Chl_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Chl_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Chl_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Chl_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \Chl_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \Chl_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Chl_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal Conv_Data_valid : STD_LOGIC;
  signal Conv_ce : STD_LOGIC;
  signal Data_cnt : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \Data_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Data_cnt[9]_i_7_n_0\ : STD_LOGIC;
  signal \^data_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_cnt_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dma1_mm2s_axis_tdata_10_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_12_sn_1 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_9_sn_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Chl_cnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Chl_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Data_cnt[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Data_cnt[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Data_cnt[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Data_cnt[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Data_cnt[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Data_cnt[8]_i_1\ : label is "soft_lutpair28";
begin
  \Addi_Tmp_reg[31]\(14 downto 0) <= \^addi_tmp_reg[31]\(14 downto 0);
  \Data_cnt_reg[0]_0\(0) <= \^data_cnt_reg[0]_0\(0);
  \Data_cnt_reg[9]_0\(0) <= \^data_cnt_reg[9]_0\(0);
  dma1_mm2s_axis_tdata_10_sp_1 <= dma1_mm2s_axis_tdata_10_sn_1;
  dma1_mm2s_axis_tdata_12_sp_1 <= dma1_mm2s_axis_tdata_12_sn_1;
  dma1_mm2s_axis_tdata_9_sp_1 <= dma1_mm2s_axis_tdata_9_sn_1;
Alu_Data_Ready_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => Alu_Data_Ready_reg_0,
      Q => Alu_Data_Ready
    );
\Chl_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0013"
    )
        port map (
      I0 => CO(0),
      I1 => \Chl_cnt_reg[0]_0\,
      I2 => \^data_cnt_reg[9]_0\(0),
      I3 => Chl_cnt(0),
      O => \Chl_cnt[0]_i_1_n_0\
    );
\Chl_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00131300"
    )
        port map (
      I0 => CO(0),
      I1 => \Chl_cnt_reg[0]_0\,
      I2 => \^data_cnt_reg[9]_0\(0),
      I3 => Chl_cnt(1),
      I4 => Chl_cnt(0),
      O => \Chl_cnt[1]_i_1_n_0\
    );
\Chl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013131313000000"
    )
        port map (
      I0 => CO(0),
      I1 => \Chl_cnt_reg[0]_0\,
      I2 => \^data_cnt_reg[9]_0\(0),
      I3 => Chl_cnt(0),
      I4 => Chl_cnt(1),
      I5 => Chl_cnt(2),
      O => \Chl_cnt[2]_i_1_n_0\
    );
\Chl_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Chl_cnt_reg[3]_0\,
      I1 => Chl_cnt(1),
      I2 => Chl_cnt(0),
      I3 => Chl_cnt(2),
      I4 => Chl_cnt(3),
      O => \Chl_cnt[3]_i_1_n_0\
    );
\Chl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \Chl_cnt_reg[3]_0\,
      I1 => Chl_cnt(2),
      I2 => Chl_cnt(0),
      I3 => Chl_cnt(1),
      I4 => Chl_cnt(3),
      I5 => Chl_cnt(4),
      O => \Chl_cnt[4]_i_1_n_0\
    );
\Chl_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000770"
    )
        port map (
      I0 => CO(0),
      I1 => \^data_cnt_reg[9]_0\(0),
      I2 => Chl_cnt(5),
      I3 => \Chl_cnt[5]_i_3_n_0\,
      I4 => \Chl_cnt_reg[0]_0\,
      O => \Chl_cnt[5]_i_2_n_0\
    );
\Chl_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Chl_cnt(4),
      I1 => Chl_cnt(3),
      I2 => Chl_cnt(1),
      I3 => Chl_cnt(0),
      I4 => Chl_cnt(2),
      O => \Chl_cnt[5]_i_3_n_0\
    );
\Chl_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[0]_i_1_n_0\,
      Q => Chl_cnt(0)
    );
\Chl_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[1]_i_1_n_0\,
      Q => Chl_cnt(1)
    );
\Chl_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[2]_i_1_n_0\,
      Q => Chl_cnt(2)
    );
\Chl_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[3]_i_1_n_0\,
      Q => Chl_cnt(3)
    );
\Chl_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[4]_i_1_n_0\,
      Q => Chl_cnt(4)
    );
\Chl_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \Chl_cnt_reg[5]_0\(0),
      CLR => \p_0_in__0\,
      D => \Chl_cnt[5]_i_2_n_0\,
      Q => Chl_cnt(5)
    );
Conv_ce_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => Conv_ce_reg_0,
      Q => Conv_ce
    );
\Data_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Data_cnt(1),
      I1 => \^data_cnt_reg[0]_0\(0),
      I2 => \Data_cnt_reg[1]_0\,
      O => p_1_in(1)
    );
\Data_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \^data_cnt_reg[0]_0\(0),
      I1 => Data_cnt(1),
      I2 => Data_cnt(2),
      I3 => \Data_cnt_reg[1]_0\,
      O => p_1_in(2)
    );
\Data_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => Data_cnt(2),
      I1 => \^data_cnt_reg[0]_0\(0),
      I2 => Data_cnt(1),
      I3 => Data_cnt(3),
      I4 => \Data_cnt_reg[1]_0\,
      O => p_1_in(3)
    );
\Data_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => Data_cnt(3),
      I1 => Data_cnt(1),
      I2 => \^data_cnt_reg[0]_0\(0),
      I3 => Data_cnt(2),
      I4 => Data_cnt(4),
      I5 => \Data_cnt_reg[1]_0\,
      O => p_1_in(4)
    );
\Data_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \Data_cnt[5]_i_2_n_0\,
      I1 => Data_cnt(5),
      I2 => \Data_cnt_reg[1]_0\,
      O => p_1_in(5)
    );
\Data_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Data_cnt(3),
      I1 => Data_cnt(1),
      I2 => \^data_cnt_reg[0]_0\(0),
      I3 => Data_cnt(2),
      I4 => Data_cnt(4),
      O => \Data_cnt[5]_i_2_n_0\
    );
\Data_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \Data_cnt[9]_i_7_n_0\,
      I1 => Data_cnt(6),
      I2 => \Data_cnt_reg[1]_0\,
      O => p_1_in(6)
    );
\Data_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => Data_cnt(6),
      I1 => \Data_cnt[9]_i_7_n_0\,
      I2 => Data_cnt(7),
      I3 => \Data_cnt_reg[1]_0\,
      O => p_1_in(7)
    );
\Data_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => Data_cnt(7),
      I1 => \Data_cnt[9]_i_7_n_0\,
      I2 => Data_cnt(6),
      I3 => Data_cnt(8),
      I4 => \Data_cnt_reg[1]_0\,
      O => p_1_in(8)
    );
\Data_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => Data_cnt(8),
      I1 => Data_cnt(6),
      I2 => \Data_cnt[9]_i_7_n_0\,
      I3 => Data_cnt(7),
      I4 => Data_cnt(9),
      I5 => \Data_cnt_reg[1]_0\,
      O => p_1_in(9)
    );
\Data_cnt[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Data_cnt(4),
      I1 => Data_cnt(2),
      I2 => \^data_cnt_reg[0]_0\(0),
      I3 => Data_cnt(1),
      I4 => Data_cnt(3),
      I5 => Data_cnt(5),
      O => \Data_cnt[9]_i_7_n_0\
    );
\Data_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => \Data_cnt_reg[0]_1\(0),
      Q => \^data_cnt_reg[0]_0\(0)
    );
\Data_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(1),
      Q => Data_cnt(1)
    );
\Data_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(2),
      Q => Data_cnt(2)
    );
\Data_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(3),
      Q => Data_cnt(3)
    );
\Data_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(4),
      Q => Data_cnt(4)
    );
\Data_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(5),
      Q => Data_cnt(5)
    );
\Data_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(6),
      Q => Data_cnt(6)
    );
\Data_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(7),
      Q => Data_cnt(7)
    );
\Data_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(8),
      Q => Data_cnt(8)
    );
\Data_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \p_0_in__0\,
      D => p_1_in(9),
      Q => Data_cnt(9)
    );
\present_state[3]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00148100"
    )
        port map (
      I0 => Chl_cnt(5),
      I1 => \present_state_reg[3]_i_17\,
      I2 => Chl_cnt(4),
      I3 => Chl_cnt(3),
      I4 => Chanel_Size(0),
      O => S(1)
    );
\present_state[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => Chl_cnt(1),
      I1 => Chl_cnt(2),
      I2 => Chanel_Size(0),
      I3 => Chl_cnt(0),
      O => S(0)
    );
u_ConvLayerCtrl: entity work.base_cnn_top_0_0_ConvLayerCtrl
     port map (
      \Addi_Tmp_reg[31]\(31 downto 29) => \^addi_tmp_reg[31]\(14 downto 12),
      \Addi_Tmp_reg[31]\(28 downto 25) => Addi_Tmp(28 downto 25),
      \Addi_Tmp_reg[31]\(24) => \^addi_tmp_reg[31]\(11),
      \Addi_Tmp_reg[31]\(23 downto 21) => Addi_Tmp(23 downto 21),
      \Addi_Tmp_reg[31]\(20) => \^addi_tmp_reg[31]\(10),
      \Addi_Tmp_reg[31]\(19) => Addi_Tmp(19),
      \Addi_Tmp_reg[31]\(18 downto 17) => \^addi_tmp_reg[31]\(9 downto 8),
      \Addi_Tmp_reg[31]\(16) => Addi_Tmp(16),
      \Addi_Tmp_reg[31]\(15) => \^addi_tmp_reg[31]\(7),
      \Addi_Tmp_reg[31]\(14 downto 13) => Addi_Tmp(14 downto 13),
      \Addi_Tmp_reg[31]\(12) => \^addi_tmp_reg[31]\(6),
      \Addi_Tmp_reg[31]\(11) => Addi_Tmp(11),
      \Addi_Tmp_reg[31]\(10 downto 9) => \^addi_tmp_reg[31]\(5 downto 4),
      \Addi_Tmp_reg[31]\(8 downto 7) => Addi_Tmp(8 downto 7),
      \Addi_Tmp_reg[31]\(6 downto 5) => \^addi_tmp_reg[31]\(3 downto 2),
      \Addi_Tmp_reg[31]\(4) => Addi_Tmp(4),
      \Addi_Tmp_reg[31]\(3) => \^addi_tmp_reg[31]\(1),
      \Addi_Tmp_reg[31]\(2 downto 1) => Addi_Tmp(2 downto 1),
      \Addi_Tmp_reg[31]\(0) => \^addi_tmp_reg[31]\(0),
      Bram_Weight_valid => Bram_Weight_valid,
      CO(0) => \^data_cnt_reg[9]_0\(0),
      Conv_Data_valid => Conv_Data_valid,
      Conv_Weight_Ready => Conv_Weight_Ready,
      Conv_Weight_Ready_reg_0 => Conv_Weight_Ready_reg,
      Conv_ce => Conv_ce,
      O(2 downto 0) => O(2 downto 0),
      Q(0) => \Weight_cnt_reg[0]\(0),
      \Weight_cnt_reg[0]_0\(0) => \Weight_cnt_reg[0]_0\(0),
      clk => clk,
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      \present_state[3]_i_6_0\(0) => \present_state[3]_i_6\(0),
      \present_state[3]_i_7_0\(0) => \present_state[3]_i_7\(0),
      \present_state_reg[3]_i_14_0\(0) => \present_state_reg[3]_i_14\(0),
      \present_state_reg[3]_i_14_1\(3 downto 0) => \present_state_reg[3]_i_14_0\(3 downto 0),
      \present_state_reg[3]_i_3_0\(9 downto 1) => Data_cnt(9 downto 1),
      \present_state_reg[3]_i_3_0\(0) => \^data_cnt_reg[0]_0\(0),
      \present_state_reg[3]_i_3_1\ => \present_state_reg[3]_i_3\
    );
u_MaxpLayerCtrl: entity work.base_cnn_top_0_0_MaxpLayerCtrl
     port map (
      Alu_Data_out(30 downto 0) => Alu_Data_out(30 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      Buff_Data_valid => Buff_Data_valid,
      \Buffer_reg[15][30]\ => \Buffer_reg[15][30]\,
      \Buffer_reg[15][30]_0\ => \Buffer_reg[15][30]_0\,
      \Buffer_reg[15][30]_1\(30 downto 29) => \^addi_tmp_reg[31]\(13 downto 12),
      \Buffer_reg[15][30]_1\(28 downto 25) => Addi_Tmp(28 downto 25),
      \Buffer_reg[15][30]_1\(24) => \^addi_tmp_reg[31]\(11),
      \Buffer_reg[15][30]_1\(23 downto 21) => Addi_Tmp(23 downto 21),
      \Buffer_reg[15][30]_1\(20) => \^addi_tmp_reg[31]\(10),
      \Buffer_reg[15][30]_1\(19) => Addi_Tmp(19),
      \Buffer_reg[15][30]_1\(18 downto 17) => \^addi_tmp_reg[31]\(9 downto 8),
      \Buffer_reg[15][30]_1\(16) => Addi_Tmp(16),
      \Buffer_reg[15][30]_1\(15) => \^addi_tmp_reg[31]\(7),
      \Buffer_reg[15][30]_1\(14 downto 13) => Addi_Tmp(14 downto 13),
      \Buffer_reg[15][30]_1\(12) => \^addi_tmp_reg[31]\(6),
      \Buffer_reg[15][30]_1\(11) => Addi_Tmp(11),
      \Buffer_reg[15][30]_1\(10 downto 9) => \^addi_tmp_reg[31]\(5 downto 4),
      \Buffer_reg[15][30]_1\(8 downto 7) => Addi_Tmp(8 downto 7),
      \Buffer_reg[15][30]_1\(6 downto 5) => \^addi_tmp_reg[31]\(3 downto 2),
      \Buffer_reg[15][30]_1\(4) => Addi_Tmp(4),
      \Buffer_reg[15][30]_1\(3) => \^addi_tmp_reg[31]\(1),
      \Buffer_reg[15][30]_1\(2 downto 1) => Addi_Tmp(2 downto 1),
      \Buffer_reg[15][30]_1\(0) => \^addi_tmp_reg[31]\(0),
      Conv_Data_valid => Conv_Data_valid,
      D(31 downto 0) => D(31 downto 0),
      \Data_cnt_reg[9]\ => \Data_cnt_reg[9]_1\,
      Maxp_ce => Maxp_ce,
      Q(0) => Q(0),
      bram_dinb_debug_i_11 => bram_dinb_debug_i_11,
      bram_dinb_debug_i_11_0 => bram_dinb_debug_i_11_0,
      bram_dinb_debug_i_12 => bram_dinb_debug_i_12,
      bram_dinb_debug_i_12_0 => bram_dinb_debug_i_12_0,
      bram_dinb_debug_i_13(13 downto 0) => bram_dinb_debug_i_13(13 downto 0),
      bram_dinb_debug_i_13_0 => bram_dinb_debug_i_13_0,
      bram_dinb_debug_i_13_1 => bram_dinb_debug_i_13_1,
      bram_dinb_debug_i_2 => bram_dinb_debug_i_2,
      bram_dinb_debug_i_2_0 => bram_dinb_debug_i_2_0,
      bram_dinb_debug_i_6 => bram_dinb_debug_i_6,
      bram_dinb_debug_i_6_0 => bram_dinb_debug_i_6_0,
      bram_dinb_debug_i_7 => bram_dinb_debug_i_7,
      bram_dinb_debug_i_7_0 => bram_dinb_debug_i_7_0,
      bram_dinb_debug_i_8 => bram_dinb_debug_i_8,
      bram_dinb_debug_i_8_0 => bram_dinb_debug_i_8_0,
      bram_dinb_debug_i_9 => bram_dinb_debug_i_9,
      bram_dinb_debug_i_9_0 => bram_dinb_debug_i_9_0,
      clk => clk,
      dma1_mm2s_axis_tdata(13 downto 0) => dma1_mm2s_axis_tdata(13 downto 0),
      \dma1_mm2s_axis_tdata[15]\ => \dma1_mm2s_axis_tdata[15]\,
      \dma1_mm2s_axis_tdata[24]\ => \dma1_mm2s_axis_tdata[24]\,
      \dma1_mm2s_axis_tdata[29]\ => \dma1_mm2s_axis_tdata[29]\,
      \dma1_mm2s_axis_tdata[30]\ => \dma1_mm2s_axis_tdata[30]\,
      dma1_mm2s_axis_tdata_10_sp_1 => dma1_mm2s_axis_tdata_10_sn_1,
      dma1_mm2s_axis_tdata_12_sp_1 => dma1_mm2s_axis_tdata_12_sn_1,
      dma1_mm2s_axis_tdata_9_sp_1 => dma1_mm2s_axis_tdata_9_sn_1,
      douta(31 downto 0) => douta(31 downto 0),
      \p_0_in__0\ => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_DataProcessor is
  port (
    \p_0_in__0\ : out STD_LOGIC;
    Buff_Data_valid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[1]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \present_state_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bram_Read_Addr0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \present_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Bram_Maxp_Record_reg[3]\ : out STD_LOGIC;
    \Buff_Ele_cnt_reg[4]\ : out STD_LOGIC;
    \present_state_reg[0]_0\ : out STD_LOGIC;
    \Bram_Read_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Read_Row_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Read_Col_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Output_Addr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dma0_s2mm_axis_tready_0 : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]\ : out STD_LOGIC;
    \dma1_mm2s_axis_tdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_present_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_0\ : out STD_LOGIC;
    \Buff_Data_out_reg[30]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Write_Bram_Done_flg : out STD_LOGIC;
    \Filter_Read_Row_flg_carry__1\ : out STD_LOGIC;
    \Bram_Maxp_Record_reg[4]\ : out STD_LOGIC;
    \Bram_Temp_Record_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Bram_Temp_Record_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Read_Done_flg_reg : out STD_LOGIC;
    \present_state_reg[0]_1\ : out STD_LOGIC;
    bram_dinb_debug_reg : out STD_LOGIC;
    bram_addrb_debug_reg : out STD_LOGIC;
    \present_state_reg[0]_2\ : out STD_LOGIC;
    \present_state_reg[2]\ : out STD_LOGIC;
    \present_state_reg[0]_3\ : out STD_LOGIC;
    \present_state_reg[2]_0\ : out STD_LOGIC;
    \present_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_1\ : out STD_LOGIC;
    Buff_Data_valid_reg : out STD_LOGIC;
    reset_ip : out STD_LOGIC;
    \Bram_Read_Addr_reg[7]\ : out STD_LOGIC;
    \present_state_reg[1]\ : out STD_LOGIC;
    dma0_mm2s_axis_tvalid_0 : out STD_LOGIC;
    \Bram_Data_Data_out_reg[14]\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Col_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Present_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Filter_Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Filter_Read_Row_flg_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Record_Update_flg0_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Record_Update_flg0_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Row_Chg_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Read_Row_flg_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Read_Done_flg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Bram_Read_Addr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Data_Size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Write_Addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[0]\ : in STD_LOGIC;
    \Bram_Maxp_Record_reg[2]\ : in STD_LOGIC;
    Alu_Data_out_valid : in STD_LOGIC;
    \FSM_onehot_present_state_reg[4]\ : in STD_LOGIC;
    Read_Done_flg_reg_2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 10 downto 0 );
    slv_reg_wren : in STD_LOGIC;
    resetn : in STD_LOGIC;
    \Bram_Temp_Record_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry : in STD_LOGIC;
    present_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    Filter_Read_Col_flg_carry_0 : in STD_LOGIC;
    web : in STD_LOGIC;
    \Bram_Write_Addr_reg[0]_0\ : in STD_LOGIC;
    axis_dma0_mm2s_wren : in STD_LOGIC;
    Conv_Weight_Ready : in STD_LOGIC;
    \FSM_onehot_present_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Alu_Data_Ready : in STD_LOGIC;
    \present_state_reg[0]_5\ : in STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    dma0_s2mm_axis_tvalid : in STD_LOGIC;
    Alu_Data_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Maxp_ce : in STD_LOGIC;
    \Buffer_reg[14][31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb_11_sp_1 : in STD_LOGIC;
    \addrb[11]_0\ : in STD_LOGIC;
    Read_Row_flg_carry : in STD_LOGIC;
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma1_mm2s_axis_tready : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma0_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bram_Read_Record_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Read_Record_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Bram_Temp_Record_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Temp_Record_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    model_done_flg_debug : in STD_LOGIC;
    bram_dinb_debug : in STD_LOGIC;
    bram_addrb_debug_reg_0 : in STD_LOGIC;
    data_state_4_debug : in STD_LOGIC;
    data_state_3_debug : in STD_LOGIC;
    data_state_2_debug : in STD_LOGIC;
    data_state_1_debug : in STD_LOGIC;
    data_state_0_debug : in STD_LOGIC;
    weight_state_5_debug : in STD_LOGIC;
    weight_state_4_debug : in STD_LOGIC;
    weight_state_3_debug : in STD_LOGIC;
    weight_state_2_debug : in STD_LOGIC;
    weight_state_1_debug : in STD_LOGIC;
    weight_state_0_debug : in STD_LOGIC;
    bram_dinb_debug_reg_0 : in STD_LOGIC;
    bram_dinb_debug_reg_1 : in STD_LOGIC;
    bram_dinb_debug_reg_2 : in STD_LOGIC;
    bram_dinb_debug_reg_3 : in STD_LOGIC;
    bram_dinb_debug_reg_4 : in STD_LOGIC;
    bram_dinb_debug_reg_5 : in STD_LOGIC;
    bram_dinb_debug_reg_6 : in STD_LOGIC;
    axis_dma1_mm2s_wren : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    \slv_reg3[31]_i_3\ : in STD_LOGIC;
    dma0_mm2s_axis_tready : in STD_LOGIC;
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    \FSM_onehot_present_state_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Temp_Record_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Bram_Maxp_Record_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Bram_Maxp_Record_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Bram_Read_Addr_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Buffer_reg[15][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_DataProcessor : entity is "DataProcessor";
end base_cnn_top_0_0_DataProcessor;

architecture STRUCTURE of base_cnn_top_0_0_DataProcessor is
  signal Buff_Data_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^buff_data_out_reg[30]\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^buff_data_valid\ : STD_LOGIC;
  signal addrb_11_sn_1 : STD_LOGIC;
  signal \^p_0_in__0\ : STD_LOGIC;
  signal u_AddrCtrl_n_126 : STD_LOGIC;
  signal u_AddrCtrl_n_140 : STD_LOGIC;
  signal u_AddrCtrl_n_142 : STD_LOGIC;
  signal u_AddrCtrl_n_143 : STD_LOGIC;
  signal u_AddrCtrl_n_144 : STD_LOGIC;
  signal u_AddrCtrl_n_145 : STD_LOGIC;
  signal u_AddrCtrl_n_146 : STD_LOGIC;
  signal u_AddrCtrl_n_147 : STD_LOGIC;
  signal u_AddrCtrl_n_148 : STD_LOGIC;
  signal u_AddrCtrl_n_149 : STD_LOGIC;
  signal u_AddrCtrl_n_150 : STD_LOGIC;
  signal u_AddrCtrl_n_151 : STD_LOGIC;
  signal u_AddrCtrl_n_152 : STD_LOGIC;
  signal u_AddrCtrl_n_153 : STD_LOGIC;
  signal u_AddrCtrl_n_154 : STD_LOGIC;
  signal u_AddrCtrl_n_155 : STD_LOGIC;
  signal u_AddrCtrl_n_156 : STD_LOGIC;
  signal u_AddrCtrl_n_157 : STD_LOGIC;
  signal u_AddrCtrl_n_158 : STD_LOGIC;
  signal u_AddrCtrl_n_159 : STD_LOGIC;
  signal u_AddrCtrl_n_160 : STD_LOGIC;
  signal u_AddrCtrl_n_161 : STD_LOGIC;
  signal u_AddrCtrl_n_162 : STD_LOGIC;
  signal u_AddrCtrl_n_163 : STD_LOGIC;
  signal u_AddrCtrl_n_164 : STD_LOGIC;
  signal u_AddrCtrl_n_165 : STD_LOGIC;
  signal u_AddrCtrl_n_166 : STD_LOGIC;
  signal u_AddrCtrl_n_167 : STD_LOGIC;
  signal u_AddrCtrl_n_168 : STD_LOGIC;
  signal u_AddrCtrl_n_169 : STD_LOGIC;
  signal u_AddrCtrl_n_170 : STD_LOGIC;
  signal u_AddrCtrl_n_171 : STD_LOGIC;
  signal u_AddrCtrl_n_172 : STD_LOGIC;
  signal u_AddrCtrl_n_173 : STD_LOGIC;
begin
  \Buff_Data_out_reg[30]\(13 downto 0) <= \^buff_data_out_reg[30]\(13 downto 0);
  Buff_Data_valid <= \^buff_data_valid\;
  addrb_11_sn_1 <= addrb_11_sp_1;
  \p_0_in__0\ <= \^p_0_in__0\;
u_AddrCtrl: entity work.base_cnn_top_0_0_AddrCtrl
     port map (
      Alu_Data_Ready => Alu_Data_Ready,
      Alu_Data_out(31 downto 0) => Alu_Data_out(31 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      \Bram_Maxp_Record_reg[0]\(0) => \Bram_Maxp_Record_reg[0]\(0),
      \Bram_Maxp_Record_reg[10]\(10 downto 0) => \Bram_Maxp_Record_reg[10]\(10 downto 0),
      \Bram_Maxp_Record_reg[2]\ => \Bram_Maxp_Record_reg[2]\,
      \Bram_Maxp_Record_reg[3]\ => \Bram_Maxp_Record_reg[3]\,
      \Bram_Maxp_Record_reg[4]\ => \Bram_Maxp_Record_reg[4]\,
      \Bram_Maxp_Record_reg[6]\(3 downto 0) => \Bram_Maxp_Record_reg[6]\(3 downto 0),
      \Bram_Output_Addr_reg[10]\(10 downto 0) => \Bram_Output_Addr_reg[10]\(10 downto 0),
      Bram_Read_Addr0(10 downto 0) => Bram_Read_Addr0(10 downto 0),
      \Bram_Read_Addr_reg[10]\(2 downto 0) => \Bram_Read_Addr_reg[10]\(2 downto 0),
      \Bram_Read_Addr_reg[10]_0\(10 downto 0) => \Bram_Read_Addr_reg[10]_0\(10 downto 0),
      \Bram_Read_Addr_reg[3]\(3 downto 0) => \Bram_Read_Addr_reg[3]\(3 downto 0),
      \Bram_Read_Addr_reg[7]\ => \Bram_Read_Addr_reg[7]\,
      \Bram_Read_Addr_reg[7]_0\(3 downto 0) => \Bram_Read_Addr_reg[7]_0\(3 downto 0),
      \Bram_Read_Present_reg[10]\(2 downto 0) => \Bram_Read_Present_reg[10]\(2 downto 0),
      \Bram_Read_Record_reg[0]\(2 downto 0) => \Bram_Read_Record_reg[0]\(2 downto 0),
      \Bram_Read_Record_reg[0]_0\(2 downto 0) => \Bram_Read_Record_reg[0]_0\(2 downto 0),
      \Bram_Read_Record_reg[3]\(3 downto 0) => \Bram_Read_Record_reg[3]\(3 downto 0),
      \Bram_Read_Record_reg[3]_0\(3 downto 0) => \Bram_Read_Record_reg[3]_0\(3 downto 0),
      \Bram_Read_Record_reg[6]\(5 downto 0) => \Bram_Read_Record_reg[6]\(5 downto 0),
      \Bram_Read_Record_reg[7]\(1 downto 0) => \Bram_Read_Record_reg[7]\(1 downto 0),
      \Bram_Read_Record_reg[7]_0\(1 downto 0) => \Bram_Read_Record_reg[7]_0\(1 downto 0),
      \Bram_Temp_Record_reg[0]\ => \Bram_Temp_Record_reg[0]\,
      \Bram_Temp_Record_reg[10]\(0) => \Bram_Temp_Record_reg[10]\(0),
      \Bram_Temp_Record_reg[10]_0\(0) => E(0),
      \Bram_Temp_Record_reg[10]_1\(0) => \Bram_Temp_Record_reg[10]_0\(0),
      \Bram_Temp_Record_reg[3]\(3 downto 0) => \Bram_Temp_Record_reg[3]\(3 downto 0),
      \Bram_Temp_Record_reg[5]\(4 downto 0) => \Bram_Temp_Record_reg[5]\(4 downto 0),
      \Bram_Temp_Record_reg[6]\(5 downto 0) => \Bram_Temp_Record_reg[6]\(5 downto 0),
      \Bram_Temp_Record_reg[7]\(1 downto 0) => \Bram_Temp_Record_reg[7]\(1 downto 0),
      \Bram_Temp_Record_reg[7]_0\(0) => \Bram_Temp_Record_reg[7]_0\(0),
      \Bram_Temp_Record_reg[7]_1\(7 downto 0) => \Bram_Temp_Record_reg[7]_1\(7 downto 0),
      \Bram_Write_Addr_reg[0]\(0) => \Bram_Write_Addr_reg[0]\(0),
      \Bram_Write_Addr_reg[0]_0\ => \Bram_Write_Addr_reg[0]_0\,
      Buff_Data_valid_reg => Buff_Data_valid_reg,
      CO(0) => CO(0),
      Conv_Weight_Ready => Conv_Weight_Ready,
      D(10 downto 0) => D(10 downto 0),
      Data_Size(0) => Data_Size(0),
      E(0) => u_AddrCtrl_n_140,
      \FSM_onehot_present_state_reg[0]\ => \^p_0_in__0\,
      \FSM_onehot_present_state_reg[0]_0\(0) => \FSM_onehot_present_state_reg[0]\(0),
      \FSM_onehot_present_state_reg[1]\ => u_AddrCtrl_n_126,
      \FSM_onehot_present_state_reg[2]\ => \FSM_onehot_present_state_reg[2]\,
      \FSM_onehot_present_state_reg[2]_0\ => \FSM_onehot_present_state_reg[2]_0\,
      \FSM_onehot_present_state_reg[3]\ => \FSM_onehot_present_state_reg[3]\,
      \FSM_onehot_present_state_reg[3]_0\ => \FSM_onehot_present_state_reg[3]_0\,
      \FSM_onehot_present_state_reg[3]_1\ => \FSM_onehot_present_state_reg[3]_1\,
      \FSM_onehot_present_state_reg[3]_2\ => \FSM_onehot_present_state_reg[3]_2\,
      \FSM_onehot_present_state_reg[3]_3\ => \FSM_onehot_present_state_reg[3]_3\,
      \FSM_onehot_present_state_reg[4]\ => \FSM_onehot_present_state_reg[4]\,
      \FSM_onehot_present_state_reg[5]\ => \FSM_onehot_present_state_reg[5]\,
      \FSM_onehot_present_state_reg[5]_0\ => \FSM_onehot_present_state_reg[5]_0\,
      \FSM_onehot_present_state_reg[5]_1\ => \FSM_onehot_present_state_reg[5]_1\,
      \FSM_onehot_present_state_reg[5]_2\(0) => \FSM_onehot_present_state_reg[5]_2\(0),
      Filter_Read_Col_flg_carry => Filter_Read_Col_flg_carry,
      Filter_Read_Col_flg_carry_0 => Filter_Read_Col_flg_carry_0,
      \Filter_Read_Col_flg_carry__1\(3 downto 0) => \Filter_Read_Col_flg_carry__1\(3 downto 0),
      \Filter_Read_Row_flg_carry__0\(1 downto 0) => \Filter_Read_Row_flg_carry__0\(1 downto 0),
      \Filter_Read_Row_flg_carry__1\ => \Filter_Read_Row_flg_carry__1\,
      \Filter_Read_Row_flg_carry__1_0\(3 downto 0) => \Filter_Read_Row_flg_carry__1_0\(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      \Read_Col_cnt_reg[6]\(3 downto 0) => \Read_Col_cnt_reg[6]\(3 downto 0),
      Read_Done_flg_reg => Read_Done_flg_reg,
      Read_Done_flg_reg_0(2 downto 0) => Read_Done_flg_reg_0(2 downto 0),
      Read_Done_flg_reg_1(2 downto 0) => Read_Done_flg_reg_1(2 downto 0),
      Read_Done_flg_reg_2 => Read_Done_flg_reg_2,
      \Read_Row_cnt_reg[6]\(3 downto 0) => \Read_Row_cnt_reg[6]\(3 downto 0),
      Read_Row_flg_carry => Read_Row_flg_carry,
      \Read_Row_flg_carry__0\(2 downto 0) => \Read_Row_flg_carry__0\(2 downto 0),
      \Read_Row_flg_carry__1\(3 downto 0) => \Read_Row_flg_carry__1\(3 downto 0),
      \Record_Update_flg0_carry__0\(1 downto 0) => \Record_Update_flg0_carry__0\(1 downto 0),
      \Record_Update_flg0_carry__1\(3 downto 0) => \Record_Update_flg0_carry__1\(3 downto 0),
      \Row_Chg_flg_carry__0\(2 downto 0) => \Row_Chg_flg_carry__0\(2 downto 0),
      \Row_Chg_flg_carry__1\(3 downto 0) => \Row_Chg_flg_carry__1\(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      Write_Bram_Done_flg => Write_Bram_Done_flg,
      addra(10 downto 0) => addra(10 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb[11]_0\ => \addrb[11]_0\,
      addrb_11_sp_1 => addrb_11_sn_1,
      axis_dma0_mm2s_wren => axis_dma0_mm2s_wren,
      axis_dma1_mm2s_wren => axis_dma1_mm2s_wren,
      bram_addrb_debug_reg => bram_addrb_debug_reg,
      bram_addrb_debug_reg_0 => bram_addrb_debug_reg_0,
      bram_dinb_debug => bram_dinb_debug,
      bram_dinb_debug_reg => bram_dinb_debug_reg,
      bram_dinb_debug_reg_0 => bram_dinb_debug_reg_0,
      bram_dinb_debug_reg_1 => bram_dinb_debug_reg_1,
      bram_dinb_debug_reg_2 => bram_dinb_debug_reg_2,
      bram_dinb_debug_reg_3 => bram_dinb_debug_reg_3,
      bram_dinb_debug_reg_4 => bram_dinb_debug_reg_4,
      bram_dinb_debug_reg_5 => bram_dinb_debug_reg_5,
      bram_dinb_debug_reg_6 => bram_dinb_debug_reg_6,
      clk => clk,
      data_state_0_debug => data_state_0_debug,
      data_state_1_debug => data_state_1_debug,
      data_state_2_debug => data_state_2_debug,
      data_state_3_debug => data_state_3_debug,
      data_state_4_debug => data_state_4_debug,
      \dinb_reg[30]\ => \^buff_data_valid\,
      \dinb_reg[31]\(31) => Buff_Data_out(31),
      \dinb_reg[31]\(30 downto 29) => \^buff_data_out_reg[30]\(13 downto 12),
      \dinb_reg[31]\(28 downto 25) => Buff_Data_out(28 downto 25),
      \dinb_reg[31]\(24) => \^buff_data_out_reg[30]\(11),
      \dinb_reg[31]\(23 downto 21) => Buff_Data_out(23 downto 21),
      \dinb_reg[31]\(20) => \^buff_data_out_reg[30]\(10),
      \dinb_reg[31]\(19) => Buff_Data_out(19),
      \dinb_reg[31]\(18 downto 17) => \^buff_data_out_reg[30]\(9 downto 8),
      \dinb_reg[31]\(16) => Buff_Data_out(16),
      \dinb_reg[31]\(15) => \^buff_data_out_reg[30]\(7),
      \dinb_reg[31]\(14 downto 13) => Buff_Data_out(14 downto 13),
      \dinb_reg[31]\(12) => \^buff_data_out_reg[30]\(6),
      \dinb_reg[31]\(11) => Buff_Data_out(11),
      \dinb_reg[31]\(10 downto 9) => \^buff_data_out_reg[30]\(5 downto 4),
      \dinb_reg[31]\(8 downto 7) => Buff_Data_out(8 downto 7),
      \dinb_reg[31]\(6 downto 5) => \^buff_data_out_reg[30]\(3 downto 2),
      \dinb_reg[31]\(4) => Buff_Data_out(4),
      \dinb_reg[31]\(3) => \^buff_data_out_reg[30]\(1),
      \dinb_reg[31]\(2 downto 1) => Buff_Data_out(2 downto 1),
      \dinb_reg[31]\(0) => \^buff_data_out_reg[30]\(0),
      dma0_mm2s_axis_tdata(31 downto 0) => dma0_mm2s_axis_tdata(31 downto 0),
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tready => dma0_mm2s_axis_tready,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      dma0_mm2s_axis_tvalid_0 => dma0_mm2s_axis_tvalid_0,
      dma0_s2mm_axis_tready => dma0_s2mm_axis_tready,
      dma0_s2mm_axis_tready_0 => dma0_s2mm_axis_tready_0,
      dma0_s2mm_axis_tvalid => dma0_s2mm_axis_tvalid,
      dma1_mm2s_axis_tdata(31 downto 0) => dma1_mm2s_axis_tdata(31 downto 0),
      \dma1_mm2s_axis_tdata[31]\(31 downto 0) => \dma1_mm2s_axis_tdata[31]\(31 downto 0),
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tready => dma1_mm2s_axis_tready,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      ena => ena,
      enb => enb,
      model_done_flg_debug => model_done_flg_debug,
      present_state(0) => present_state(0),
      \present_state_reg[0]\(0) => \present_state_reg[0]\(0),
      \present_state_reg[0]_0\ => \present_state_reg[0]_0\,
      \present_state_reg[0]_1\(31) => u_AddrCtrl_n_142,
      \present_state_reg[0]_1\(30) => u_AddrCtrl_n_143,
      \present_state_reg[0]_1\(29) => u_AddrCtrl_n_144,
      \present_state_reg[0]_1\(28) => u_AddrCtrl_n_145,
      \present_state_reg[0]_1\(27) => u_AddrCtrl_n_146,
      \present_state_reg[0]_1\(26) => u_AddrCtrl_n_147,
      \present_state_reg[0]_1\(25) => u_AddrCtrl_n_148,
      \present_state_reg[0]_1\(24) => u_AddrCtrl_n_149,
      \present_state_reg[0]_1\(23) => u_AddrCtrl_n_150,
      \present_state_reg[0]_1\(22) => u_AddrCtrl_n_151,
      \present_state_reg[0]_1\(21) => u_AddrCtrl_n_152,
      \present_state_reg[0]_1\(20) => u_AddrCtrl_n_153,
      \present_state_reg[0]_1\(19) => u_AddrCtrl_n_154,
      \present_state_reg[0]_1\(18) => u_AddrCtrl_n_155,
      \present_state_reg[0]_1\(17) => u_AddrCtrl_n_156,
      \present_state_reg[0]_1\(16) => u_AddrCtrl_n_157,
      \present_state_reg[0]_1\(15) => u_AddrCtrl_n_158,
      \present_state_reg[0]_1\(14) => u_AddrCtrl_n_159,
      \present_state_reg[0]_1\(13) => u_AddrCtrl_n_160,
      \present_state_reg[0]_1\(12) => u_AddrCtrl_n_161,
      \present_state_reg[0]_1\(11) => u_AddrCtrl_n_162,
      \present_state_reg[0]_1\(10) => u_AddrCtrl_n_163,
      \present_state_reg[0]_1\(9) => u_AddrCtrl_n_164,
      \present_state_reg[0]_1\(8) => u_AddrCtrl_n_165,
      \present_state_reg[0]_1\(7) => u_AddrCtrl_n_166,
      \present_state_reg[0]_1\(6) => u_AddrCtrl_n_167,
      \present_state_reg[0]_1\(5) => u_AddrCtrl_n_168,
      \present_state_reg[0]_1\(4) => u_AddrCtrl_n_169,
      \present_state_reg[0]_1\(3) => u_AddrCtrl_n_170,
      \present_state_reg[0]_1\(2) => u_AddrCtrl_n_171,
      \present_state_reg[0]_1\(1) => u_AddrCtrl_n_172,
      \present_state_reg[0]_1\(0) => u_AddrCtrl_n_173,
      \present_state_reg[0]_2\ => \present_state_reg[0]_1\,
      \present_state_reg[0]_3\ => \present_state_reg[0]_2\,
      \present_state_reg[0]_4\ => \present_state_reg[0]_3\,
      \present_state_reg[0]_5\ => \present_state_reg[0]_4\,
      \present_state_reg[0]_6\ => \present_state_reg[0]_5\,
      \present_state_reg[1]\ => \present_state_reg[1]\,
      \present_state_reg[1]_rep\(0) => \present_state_reg[1]_rep\(0),
      \present_state_reg[1]_rep_0\(0) => \present_state_reg[1]_rep_0\(0),
      \present_state_reg[2]\ => \present_state_reg[2]\,
      \present_state_reg[2]_0\ => \present_state_reg[2]_0\,
      \present_state_reg[3]_rep\(0) => \present_state_reg[3]_rep\(0),
      reset_ip => reset_ip,
      s_axi_wdata(10 downto 0) => s_axi_wdata(10 downto 0),
      \slv_reg3[31]_i_3\ => \slv_reg3[31]_i_3\,
      slv_reg_wren => slv_reg_wren,
      web => web,
      weight_state_0_debug => weight_state_0_debug,
      weight_state_1_debug => weight_state_1_debug,
      weight_state_2_debug => weight_state_2_debug,
      weight_state_3_debug => weight_state_3_debug,
      weight_state_4_debug => weight_state_4_debug,
      weight_state_5_debug => weight_state_5_debug
    );
u_DataCtrl: entity work.base_cnn_top_0_0_DataCtrl
     port map (
      Alu_Data_out(30 downto 0) => Alu_Data_out(30 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      \Bram_Data_Data_out_reg[14]_0\ => \Bram_Data_Data_out_reg[14]\,
      Buff_Data_valid => \^buff_data_valid\,
      \Buff_Ele_cnt_reg[4]\ => \Buff_Ele_cnt_reg[4]\,
      \Buffer_reg[14][30]\ => u_AddrCtrl_n_126,
      \Buffer_reg[14][31]\(0) => \Buffer_reg[14][31]\(0),
      \Buffer_reg[15][31]\(31 downto 0) => \Buffer_reg[15][31]\(31 downto 0),
      D(31) => u_AddrCtrl_n_142,
      D(30) => u_AddrCtrl_n_143,
      D(29) => u_AddrCtrl_n_144,
      D(28) => u_AddrCtrl_n_145,
      D(27) => u_AddrCtrl_n_146,
      D(26) => u_AddrCtrl_n_147,
      D(25) => u_AddrCtrl_n_148,
      D(24) => u_AddrCtrl_n_149,
      D(23) => u_AddrCtrl_n_150,
      D(22) => u_AddrCtrl_n_151,
      D(21) => u_AddrCtrl_n_152,
      D(20) => u_AddrCtrl_n_153,
      D(19) => u_AddrCtrl_n_154,
      D(18) => u_AddrCtrl_n_155,
      D(17) => u_AddrCtrl_n_156,
      D(16) => u_AddrCtrl_n_157,
      D(15) => u_AddrCtrl_n_158,
      D(14) => u_AddrCtrl_n_159,
      D(13) => u_AddrCtrl_n_160,
      D(12) => u_AddrCtrl_n_161,
      D(11) => u_AddrCtrl_n_162,
      D(10) => u_AddrCtrl_n_163,
      D(9) => u_AddrCtrl_n_164,
      D(8) => u_AddrCtrl_n_165,
      D(7) => u_AddrCtrl_n_166,
      D(6) => u_AddrCtrl_n_167,
      D(5) => u_AddrCtrl_n_168,
      D(4) => u_AddrCtrl_n_169,
      D(3) => u_AddrCtrl_n_170,
      D(2) => u_AddrCtrl_n_171,
      D(1) => u_AddrCtrl_n_172,
      D(0) => u_AddrCtrl_n_173,
      E(0) => u_AddrCtrl_n_140,
      Maxp_ce => Maxp_ce,
      Q(31) => Buff_Data_out(31),
      Q(30 downto 29) => \^buff_data_out_reg[30]\(13 downto 12),
      Q(28 downto 25) => Buff_Data_out(28 downto 25),
      Q(24) => \^buff_data_out_reg[30]\(11),
      Q(23 downto 21) => Buff_Data_out(23 downto 21),
      Q(20) => \^buff_data_out_reg[30]\(10),
      Q(19) => Buff_Data_out(19),
      Q(18 downto 17) => \^buff_data_out_reg[30]\(9 downto 8),
      Q(16) => Buff_Data_out(16),
      Q(15) => \^buff_data_out_reg[30]\(7),
      Q(14 downto 13) => Buff_Data_out(14 downto 13),
      Q(12) => \^buff_data_out_reg[30]\(6),
      Q(11) => Buff_Data_out(11),
      Q(10 downto 9) => \^buff_data_out_reg[30]\(5 downto 4),
      Q(8 downto 7) => Buff_Data_out(8 downto 7),
      Q(6 downto 5) => \^buff_data_out_reg[30]\(3 downto 2),
      Q(4) => Buff_Data_out(4),
      Q(3) => \^buff_data_out_reg[30]\(1),
      Q(2 downto 1) => Buff_Data_out(2 downto 1),
      Q(0) => \^buff_data_out_reg[30]\(0),
      clk => clk,
      dina(31 downto 0) => dina(31 downto 0),
      douta(0) => douta(0),
      resetn => resetn,
      resetn_0 => \^p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0_cnn_top is
  port (
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    dma0_s2mm_axis_tready_0 : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    web : out STD_LOGIC;
    dma0_s2mm_axis_tvalid : out STD_LOGIC;
    addrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dma1_mm2s_axis_tready : out STD_LOGIC;
    dma0_mm2s_axis_tready : out STD_LOGIC;
    wea : out STD_LOGIC;
    ena : out STD_LOGIC;
    dinb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enb : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    resetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma0_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    dma0_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma1_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_cnn_top_0_0_cnn_top : entity is "cnn_top";
end base_cnn_top_0_0_cnn_top;

architecture STRUCTURE of base_cnn_top_0_0_cnn_top is
  signal Alu_Data_Ready : STD_LOGIC;
  signal Alu_Data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Alu_Data_out_valid : STD_LOGIC;
  signal Bram_Data_valid : STD_LOGIC;
  signal Bram_Data_valid0 : STD_LOGIC;
  signal Bram_Maxp_Record : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Output_Addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Addr0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Present : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Bram_Read_Record : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bram_Temp_Record : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Bram_Weight_Data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Bram_Weight_valid : STD_LOGIC;
  signal Buff_Data_out : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Buff_Data_valid : STD_LOGIC;
  signal Chanel_Size : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Chl_Done_flg0 : STD_LOGIC;
  signal Conv_Weight_Ready : STD_LOGIC;
  signal Ctrl_Start_flg : STD_LOGIC;
  signal Data_Last : STD_LOGIC_VECTOR ( 2 to 2 );
  signal Data_Size : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Data_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Layer_Done_flg0 : STD_LOGIC;
  signal Maxp_ce : STD_LOGIC;
  signal Write_Bram_Done_flg : STD_LOGIC;
  signal addr_data_present_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_debug : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axis_dma0_mm2s_wren : STD_LOGIC;
  signal axis_dma1_mm2s_wren : STD_LOGIC;
  signal bram_addra_debug_reg_n_0 : STD_LOGIC;
  signal bram_addrb_debug_reg_n_0 : STD_LOGIC;
  signal bram_dina_debug : STD_LOGIC;
  signal bram_dinb_debug : STD_LOGIC;
  signal bram_douta_debug0 : STD_LOGIC;
  signal bram_doutb_debug : STD_LOGIC;
  signal bram_doutb_debug_i_10_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_2_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_3_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_4_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_5_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_6_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_7_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_8_n_0 : STD_LOGIC;
  signal bram_doutb_debug_i_9_n_0 : STD_LOGIC;
  signal bram_ena_debug : STD_LOGIC;
  signal bram_enb_debug : STD_LOGIC;
  signal bram_wea_debug : STD_LOGIC;
  signal bram_web_debug : STD_LOGIC;
  signal cnn_model_DMA1_MM2S_AXIS_inst_n_1 : STD_LOGIC;
  signal cnn_model_S_AXI_lite_inst_n_6 : STD_LOGIC;
  signal data_state_0_debug : STD_LOGIC;
  signal data_state_1_debug : STD_LOGIC;
  signal data_state_2_debug : STD_LOGIC;
  signal data_state_3_debug : STD_LOGIC;
  signal data_state_4_debug : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_10_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_2_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_3_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_4_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_5_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_6_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_7_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_8_n_0 : STD_LOGIC;
  signal dma0_mm2s_axis_tdata_debug_i_9_n_0 : STD_LOGIC;
  signal \^dma0_mm2s_axis_tready\ : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_10_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_3_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_4_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_5_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_6_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_7_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_8_n_0 : STD_LOGIC;
  signal dma0_s2mm_axis_tdata_debug_i_9_n_0 : STD_LOGIC;
  signal \^dma0_s2mm_axis_tready_0\ : STD_LOGIC;
  signal \^dma0_s2mm_axis_tvalid\ : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_10_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_2_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_3_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_4_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_5_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_6_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_7_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_8_n_0 : STD_LOGIC;
  signal dma1_mm2s_axis_tdata_debug_i_9_n_0 : STD_LOGIC;
  signal \^dma1_mm2s_axis_tready\ : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal layer_0 : STD_LOGIC;
  signal layer_1 : STD_LOGIC;
  signal layer_2 : STD_LOGIC;
  signal layer_3 : STD_LOGIC;
  signal layer_4 : STD_LOGIC;
  signal layer_5 : STD_LOGIC;
  signal layer_6 : STD_LOGIC;
  signal layer_present_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal model_done_flg_debug : STD_LOGIC;
  signal model_done_flg_debug_reg_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal reset_ip : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal u_ALU_n_1 : STD_LOGIC;
  signal u_ALU_n_10 : STD_LOGIC;
  signal u_ALU_n_11 : STD_LOGIC;
  signal u_ALU_n_12 : STD_LOGIC;
  signal u_ALU_n_13 : STD_LOGIC;
  signal u_ALU_n_14 : STD_LOGIC;
  signal u_ALU_n_15 : STD_LOGIC;
  signal u_ALU_n_16 : STD_LOGIC;
  signal u_ALU_n_17 : STD_LOGIC;
  signal u_ALU_n_18 : STD_LOGIC;
  signal u_ALU_n_19 : STD_LOGIC;
  signal u_ALU_n_2 : STD_LOGIC;
  signal u_ALU_n_20 : STD_LOGIC;
  signal u_ALU_n_21 : STD_LOGIC;
  signal u_ALU_n_22 : STD_LOGIC;
  signal u_ALU_n_23 : STD_LOGIC;
  signal u_ALU_n_24 : STD_LOGIC;
  signal u_ALU_n_25 : STD_LOGIC;
  signal u_ALU_n_26 : STD_LOGIC;
  signal u_ALU_n_27 : STD_LOGIC;
  signal u_ALU_n_28 : STD_LOGIC;
  signal u_ALU_n_29 : STD_LOGIC;
  signal u_ALU_n_3 : STD_LOGIC;
  signal u_ALU_n_30 : STD_LOGIC;
  signal u_ALU_n_31 : STD_LOGIC;
  signal u_ALU_n_32 : STD_LOGIC;
  signal u_ALU_n_4 : STD_LOGIC;
  signal u_ALU_n_5 : STD_LOGIC;
  signal u_ALU_n_6 : STD_LOGIC;
  signal u_ALU_n_65 : STD_LOGIC;
  signal u_ALU_n_7 : STD_LOGIC;
  signal u_ALU_n_8 : STD_LOGIC;
  signal u_ALU_n_84 : STD_LOGIC;
  signal u_ALU_n_85 : STD_LOGIC;
  signal u_ALU_n_86 : STD_LOGIC;
  signal u_ALU_n_87 : STD_LOGIC;
  signal u_ALU_n_88 : STD_LOGIC;
  signal u_ALU_n_89 : STD_LOGIC;
  signal u_ALU_n_9 : STD_LOGIC;
  signal u_ALU_n_90 : STD_LOGIC;
  signal u_ALU_n_91 : STD_LOGIC;
  signal u_ALU_n_92 : STD_LOGIC;
  signal \u_AddrCtrl/u_AddrDataCtrl/Row_Chg_flg\ : STD_LOGIC;
  signal \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Col_flg\ : STD_LOGIC;
  signal \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Row_flg\ : STD_LOGIC;
  signal \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Read_Row_cnt_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Record_Update_flg0\ : STD_LOGIC;
  signal u_BramCtrl_n_5 : STD_LOGIC;
  signal \u_ConvLayerCtrl/Addi_Tmp\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal u_DataProcessor_n_115 : STD_LOGIC;
  signal u_DataProcessor_n_116 : STD_LOGIC;
  signal u_DataProcessor_n_155 : STD_LOGIC;
  signal u_DataProcessor_n_156 : STD_LOGIC;
  signal u_DataProcessor_n_157 : STD_LOGIC;
  signal u_DataProcessor_n_158 : STD_LOGIC;
  signal u_DataProcessor_n_159 : STD_LOGIC;
  signal u_DataProcessor_n_160 : STD_LOGIC;
  signal u_DataProcessor_n_161 : STD_LOGIC;
  signal u_DataProcessor_n_162 : STD_LOGIC;
  signal u_DataProcessor_n_168 : STD_LOGIC;
  signal u_DataProcessor_n_169 : STD_LOGIC;
  signal u_DataProcessor_n_170 : STD_LOGIC;
  signal u_DataProcessor_n_171 : STD_LOGIC;
  signal u_DataProcessor_n_172 : STD_LOGIC;
  signal u_DataProcessor_n_173 : STD_LOGIC;
  signal u_DataProcessor_n_174 : STD_LOGIC;
  signal u_DataProcessor_n_175 : STD_LOGIC;
  signal u_DataProcessor_n_176 : STD_LOGIC;
  signal u_DataProcessor_n_177 : STD_LOGIC;
  signal u_DataProcessor_n_178 : STD_LOGIC;
  signal u_DataProcessor_n_179 : STD_LOGIC;
  signal u_DataProcessor_n_180 : STD_LOGIC;
  signal u_DataProcessor_n_181 : STD_LOGIC;
  signal u_DataProcessor_n_182 : STD_LOGIC;
  signal u_DataProcessor_n_183 : STD_LOGIC;
  signal u_DataProcessor_n_184 : STD_LOGIC;
  signal u_DataProcessor_n_186 : STD_LOGIC;
  signal u_DataProcessor_n_187 : STD_LOGIC;
  signal u_DataProcessor_n_188 : STD_LOGIC;
  signal u_DataProcessor_n_189 : STD_LOGIC;
  signal u_DataProcessor_n_40 : STD_LOGIC;
  signal u_DataProcessor_n_41 : STD_LOGIC;
  signal u_DataProcessor_n_42 : STD_LOGIC;
  signal u_DataProcessor_n_49 : STD_LOGIC;
  signal u_DataProcessor_n_50 : STD_LOGIC;
  signal u_DataProcessor_n_55 : STD_LOGIC;
  signal u_DataProcessor_n_56 : STD_LOGIC;
  signal u_DataProcessor_n_57 : STD_LOGIC;
  signal u_DataProcessor_n_58 : STD_LOGIC;
  signal u_DataProcessor_n_82 : STD_LOGIC;
  signal u_LayerCtrl_n_1 : STD_LOGIC;
  signal u_LayerCtrl_n_10 : STD_LOGIC;
  signal u_LayerCtrl_n_100 : STD_LOGIC;
  signal u_LayerCtrl_n_101 : STD_LOGIC;
  signal u_LayerCtrl_n_102 : STD_LOGIC;
  signal u_LayerCtrl_n_103 : STD_LOGIC;
  signal u_LayerCtrl_n_106 : STD_LOGIC;
  signal u_LayerCtrl_n_107 : STD_LOGIC;
  signal u_LayerCtrl_n_108 : STD_LOGIC;
  signal u_LayerCtrl_n_109 : STD_LOGIC;
  signal u_LayerCtrl_n_11 : STD_LOGIC;
  signal u_LayerCtrl_n_110 : STD_LOGIC;
  signal u_LayerCtrl_n_111 : STD_LOGIC;
  signal u_LayerCtrl_n_112 : STD_LOGIC;
  signal u_LayerCtrl_n_113 : STD_LOGIC;
  signal u_LayerCtrl_n_114 : STD_LOGIC;
  signal u_LayerCtrl_n_115 : STD_LOGIC;
  signal u_LayerCtrl_n_116 : STD_LOGIC;
  signal u_LayerCtrl_n_117 : STD_LOGIC;
  signal u_LayerCtrl_n_118 : STD_LOGIC;
  signal u_LayerCtrl_n_119 : STD_LOGIC;
  signal u_LayerCtrl_n_12 : STD_LOGIC;
  signal u_LayerCtrl_n_120 : STD_LOGIC;
  signal u_LayerCtrl_n_121 : STD_LOGIC;
  signal u_LayerCtrl_n_122 : STD_LOGIC;
  signal u_LayerCtrl_n_123 : STD_LOGIC;
  signal u_LayerCtrl_n_124 : STD_LOGIC;
  signal u_LayerCtrl_n_125 : STD_LOGIC;
  signal u_LayerCtrl_n_127 : STD_LOGIC;
  signal u_LayerCtrl_n_128 : STD_LOGIC;
  signal u_LayerCtrl_n_129 : STD_LOGIC;
  signal u_LayerCtrl_n_13 : STD_LOGIC;
  signal u_LayerCtrl_n_130 : STD_LOGIC;
  signal u_LayerCtrl_n_131 : STD_LOGIC;
  signal u_LayerCtrl_n_132 : STD_LOGIC;
  signal u_LayerCtrl_n_133 : STD_LOGIC;
  signal u_LayerCtrl_n_134 : STD_LOGIC;
  signal u_LayerCtrl_n_135 : STD_LOGIC;
  signal u_LayerCtrl_n_136 : STD_LOGIC;
  signal u_LayerCtrl_n_137 : STD_LOGIC;
  signal u_LayerCtrl_n_139 : STD_LOGIC;
  signal u_LayerCtrl_n_14 : STD_LOGIC;
  signal u_LayerCtrl_n_140 : STD_LOGIC;
  signal u_LayerCtrl_n_141 : STD_LOGIC;
  signal u_LayerCtrl_n_142 : STD_LOGIC;
  signal u_LayerCtrl_n_143 : STD_LOGIC;
  signal u_LayerCtrl_n_144 : STD_LOGIC;
  signal u_LayerCtrl_n_145 : STD_LOGIC;
  signal u_LayerCtrl_n_146 : STD_LOGIC;
  signal u_LayerCtrl_n_147 : STD_LOGIC;
  signal u_LayerCtrl_n_148 : STD_LOGIC;
  signal u_LayerCtrl_n_149 : STD_LOGIC;
  signal u_LayerCtrl_n_15 : STD_LOGIC;
  signal u_LayerCtrl_n_150 : STD_LOGIC;
  signal u_LayerCtrl_n_151 : STD_LOGIC;
  signal u_LayerCtrl_n_152 : STD_LOGIC;
  signal u_LayerCtrl_n_153 : STD_LOGIC;
  signal u_LayerCtrl_n_154 : STD_LOGIC;
  signal u_LayerCtrl_n_155 : STD_LOGIC;
  signal u_LayerCtrl_n_156 : STD_LOGIC;
  signal u_LayerCtrl_n_157 : STD_LOGIC;
  signal u_LayerCtrl_n_158 : STD_LOGIC;
  signal u_LayerCtrl_n_159 : STD_LOGIC;
  signal u_LayerCtrl_n_16 : STD_LOGIC;
  signal u_LayerCtrl_n_160 : STD_LOGIC;
  signal u_LayerCtrl_n_161 : STD_LOGIC;
  signal u_LayerCtrl_n_162 : STD_LOGIC;
  signal u_LayerCtrl_n_163 : STD_LOGIC;
  signal u_LayerCtrl_n_165 : STD_LOGIC;
  signal u_LayerCtrl_n_166 : STD_LOGIC;
  signal u_LayerCtrl_n_167 : STD_LOGIC;
  signal u_LayerCtrl_n_168 : STD_LOGIC;
  signal u_LayerCtrl_n_169 : STD_LOGIC;
  signal u_LayerCtrl_n_17 : STD_LOGIC;
  signal u_LayerCtrl_n_170 : STD_LOGIC;
  signal u_LayerCtrl_n_171 : STD_LOGIC;
  signal u_LayerCtrl_n_172 : STD_LOGIC;
  signal u_LayerCtrl_n_173 : STD_LOGIC;
  signal u_LayerCtrl_n_174 : STD_LOGIC;
  signal u_LayerCtrl_n_175 : STD_LOGIC;
  signal u_LayerCtrl_n_176 : STD_LOGIC;
  signal u_LayerCtrl_n_177 : STD_LOGIC;
  signal u_LayerCtrl_n_178 : STD_LOGIC;
  signal u_LayerCtrl_n_179 : STD_LOGIC;
  signal u_LayerCtrl_n_18 : STD_LOGIC;
  signal u_LayerCtrl_n_180 : STD_LOGIC;
  signal u_LayerCtrl_n_181 : STD_LOGIC;
  signal u_LayerCtrl_n_182 : STD_LOGIC;
  signal u_LayerCtrl_n_183 : STD_LOGIC;
  signal u_LayerCtrl_n_184 : STD_LOGIC;
  signal u_LayerCtrl_n_185 : STD_LOGIC;
  signal u_LayerCtrl_n_19 : STD_LOGIC;
  signal u_LayerCtrl_n_2 : STD_LOGIC;
  signal u_LayerCtrl_n_20 : STD_LOGIC;
  signal u_LayerCtrl_n_21 : STD_LOGIC;
  signal u_LayerCtrl_n_22 : STD_LOGIC;
  signal u_LayerCtrl_n_24 : STD_LOGIC;
  signal u_LayerCtrl_n_25 : STD_LOGIC;
  signal u_LayerCtrl_n_26 : STD_LOGIC;
  signal u_LayerCtrl_n_27 : STD_LOGIC;
  signal u_LayerCtrl_n_28 : STD_LOGIC;
  signal u_LayerCtrl_n_3 : STD_LOGIC;
  signal u_LayerCtrl_n_30 : STD_LOGIC;
  signal u_LayerCtrl_n_31 : STD_LOGIC;
  signal u_LayerCtrl_n_32 : STD_LOGIC;
  signal u_LayerCtrl_n_33 : STD_LOGIC;
  signal u_LayerCtrl_n_34 : STD_LOGIC;
  signal u_LayerCtrl_n_35 : STD_LOGIC;
  signal u_LayerCtrl_n_36 : STD_LOGIC;
  signal u_LayerCtrl_n_37 : STD_LOGIC;
  signal u_LayerCtrl_n_38 : STD_LOGIC;
  signal u_LayerCtrl_n_39 : STD_LOGIC;
  signal u_LayerCtrl_n_4 : STD_LOGIC;
  signal u_LayerCtrl_n_40 : STD_LOGIC;
  signal u_LayerCtrl_n_41 : STD_LOGIC;
  signal u_LayerCtrl_n_42 : STD_LOGIC;
  signal u_LayerCtrl_n_43 : STD_LOGIC;
  signal u_LayerCtrl_n_44 : STD_LOGIC;
  signal u_LayerCtrl_n_45 : STD_LOGIC;
  signal u_LayerCtrl_n_46 : STD_LOGIC;
  signal u_LayerCtrl_n_47 : STD_LOGIC;
  signal u_LayerCtrl_n_48 : STD_LOGIC;
  signal u_LayerCtrl_n_49 : STD_LOGIC;
  signal u_LayerCtrl_n_5 : STD_LOGIC;
  signal u_LayerCtrl_n_50 : STD_LOGIC;
  signal u_LayerCtrl_n_51 : STD_LOGIC;
  signal u_LayerCtrl_n_52 : STD_LOGIC;
  signal u_LayerCtrl_n_54 : STD_LOGIC;
  signal u_LayerCtrl_n_55 : STD_LOGIC;
  signal u_LayerCtrl_n_56 : STD_LOGIC;
  signal u_LayerCtrl_n_57 : STD_LOGIC;
  signal u_LayerCtrl_n_58 : STD_LOGIC;
  signal u_LayerCtrl_n_59 : STD_LOGIC;
  signal u_LayerCtrl_n_6 : STD_LOGIC;
  signal u_LayerCtrl_n_60 : STD_LOGIC;
  signal u_LayerCtrl_n_61 : STD_LOGIC;
  signal u_LayerCtrl_n_62 : STD_LOGIC;
  signal u_LayerCtrl_n_63 : STD_LOGIC;
  signal u_LayerCtrl_n_64 : STD_LOGIC;
  signal u_LayerCtrl_n_65 : STD_LOGIC;
  signal u_LayerCtrl_n_66 : STD_LOGIC;
  signal u_LayerCtrl_n_67 : STD_LOGIC;
  signal u_LayerCtrl_n_68 : STD_LOGIC;
  signal u_LayerCtrl_n_69 : STD_LOGIC;
  signal u_LayerCtrl_n_7 : STD_LOGIC;
  signal u_LayerCtrl_n_70 : STD_LOGIC;
  signal u_LayerCtrl_n_71 : STD_LOGIC;
  signal u_LayerCtrl_n_72 : STD_LOGIC;
  signal u_LayerCtrl_n_73 : STD_LOGIC;
  signal u_LayerCtrl_n_74 : STD_LOGIC;
  signal u_LayerCtrl_n_75 : STD_LOGIC;
  signal u_LayerCtrl_n_76 : STD_LOGIC;
  signal u_LayerCtrl_n_77 : STD_LOGIC;
  signal u_LayerCtrl_n_78 : STD_LOGIC;
  signal u_LayerCtrl_n_79 : STD_LOGIC;
  signal u_LayerCtrl_n_8 : STD_LOGIC;
  signal u_LayerCtrl_n_80 : STD_LOGIC;
  signal u_LayerCtrl_n_81 : STD_LOGIC;
  signal u_LayerCtrl_n_82 : STD_LOGIC;
  signal u_LayerCtrl_n_83 : STD_LOGIC;
  signal u_LayerCtrl_n_84 : STD_LOGIC;
  signal u_LayerCtrl_n_85 : STD_LOGIC;
  signal u_LayerCtrl_n_86 : STD_LOGIC;
  signal u_LayerCtrl_n_87 : STD_LOGIC;
  signal u_LayerCtrl_n_88 : STD_LOGIC;
  signal u_LayerCtrl_n_89 : STD_LOGIC;
  signal u_LayerCtrl_n_9 : STD_LOGIC;
  signal u_LayerCtrl_n_90 : STD_LOGIC;
  signal u_LayerCtrl_n_91 : STD_LOGIC;
  signal u_LayerCtrl_n_92 : STD_LOGIC;
  signal u_LayerCtrl_n_93 : STD_LOGIC;
  signal u_LayerCtrl_n_94 : STD_LOGIC;
  signal u_LayerCtrl_n_95 : STD_LOGIC;
  signal u_LayerCtrl_n_96 : STD_LOGIC;
  signal u_LayerCtrl_n_97 : STD_LOGIC;
  signal u_LayerCtrl_n_98 : STD_LOGIC;
  signal u_LayerCtrl_n_99 : STD_LOGIC;
  signal \u_MaxpLayerCtrl/com2\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \^wea\ : STD_LOGIC;
  signal \^web\ : STD_LOGIC;
  signal weight_state_0_debug : STD_LOGIC;
  signal weight_state_1_debug : STD_LOGIC;
  signal weight_state_2_debug : STD_LOGIC;
  signal weight_state_3_debug : STD_LOGIC;
  signal weight_state_4_debug : STD_LOGIC;
  signal weight_state_5_debug : STD_LOGIC;
  signal writes_done : STD_LOGIC;
begin
  dma0_mm2s_axis_tready <= \^dma0_mm2s_axis_tready\;
  dma0_s2mm_axis_tready_0 <= \^dma0_s2mm_axis_tready_0\;
  dma0_s2mm_axis_tvalid <= \^dma0_s2mm_axis_tvalid\;
  dma1_mm2s_axis_tready <= \^dma1_mm2s_axis_tready\;
  ena <= \^ena\;
  enb <= \^enb\;
  wea <= \^wea\;
  web <= \^web\;
Bram_Data_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => Bram_Data_valid0,
      Q => Bram_Data_valid
    );
Bram_Weight_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_BramCtrl_n_5,
      Q => Bram_Weight_valid
    );
bram_addra_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_155,
      Q => bram_addra_debug_reg_n_0
    );
bram_addrb_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_171,
      Q => bram_addrb_debug_reg_n_0
    );
bram_dina_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_154,
      Q => bram_dina_debug
    );
bram_dinb_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_170,
      Q => bram_dinb_debug
    );
bram_doutb_debug_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => doutb(17),
      I1 => doutb(29),
      I2 => doutb(5),
      I3 => doutb(9),
      O => bram_doutb_debug_i_10_n_0
    );
bram_doutb_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bram_doutb_debug_i_3_n_0,
      I1 => bram_doutb_debug_i_4_n_0,
      I2 => bram_doutb_debug_i_5_n_0,
      I3 => bram_doutb_debug_i_6_n_0,
      O => bram_doutb_debug_i_2_n_0
    );
bram_doutb_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => doutb(14),
      I1 => doutb(2),
      I2 => doutb(26),
      I3 => doutb(22),
      I4 => bram_doutb_debug_i_7_n_0,
      O => bram_doutb_debug_i_3_n_0
    );
bram_doutb_debug_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => doutb(11),
      I1 => doutb(7),
      I2 => doutb(31),
      I3 => doutb(19),
      I4 => bram_doutb_debug_i_8_n_0,
      O => bram_doutb_debug_i_4_n_0
    );
bram_doutb_debug_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => doutb(8),
      I1 => doutb(4),
      I2 => doutb(28),
      I3 => doutb(16),
      I4 => bram_doutb_debug_i_9_n_0,
      O => bram_doutb_debug_i_5_n_0
    );
bram_doutb_debug_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => doutb(13),
      I1 => doutb(1),
      I2 => doutb(25),
      I3 => doutb(21),
      I4 => bram_doutb_debug_i_10_n_0,
      O => bram_doutb_debug_i_6_n_0
    );
bram_doutb_debug_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => doutb(18),
      I1 => doutb(30),
      I2 => doutb(6),
      I3 => doutb(10),
      O => bram_doutb_debug_i_7_n_0
    );
bram_doutb_debug_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => doutb(23),
      I1 => doutb(27),
      I2 => doutb(3),
      I3 => doutb(15),
      O => bram_doutb_debug_i_8_n_0
    );
bram_doutb_debug_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => doutb(20),
      I1 => doutb(24),
      I2 => doutb(0),
      I3 => doutb(12),
      O => bram_doutb_debug_i_9_n_0
    );
bram_doutb_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_151,
      Q => bram_doutb_debug
    );
bram_ena_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_152,
      Q => bram_ena_debug
    );
bram_enb_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_149,
      Q => bram_enb_debug
    );
bram_wea_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_153,
      Q => bram_wea_debug
    );
bram_web_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_150,
      Q => bram_web_debug
    );
cnn_model_DMA0_MM2S_AXIS_inst: entity work.base_cnn_top_0_0_cnn_model_DMA0_MM2S_AXIS
     port map (
      axis_dma0_mm2s_wren => axis_dma0_mm2s_wren,
      clk => clk,
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tready => \^dma0_mm2s_axis_tready\,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      mst_exec_state_reg_0 => u_LayerCtrl_n_166,
      \p_0_in__0\ => \p_0_in__0\,
      resetn => resetn,
      writes_done => writes_done
    );
cnn_model_DMA1_MM2S_AXIS_inst: entity work.base_cnn_top_0_0_cnn_model_DMA1_MM2S_AXIS
     port map (
      axis_dma1_mm2s_wren => axis_dma1_mm2s_wren,
      clk => clk,
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tready => \^dma1_mm2s_axis_tready\,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      mst_exec_state_reg_0 => u_LayerCtrl_n_165,
      \p_0_in__0\ => \p_0_in__0\,
      resetn => resetn,
      writes_done_reg_0 => cnn_model_DMA1_MM2S_AXIS_inst_n_1
    );
cnn_model_S_AXI_lite_inst: entity work.base_cnn_top_0_0_cnn_model_S_AXI_lite
     port map (
      D(10 downto 0) => p_2_in(10 downto 0),
      Q(0) => Ctrl_Start_flg,
      axi_arready_reg_0 => s_axi_arready,
      axi_awready_reg_0 => s_axi_awready,
      axi_wready_reg_0 => s_axi_wready,
      axis_debug(14 downto 0) => axis_debug(14 downto 0),
      bram_dina_debug => bram_dina_debug,
      bram_dinb_debug => bram_dinb_debug,
      bram_doutb_debug => bram_doutb_debug,
      bram_ena_debug => bram_ena_debug,
      bram_enb_debug => bram_enb_debug,
      bram_wea_debug => bram_wea_debug,
      bram_web_debug => bram_web_debug,
      clk => clk,
      data_state_0_debug => data_state_0_debug,
      data_state_1_debug => data_state_1_debug,
      data_state_2_debug => data_state_2_debug,
      data_state_3_debug => data_state_3_debug,
      data_state_4_debug => data_state_4_debug,
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      layer_0 => layer_0,
      layer_1 => layer_1,
      layer_2 => layer_2,
      layer_3 => layer_3,
      layer_4 => layer_4,
      layer_5 => layer_5,
      layer_6 => layer_6,
      \p_0_in__0\ => \p_0_in__0\,
      \present_state[0]_i_2\(0) => addr_data_present_state(0),
      reset_ip => reset_ip,
      s_axi_araddr(1 downto 0) => s_axi_araddr(1 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(1 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      \slv_reg0_reg[0]_0\ => cnn_model_S_AXI_lite_inst_n_6,
      \slv_reg2_reg[28]_0\ => model_done_flg_debug_reg_n_0,
      \slv_reg2_reg[4]_0\ => bram_addrb_debug_reg_n_0,
      \slv_reg2_reg[9]_0\ => bram_addra_debug_reg_n_0,
      slv_reg_wren => slv_reg_wren,
      weight_state_0_debug => weight_state_0_debug,
      weight_state_1_debug => weight_state_1_debug,
      weight_state_2_debug => weight_state_2_debug,
      weight_state_3_debug => weight_state_3_debug,
      weight_state_4_debug => weight_state_4_debug,
      weight_state_5_debug => weight_state_5_debug
    );
data_state_0_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_176,
      Q => data_state_0_debug
    );
data_state_1_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_175,
      Q => data_state_1_debug
    );
data_state_2_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_174,
      Q => data_state_2_debug
    );
data_state_3_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_173,
      Q => data_state_3_debug
    );
data_state_4_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_172,
      Q => data_state_4_debug
    );
dma0_mm2s_axis_tdata_debug_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(17),
      I1 => dma0_mm2s_axis_tdata(29),
      I2 => dma0_mm2s_axis_tdata(5),
      I3 => dma0_mm2s_axis_tdata(9),
      O => dma0_mm2s_axis_tdata_debug_i_10_n_0
    );
dma0_mm2s_axis_tdata_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata_debug_i_3_n_0,
      I1 => dma0_mm2s_axis_tdata_debug_i_4_n_0,
      I2 => dma0_mm2s_axis_tdata_debug_i_5_n_0,
      I3 => dma0_mm2s_axis_tdata_debug_i_6_n_0,
      O => dma0_mm2s_axis_tdata_debug_i_2_n_0
    );
dma0_mm2s_axis_tdata_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(14),
      I1 => dma0_mm2s_axis_tdata(2),
      I2 => dma0_mm2s_axis_tdata(26),
      I3 => dma0_mm2s_axis_tdata(22),
      I4 => dma0_mm2s_axis_tdata_debug_i_7_n_0,
      O => dma0_mm2s_axis_tdata_debug_i_3_n_0
    );
dma0_mm2s_axis_tdata_debug_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(11),
      I1 => dma0_mm2s_axis_tdata(7),
      I2 => dma0_mm2s_axis_tdata(31),
      I3 => dma0_mm2s_axis_tdata(19),
      I4 => dma0_mm2s_axis_tdata_debug_i_8_n_0,
      O => dma0_mm2s_axis_tdata_debug_i_4_n_0
    );
dma0_mm2s_axis_tdata_debug_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(8),
      I1 => dma0_mm2s_axis_tdata(4),
      I2 => dma0_mm2s_axis_tdata(28),
      I3 => dma0_mm2s_axis_tdata(16),
      I4 => dma0_mm2s_axis_tdata_debug_i_9_n_0,
      O => dma0_mm2s_axis_tdata_debug_i_5_n_0
    );
dma0_mm2s_axis_tdata_debug_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(13),
      I1 => dma0_mm2s_axis_tdata(1),
      I2 => dma0_mm2s_axis_tdata(25),
      I3 => dma0_mm2s_axis_tdata(21),
      I4 => dma0_mm2s_axis_tdata_debug_i_10_n_0,
      O => dma0_mm2s_axis_tdata_debug_i_6_n_0
    );
dma0_mm2s_axis_tdata_debug_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(18),
      I1 => dma0_mm2s_axis_tdata(30),
      I2 => dma0_mm2s_axis_tdata(6),
      I3 => dma0_mm2s_axis_tdata(10),
      O => dma0_mm2s_axis_tdata_debug_i_7_n_0
    );
dma0_mm2s_axis_tdata_debug_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(23),
      I1 => dma0_mm2s_axis_tdata(27),
      I2 => dma0_mm2s_axis_tdata(3),
      I3 => dma0_mm2s_axis_tdata(15),
      O => dma0_mm2s_axis_tdata_debug_i_8_n_0
    );
dma0_mm2s_axis_tdata_debug_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_mm2s_axis_tdata(20),
      I1 => dma0_mm2s_axis_tdata(24),
      I2 => dma0_mm2s_axis_tdata(0),
      I3 => dma0_mm2s_axis_tdata(12),
      O => dma0_mm2s_axis_tdata_debug_i_9_n_0
    );
dma0_mm2s_axis_tdata_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_139,
      Q => axis_debug(4)
    );
dma0_mm2s_axis_tkeep_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_137,
      Q => axis_debug(3)
    );
dma0_mm2s_axis_tlast_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_135,
      Q => axis_debug(1)
    );
dma0_mm2s_axis_tready_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_136,
      Q => axis_debug(2)
    );
dma0_mm2s_axis_tvalid_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_134,
      Q => axis_debug(0)
    );
dma0_s2mm_axis_tdata_debug_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => douta(17),
      I1 => douta(29),
      I2 => douta(5),
      I3 => douta(9),
      O => dma0_s2mm_axis_tdata_debug_i_10_n_0
    );
dma0_s2mm_axis_tdata_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma0_s2mm_axis_tdata_debug_i_3_n_0,
      I1 => dma0_s2mm_axis_tdata_debug_i_4_n_0,
      I2 => dma0_s2mm_axis_tdata_debug_i_5_n_0,
      I3 => dma0_s2mm_axis_tdata_debug_i_6_n_0,
      O => bram_douta_debug0
    );
dma0_s2mm_axis_tdata_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => douta(14),
      I1 => douta(2),
      I2 => douta(26),
      I3 => douta(22),
      I4 => dma0_s2mm_axis_tdata_debug_i_7_n_0,
      O => dma0_s2mm_axis_tdata_debug_i_3_n_0
    );
dma0_s2mm_axis_tdata_debug_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => douta(11),
      I1 => douta(7),
      I2 => douta(31),
      I3 => douta(19),
      I4 => dma0_s2mm_axis_tdata_debug_i_8_n_0,
      O => dma0_s2mm_axis_tdata_debug_i_4_n_0
    );
dma0_s2mm_axis_tdata_debug_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => douta(8),
      I1 => douta(4),
      I2 => douta(28),
      I3 => douta(16),
      I4 => dma0_s2mm_axis_tdata_debug_i_9_n_0,
      O => dma0_s2mm_axis_tdata_debug_i_5_n_0
    );
dma0_s2mm_axis_tdata_debug_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => douta(13),
      I1 => douta(1),
      I2 => douta(25),
      I3 => douta(21),
      I4 => dma0_s2mm_axis_tdata_debug_i_10_n_0,
      O => dma0_s2mm_axis_tdata_debug_i_6_n_0
    );
dma0_s2mm_axis_tdata_debug_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => douta(18),
      I1 => douta(30),
      I2 => douta(6),
      I3 => douta(10),
      O => dma0_s2mm_axis_tdata_debug_i_7_n_0
    );
dma0_s2mm_axis_tdata_debug_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => douta(23),
      I1 => douta(27),
      I2 => douta(3),
      I3 => douta(15),
      O => dma0_s2mm_axis_tdata_debug_i_8_n_0
    );
dma0_s2mm_axis_tdata_debug_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => douta(20),
      I1 => douta(24),
      I2 => douta(0),
      I3 => douta(12),
      O => dma0_s2mm_axis_tdata_debug_i_9_n_0
    );
dma0_s2mm_axis_tdata_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_143,
      Q => axis_debug(9)
    );
dma0_s2mm_axis_tkeep_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => '1',
      Q => axis_debug(8)
    );
dma0_s2mm_axis_tlast_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_141,
      Q => axis_debug(6)
    );
dma0_s2mm_axis_tready_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_142,
      Q => axis_debug(7)
    );
dma0_s2mm_axis_tvalid_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_140,
      Q => axis_debug(5)
    );
dma1_mm2s_axis_tdata_debug_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(17),
      I1 => dma1_mm2s_axis_tdata(29),
      I2 => dma1_mm2s_axis_tdata(5),
      I3 => dma1_mm2s_axis_tdata(9),
      O => dma1_mm2s_axis_tdata_debug_i_10_n_0
    );
dma1_mm2s_axis_tdata_debug_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata_debug_i_3_n_0,
      I1 => dma1_mm2s_axis_tdata_debug_i_4_n_0,
      I2 => dma1_mm2s_axis_tdata_debug_i_5_n_0,
      I3 => dma1_mm2s_axis_tdata_debug_i_6_n_0,
      O => dma1_mm2s_axis_tdata_debug_i_2_n_0
    );
dma1_mm2s_axis_tdata_debug_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(14),
      I1 => dma1_mm2s_axis_tdata(2),
      I2 => dma1_mm2s_axis_tdata(26),
      I3 => dma1_mm2s_axis_tdata(22),
      I4 => dma1_mm2s_axis_tdata_debug_i_7_n_0,
      O => dma1_mm2s_axis_tdata_debug_i_3_n_0
    );
dma1_mm2s_axis_tdata_debug_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(11),
      I1 => dma1_mm2s_axis_tdata(7),
      I2 => dma1_mm2s_axis_tdata(31),
      I3 => dma1_mm2s_axis_tdata(19),
      I4 => dma1_mm2s_axis_tdata_debug_i_8_n_0,
      O => dma1_mm2s_axis_tdata_debug_i_4_n_0
    );
dma1_mm2s_axis_tdata_debug_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(8),
      I1 => dma1_mm2s_axis_tdata(4),
      I2 => dma1_mm2s_axis_tdata(28),
      I3 => dma1_mm2s_axis_tdata(16),
      I4 => dma1_mm2s_axis_tdata_debug_i_9_n_0,
      O => dma1_mm2s_axis_tdata_debug_i_5_n_0
    );
dma1_mm2s_axis_tdata_debug_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(13),
      I1 => dma1_mm2s_axis_tdata(1),
      I2 => dma1_mm2s_axis_tdata(25),
      I3 => dma1_mm2s_axis_tdata(21),
      I4 => dma1_mm2s_axis_tdata_debug_i_10_n_0,
      O => dma1_mm2s_axis_tdata_debug_i_6_n_0
    );
dma1_mm2s_axis_tdata_debug_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(18),
      I1 => dma1_mm2s_axis_tdata(30),
      I2 => dma1_mm2s_axis_tdata(6),
      I3 => dma1_mm2s_axis_tdata(10),
      O => dma1_mm2s_axis_tdata_debug_i_7_n_0
    );
dma1_mm2s_axis_tdata_debug_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(23),
      I1 => dma1_mm2s_axis_tdata(27),
      I2 => dma1_mm2s_axis_tdata(3),
      I3 => dma1_mm2s_axis_tdata(15),
      O => dma1_mm2s_axis_tdata_debug_i_8_n_0
    );
dma1_mm2s_axis_tdata_debug_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma1_mm2s_axis_tdata(20),
      I1 => dma1_mm2s_axis_tdata(24),
      I2 => dma1_mm2s_axis_tdata(0),
      I3 => dma1_mm2s_axis_tdata(12),
      O => dma1_mm2s_axis_tdata_debug_i_9_n_0
    );
dma1_mm2s_axis_tdata_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_148,
      Q => axis_debug(14)
    );
dma1_mm2s_axis_tkeep_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_147,
      Q => axis_debug(13)
    );
dma1_mm2s_axis_tlast_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_145,
      Q => axis_debug(11)
    );
dma1_mm2s_axis_tready_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_146,
      Q => axis_debug(12)
    );
dma1_mm2s_axis_tvalid_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_144,
      Q => axis_debug(10)
    );
layer_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_162,
      Q => layer_0
    );
layer_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_161,
      Q => layer_1
    );
layer_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_160,
      Q => layer_2
    );
layer_3_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_159,
      Q => layer_3
    );
layer_4_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_158,
      Q => layer_4
    );
layer_5_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_157,
      Q => layer_5
    );
layer_6_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_156,
      Q => layer_6
    );
model_done_flg_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_LayerCtrl_n_163,
      Q => model_done_flg_debug_reg_n_0
    );
u_ALU: entity work.base_cnn_top_0_0_ALU
     port map (
      \Addi_Tmp_reg[31]\(14 downto 12) => \u_ConvLayerCtrl/Addi_Tmp\(31 downto 29),
      \Addi_Tmp_reg[31]\(11) => \u_ConvLayerCtrl/Addi_Tmp\(24),
      \Addi_Tmp_reg[31]\(10) => \u_ConvLayerCtrl/Addi_Tmp\(20),
      \Addi_Tmp_reg[31]\(9 downto 8) => \u_ConvLayerCtrl/Addi_Tmp\(18 downto 17),
      \Addi_Tmp_reg[31]\(7) => \u_ConvLayerCtrl/Addi_Tmp\(15),
      \Addi_Tmp_reg[31]\(6) => \u_ConvLayerCtrl/Addi_Tmp\(12),
      \Addi_Tmp_reg[31]\(5 downto 4) => \u_ConvLayerCtrl/Addi_Tmp\(10 downto 9),
      \Addi_Tmp_reg[31]\(3 downto 2) => \u_ConvLayerCtrl/Addi_Tmp\(6 downto 5),
      \Addi_Tmp_reg[31]\(1) => \u_ConvLayerCtrl/Addi_Tmp\(3),
      \Addi_Tmp_reg[31]\(0) => \u_ConvLayerCtrl/Addi_Tmp\(0),
      Alu_Data_Ready => Alu_Data_Ready,
      Alu_Data_Ready_reg_0 => u_DataProcessor_n_168,
      Alu_Data_out(30 downto 0) => Alu_Data_out(30 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      Bram_Weight_valid => Bram_Weight_valid,
      Buff_Data_valid => Buff_Data_valid,
      \Buffer_reg[15][30]\ => u_DataProcessor_n_41,
      \Buffer_reg[15][30]_0\ => u_LayerCtrl_n_120,
      CO(0) => Layer_Done_flg0,
      Chanel_Size(0) => Chanel_Size(0),
      \Chl_cnt_reg[0]_0\ => u_LayerCtrl_n_103,
      \Chl_cnt_reg[3]_0\ => u_LayerCtrl_n_122,
      \Chl_cnt_reg[5]_0\(0) => u_LayerCtrl_n_123,
      Conv_Weight_Ready => Conv_Weight_Ready,
      Conv_Weight_Ready_reg => u_LayerCtrl_n_30,
      Conv_ce_reg_0 => u_DataProcessor_n_42,
      D(31) => u_ALU_n_1,
      D(30) => u_ALU_n_2,
      D(29) => u_ALU_n_3,
      D(28) => u_ALU_n_4,
      D(27) => u_ALU_n_5,
      D(26) => u_ALU_n_6,
      D(25) => u_ALU_n_7,
      D(24) => u_ALU_n_8,
      D(23) => u_ALU_n_9,
      D(22) => u_ALU_n_10,
      D(21) => u_ALU_n_11,
      D(20) => u_ALU_n_12,
      D(19) => u_ALU_n_13,
      D(18) => u_ALU_n_14,
      D(17) => u_ALU_n_15,
      D(16) => u_ALU_n_16,
      D(15) => u_ALU_n_17,
      D(14) => u_ALU_n_18,
      D(13) => u_ALU_n_19,
      D(12) => u_ALU_n_20,
      D(11) => u_ALU_n_21,
      D(10) => u_ALU_n_22,
      D(9) => u_ALU_n_23,
      D(8) => u_ALU_n_24,
      D(7) => u_ALU_n_25,
      D(6) => u_ALU_n_26,
      D(5) => u_ALU_n_27,
      D(4) => u_ALU_n_28,
      D(3) => u_ALU_n_29,
      D(2) => u_ALU_n_30,
      D(1) => u_ALU_n_31,
      D(0) => u_ALU_n_32,
      \Data_cnt_reg[0]_0\(0) => Data_cnt(0),
      \Data_cnt_reg[0]_1\(0) => u_LayerCtrl_n_3,
      \Data_cnt_reg[1]_0\ => u_LayerCtrl_n_101,
      \Data_cnt_reg[9]_0\(0) => Chl_Done_flg0,
      \Data_cnt_reg[9]_1\ => u_LayerCtrl_n_121,
      E(0) => u_LayerCtrl_n_102,
      Maxp_ce => Maxp_ce,
      O(2) => u_LayerCtrl_n_124,
      O(1) => u_LayerCtrl_n_125,
      O(0) => Data_Last(2),
      Q(0) => \u_MaxpLayerCtrl/com2\(31),
      S(1) => u_ALU_n_84,
      S(0) => u_ALU_n_85,
      \Weight_cnt_reg[0]\(0) => u_ALU_n_65,
      \Weight_cnt_reg[0]_0\(0) => u_LayerCtrl_n_9,
      bram_dinb_debug_i_11 => u_LayerCtrl_n_113,
      bram_dinb_debug_i_11_0 => u_LayerCtrl_n_107,
      bram_dinb_debug_i_12 => u_LayerCtrl_n_111,
      bram_dinb_debug_i_12_0 => u_LayerCtrl_n_109,
      bram_dinb_debug_i_13(13 downto 12) => Buff_Data_out(30 downto 29),
      bram_dinb_debug_i_13(11) => Buff_Data_out(24),
      bram_dinb_debug_i_13(10) => Buff_Data_out(20),
      bram_dinb_debug_i_13(9 downto 8) => Buff_Data_out(18 downto 17),
      bram_dinb_debug_i_13(7) => Buff_Data_out(15),
      bram_dinb_debug_i_13(6) => Buff_Data_out(12),
      bram_dinb_debug_i_13(5 downto 4) => Buff_Data_out(10 downto 9),
      bram_dinb_debug_i_13(3 downto 2) => Buff_Data_out(6 downto 5),
      bram_dinb_debug_i_13(1) => Buff_Data_out(3),
      bram_dinb_debug_i_13(0) => Buff_Data_out(0),
      bram_dinb_debug_i_13_0 => u_LayerCtrl_n_119,
      bram_dinb_debug_i_13_1 => u_LayerCtrl_n_115,
      bram_dinb_debug_i_2 => u_DataProcessor_n_116,
      bram_dinb_debug_i_2_0 => u_DataProcessor_n_115,
      bram_dinb_debug_i_6 => u_LayerCtrl_n_110,
      bram_dinb_debug_i_6_0 => u_LayerCtrl_n_108,
      bram_dinb_debug_i_7 => u_LayerCtrl_n_118,
      bram_dinb_debug_i_7_0 => u_LayerCtrl_n_114,
      bram_dinb_debug_i_8 => u_LayerCtrl_n_112,
      bram_dinb_debug_i_8_0 => u_LayerCtrl_n_106,
      bram_dinb_debug_i_9 => u_LayerCtrl_n_117,
      bram_dinb_debug_i_9_0 => u_LayerCtrl_n_116,
      clk => clk,
      dma1_mm2s_axis_tdata(13 downto 12) => dma1_mm2s_axis_tdata(30 downto 29),
      dma1_mm2s_axis_tdata(11) => dma1_mm2s_axis_tdata(24),
      dma1_mm2s_axis_tdata(10) => dma1_mm2s_axis_tdata(20),
      dma1_mm2s_axis_tdata(9 downto 8) => dma1_mm2s_axis_tdata(18 downto 17),
      dma1_mm2s_axis_tdata(7) => dma1_mm2s_axis_tdata(15),
      dma1_mm2s_axis_tdata(6) => dma1_mm2s_axis_tdata(12),
      dma1_mm2s_axis_tdata(5 downto 4) => dma1_mm2s_axis_tdata(10 downto 9),
      dma1_mm2s_axis_tdata(3 downto 2) => dma1_mm2s_axis_tdata(6 downto 5),
      dma1_mm2s_axis_tdata(1) => dma1_mm2s_axis_tdata(3),
      dma1_mm2s_axis_tdata(0) => dma1_mm2s_axis_tdata(0),
      \dma1_mm2s_axis_tdata[15]\ => u_ALU_n_89,
      \dma1_mm2s_axis_tdata[24]\ => u_ALU_n_88,
      \dma1_mm2s_axis_tdata[29]\ => u_ALU_n_87,
      \dma1_mm2s_axis_tdata[30]\ => u_ALU_n_86,
      dma1_mm2s_axis_tdata_10_sp_1 => u_ALU_n_91,
      dma1_mm2s_axis_tdata_12_sp_1 => u_ALU_n_90,
      dma1_mm2s_axis_tdata_9_sp_1 => u_ALU_n_92,
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      \present_state[3]_i_6\(0) => u_LayerCtrl_n_133,
      \present_state[3]_i_7\(0) => u_LayerCtrl_n_128,
      \present_state_reg[3]_i_14\(0) => u_LayerCtrl_n_127,
      \present_state_reg[3]_i_14_0\(3) => u_LayerCtrl_n_129,
      \present_state_reg[3]_i_14_0\(2) => u_LayerCtrl_n_130,
      \present_state_reg[3]_i_14_0\(1) => u_LayerCtrl_n_131,
      \present_state_reg[3]_i_14_0\(0) => u_LayerCtrl_n_132,
      \present_state_reg[3]_i_17\ => u_LayerCtrl_n_24,
      \present_state_reg[3]_i_3\ => u_LayerCtrl_n_1
    );
u_BramCtrl: entity work.base_cnn_top_0_0_BramCtrl
     port map (
      Bram_Data_valid0 => Bram_Data_valid0,
      D(31 downto 0) => Bram_Weight_Data_out(31 downto 0),
      clk => clk,
      dinb(31 downto 0) => dinb(31 downto 0),
      ena_reg_0 => \^ena\,
      ena_reg_1 => u_DataProcessor_n_187,
      enb_reg_0 => \^enb\,
      enb_reg_1 => u_BramCtrl_n_5,
      enb_reg_2 => u_DataProcessor_n_183,
      \p_0_in__0\ => \p_0_in__0\,
      wea => \^wea\,
      wea_reg_0 => u_DataProcessor_n_188,
      web_reg_0 => \^web\,
      web_reg_1 => u_DataProcessor_n_184
    );
u_DataProcessor: entity work.base_cnn_top_0_0_DataProcessor
     port map (
      Alu_Data_Ready => Alu_Data_Ready,
      Alu_Data_out(31 downto 0) => Alu_Data_out(31 downto 0),
      Alu_Data_out_valid => Alu_Data_out_valid,
      \Bram_Data_Data_out_reg[14]\ => u_DataProcessor_n_189,
      \Bram_Maxp_Record_reg[0]\(0) => u_LayerCtrl_n_8,
      \Bram_Maxp_Record_reg[10]\(10 downto 0) => Bram_Maxp_Record(10 downto 0),
      \Bram_Maxp_Record_reg[2]\ => u_LayerCtrl_n_168,
      \Bram_Maxp_Record_reg[3]\ => u_DataProcessor_n_40,
      \Bram_Maxp_Record_reg[4]\ => u_DataProcessor_n_156,
      \Bram_Maxp_Record_reg[6]\(3) => u_LayerCtrl_n_4,
      \Bram_Maxp_Record_reg[6]\(2) => u_LayerCtrl_n_5,
      \Bram_Maxp_Record_reg[6]\(1) => u_LayerCtrl_n_6,
      \Bram_Maxp_Record_reg[6]\(0) => u_LayerCtrl_n_7,
      \Bram_Output_Addr_reg[10]\(10 downto 0) => Bram_Output_Addr(10 downto 0),
      Bram_Read_Addr0(10 downto 0) => Bram_Read_Addr0(10 downto 0),
      \Bram_Read_Addr_reg[10]\(2) => u_LayerCtrl_n_50,
      \Bram_Read_Addr_reg[10]\(1) => u_LayerCtrl_n_51,
      \Bram_Read_Addr_reg[10]\(0) => u_LayerCtrl_n_52,
      \Bram_Read_Addr_reg[10]_0\(10) => u_LayerCtrl_n_31,
      \Bram_Read_Addr_reg[10]_0\(9) => u_LayerCtrl_n_32,
      \Bram_Read_Addr_reg[10]_0\(8) => u_LayerCtrl_n_33,
      \Bram_Read_Addr_reg[10]_0\(7) => u_LayerCtrl_n_34,
      \Bram_Read_Addr_reg[10]_0\(6) => u_LayerCtrl_n_35,
      \Bram_Read_Addr_reg[10]_0\(5) => u_LayerCtrl_n_36,
      \Bram_Read_Addr_reg[10]_0\(4) => u_LayerCtrl_n_37,
      \Bram_Read_Addr_reg[10]_0\(3) => u_LayerCtrl_n_38,
      \Bram_Read_Addr_reg[10]_0\(2) => u_LayerCtrl_n_39,
      \Bram_Read_Addr_reg[10]_0\(1) => u_LayerCtrl_n_40,
      \Bram_Read_Addr_reg[10]_0\(0) => u_LayerCtrl_n_41,
      \Bram_Read_Addr_reg[3]\(3) => u_LayerCtrl_n_93,
      \Bram_Read_Addr_reg[3]\(2) => u_LayerCtrl_n_94,
      \Bram_Read_Addr_reg[3]\(1) => u_LayerCtrl_n_95,
      \Bram_Read_Addr_reg[3]\(0) => u_LayerCtrl_n_96,
      \Bram_Read_Addr_reg[7]\ => u_DataProcessor_n_186,
      \Bram_Read_Addr_reg[7]_0\(3) => u_LayerCtrl_n_97,
      \Bram_Read_Addr_reg[7]_0\(2) => u_LayerCtrl_n_98,
      \Bram_Read_Addr_reg[7]_0\(1) => u_LayerCtrl_n_99,
      \Bram_Read_Addr_reg[7]_0\(0) => u_LayerCtrl_n_100,
      \Bram_Read_Present_reg[10]\(2) => u_LayerCtrl_n_64,
      \Bram_Read_Present_reg[10]\(1) => u_LayerCtrl_n_65,
      \Bram_Read_Present_reg[10]\(0) => u_LayerCtrl_n_66,
      \Bram_Read_Record_reg[0]\(2) => u_LayerCtrl_n_73,
      \Bram_Read_Record_reg[0]\(1) => u_LayerCtrl_n_74,
      \Bram_Read_Record_reg[0]\(0) => u_LayerCtrl_n_75,
      \Bram_Read_Record_reg[0]_0\(2) => u_LayerCtrl_n_54,
      \Bram_Read_Record_reg[0]_0\(1) => u_LayerCtrl_n_55,
      \Bram_Read_Record_reg[0]_0\(0) => u_LayerCtrl_n_56,
      \Bram_Read_Record_reg[3]\(3) => u_LayerCtrl_n_169,
      \Bram_Read_Record_reg[3]\(2) => u_LayerCtrl_n_170,
      \Bram_Read_Record_reg[3]\(1) => u_LayerCtrl_n_171,
      \Bram_Read_Record_reg[3]\(0) => u_LayerCtrl_n_172,
      \Bram_Read_Record_reg[3]_0\(3) => u_LayerCtrl_n_175,
      \Bram_Read_Record_reg[3]_0\(2) => u_LayerCtrl_n_176,
      \Bram_Read_Record_reg[3]_0\(1) => u_LayerCtrl_n_177,
      \Bram_Read_Record_reg[3]_0\(0) => u_LayerCtrl_n_178,
      \Bram_Read_Record_reg[6]\(5) => Bram_Read_Record(6),
      \Bram_Read_Record_reg[6]\(4 downto 0) => Bram_Read_Record(4 downto 0),
      \Bram_Read_Record_reg[7]\(1) => u_LayerCtrl_n_173,
      \Bram_Read_Record_reg[7]\(0) => u_LayerCtrl_n_174,
      \Bram_Read_Record_reg[7]_0\(1) => u_LayerCtrl_n_179,
      \Bram_Read_Record_reg[7]_0\(0) => u_LayerCtrl_n_180,
      \Bram_Temp_Record_reg[0]\ => u_LayerCtrl_n_30,
      \Bram_Temp_Record_reg[10]\(0) => u_LayerCtrl_n_22,
      \Bram_Temp_Record_reg[10]_0\(0) => u_LayerCtrl_n_44,
      \Bram_Temp_Record_reg[3]\(3) => u_LayerCtrl_n_181,
      \Bram_Temp_Record_reg[3]\(2) => u_LayerCtrl_n_182,
      \Bram_Temp_Record_reg[3]\(1) => u_LayerCtrl_n_183,
      \Bram_Temp_Record_reg[3]\(0) => u_LayerCtrl_n_184,
      \Bram_Temp_Record_reg[5]\(4) => Bram_Temp_Record(5),
      \Bram_Temp_Record_reg[5]\(3 downto 0) => Bram_Temp_Record(3 downto 0),
      \Bram_Temp_Record_reg[6]\(5) => u_DataProcessor_n_157,
      \Bram_Temp_Record_reg[6]\(4) => u_DataProcessor_n_158,
      \Bram_Temp_Record_reg[6]\(3) => u_DataProcessor_n_159,
      \Bram_Temp_Record_reg[6]\(2) => u_DataProcessor_n_160,
      \Bram_Temp_Record_reg[6]\(1) => u_DataProcessor_n_161,
      \Bram_Temp_Record_reg[6]\(0) => u_DataProcessor_n_162,
      \Bram_Temp_Record_reg[7]\(1) => u_DataProcessor_n_49,
      \Bram_Temp_Record_reg[7]\(0) => u_DataProcessor_n_50,
      \Bram_Temp_Record_reg[7]_0\(0) => u_LayerCtrl_n_185,
      \Bram_Temp_Record_reg[7]_1\(7) => u_LayerCtrl_n_14,
      \Bram_Temp_Record_reg[7]_1\(6) => u_LayerCtrl_n_15,
      \Bram_Temp_Record_reg[7]_1\(5) => u_LayerCtrl_n_16,
      \Bram_Temp_Record_reg[7]_1\(4) => u_LayerCtrl_n_17,
      \Bram_Temp_Record_reg[7]_1\(3) => u_LayerCtrl_n_18,
      \Bram_Temp_Record_reg[7]_1\(2) => u_LayerCtrl_n_19,
      \Bram_Temp_Record_reg[7]_1\(1) => u_LayerCtrl_n_20,
      \Bram_Temp_Record_reg[7]_1\(0) => u_LayerCtrl_n_21,
      \Bram_Write_Addr_reg[0]\(0) => Layer_Done_flg0,
      \Bram_Write_Addr_reg[0]_0\ => u_LayerCtrl_n_28,
      \Buff_Data_out_reg[30]\(13 downto 12) => Buff_Data_out(30 downto 29),
      \Buff_Data_out_reg[30]\(11) => Buff_Data_out(24),
      \Buff_Data_out_reg[30]\(10) => Buff_Data_out(20),
      \Buff_Data_out_reg[30]\(9 downto 8) => Buff_Data_out(18 downto 17),
      \Buff_Data_out_reg[30]\(7) => Buff_Data_out(15),
      \Buff_Data_out_reg[30]\(6) => Buff_Data_out(12),
      \Buff_Data_out_reg[30]\(5 downto 4) => Buff_Data_out(10 downto 9),
      \Buff_Data_out_reg[30]\(3 downto 2) => Buff_Data_out(6 downto 5),
      \Buff_Data_out_reg[30]\(1) => Buff_Data_out(3),
      \Buff_Data_out_reg[30]\(0) => Buff_Data_out(0),
      Buff_Data_valid => Buff_Data_valid,
      Buff_Data_valid_reg => u_DataProcessor_n_184,
      \Buff_Ele_cnt_reg[4]\ => u_DataProcessor_n_41,
      \Buffer_reg[14][31]\(0) => \u_MaxpLayerCtrl/com2\(31),
      \Buffer_reg[15][31]\(31) => u_ALU_n_1,
      \Buffer_reg[15][31]\(30) => u_ALU_n_2,
      \Buffer_reg[15][31]\(29) => u_ALU_n_3,
      \Buffer_reg[15][31]\(28) => u_ALU_n_4,
      \Buffer_reg[15][31]\(27) => u_ALU_n_5,
      \Buffer_reg[15][31]\(26) => u_ALU_n_6,
      \Buffer_reg[15][31]\(25) => u_ALU_n_7,
      \Buffer_reg[15][31]\(24) => u_ALU_n_8,
      \Buffer_reg[15][31]\(23) => u_ALU_n_9,
      \Buffer_reg[15][31]\(22) => u_ALU_n_10,
      \Buffer_reg[15][31]\(21) => u_ALU_n_11,
      \Buffer_reg[15][31]\(20) => u_ALU_n_12,
      \Buffer_reg[15][31]\(19) => u_ALU_n_13,
      \Buffer_reg[15][31]\(18) => u_ALU_n_14,
      \Buffer_reg[15][31]\(17) => u_ALU_n_15,
      \Buffer_reg[15][31]\(16) => u_ALU_n_16,
      \Buffer_reg[15][31]\(15) => u_ALU_n_17,
      \Buffer_reg[15][31]\(14) => u_ALU_n_18,
      \Buffer_reg[15][31]\(13) => u_ALU_n_19,
      \Buffer_reg[15][31]\(12) => u_ALU_n_20,
      \Buffer_reg[15][31]\(11) => u_ALU_n_21,
      \Buffer_reg[15][31]\(10) => u_ALU_n_22,
      \Buffer_reg[15][31]\(9) => u_ALU_n_23,
      \Buffer_reg[15][31]\(8) => u_ALU_n_24,
      \Buffer_reg[15][31]\(7) => u_ALU_n_25,
      \Buffer_reg[15][31]\(6) => u_ALU_n_26,
      \Buffer_reg[15][31]\(5) => u_ALU_n_27,
      \Buffer_reg[15][31]\(4) => u_ALU_n_28,
      \Buffer_reg[15][31]\(3) => u_ALU_n_29,
      \Buffer_reg[15][31]\(2) => u_ALU_n_30,
      \Buffer_reg[15][31]\(1) => u_ALU_n_31,
      \Buffer_reg[15][31]\(0) => u_ALU_n_32,
      CO(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Col_flg\,
      Conv_Weight_Ready => Conv_Weight_Ready,
      D(10 downto 0) => p_2_in(10 downto 0),
      Data_Size(0) => Data_Size(3),
      E(0) => u_LayerCtrl_n_45,
      \FSM_onehot_present_state_reg[0]\(0) => Ctrl_Start_flg,
      \FSM_onehot_present_state_reg[2]\ => u_DataProcessor_n_178,
      \FSM_onehot_present_state_reg[2]_0\ => u_DataProcessor_n_182,
      \FSM_onehot_present_state_reg[3]\ => u_DataProcessor_n_115,
      \FSM_onehot_present_state_reg[3]_0\ => u_DataProcessor_n_177,
      \FSM_onehot_present_state_reg[3]_1\ => u_DataProcessor_n_179,
      \FSM_onehot_present_state_reg[3]_2\ => u_DataProcessor_n_180,
      \FSM_onehot_present_state_reg[3]_3\ => u_DataProcessor_n_181,
      \FSM_onehot_present_state_reg[4]\ => u_LayerCtrl_n_121,
      \FSM_onehot_present_state_reg[5]\ => u_DataProcessor_n_82,
      \FSM_onehot_present_state_reg[5]_0\ => u_DataProcessor_n_116,
      \FSM_onehot_present_state_reg[5]_1\ => u_DataProcessor_n_183,
      \FSM_onehot_present_state_reg[5]_2\(0) => u_LayerCtrl_n_42,
      Filter_Read_Col_flg_carry => u_LayerCtrl_n_2,
      Filter_Read_Col_flg_carry_0 => u_LayerCtrl_n_57,
      \Filter_Read_Col_flg_carry__1\(3) => u_LayerCtrl_n_60,
      \Filter_Read_Col_flg_carry__1\(2) => u_LayerCtrl_n_61,
      \Filter_Read_Col_flg_carry__1\(1) => u_LayerCtrl_n_62,
      \Filter_Read_Col_flg_carry__1\(0) => u_LayerCtrl_n_63,
      \Filter_Read_Row_flg_carry__0\(1) => u_LayerCtrl_n_67,
      \Filter_Read_Row_flg_carry__0\(0) => u_LayerCtrl_n_68,
      \Filter_Read_Row_flg_carry__1\ => u_DataProcessor_n_155,
      \Filter_Read_Row_flg_carry__1_0\(3) => u_LayerCtrl_n_69,
      \Filter_Read_Row_flg_carry__1_0\(2) => u_LayerCtrl_n_70,
      \Filter_Read_Row_flg_carry__1_0\(1) => u_LayerCtrl_n_71,
      \Filter_Read_Row_flg_carry__1_0\(0) => u_LayerCtrl_n_72,
      Maxp_ce => Maxp_ce,
      Q(10 downto 0) => Bram_Read_Present(10 downto 0),
      \Read_Col_cnt_reg[6]\(3) => u_DataProcessor_n_55,
      \Read_Col_cnt_reg[6]\(2) => u_DataProcessor_n_56,
      \Read_Col_cnt_reg[6]\(1) => u_DataProcessor_n_57,
      \Read_Col_cnt_reg[6]\(0) => u_DataProcessor_n_58,
      Read_Done_flg_reg => u_DataProcessor_n_168,
      Read_Done_flg_reg_0(2) => u_LayerCtrl_n_86,
      Read_Done_flg_reg_0(1) => u_LayerCtrl_n_87,
      Read_Done_flg_reg_0(0) => u_LayerCtrl_n_88,
      Read_Done_flg_reg_1(2) => u_LayerCtrl_n_46,
      Read_Done_flg_reg_1(1) => u_LayerCtrl_n_47,
      Read_Done_flg_reg_1(0) => u_LayerCtrl_n_48,
      Read_Done_flg_reg_2 => u_LayerCtrl_n_49,
      \Read_Row_cnt_reg[6]\(3) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Read_Row_cnt_reg\(6),
      \Read_Row_cnt_reg[6]\(2 downto 0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Read_Row_cnt_reg\(2 downto 0),
      Read_Row_flg_carry => u_LayerCtrl_n_13,
      \Read_Row_flg_carry__0\(2) => u_LayerCtrl_n_10,
      \Read_Row_flg_carry__0\(1) => u_LayerCtrl_n_11,
      \Read_Row_flg_carry__0\(0) => u_LayerCtrl_n_12,
      \Read_Row_flg_carry__1\(3) => u_LayerCtrl_n_89,
      \Read_Row_flg_carry__1\(2) => u_LayerCtrl_n_90,
      \Read_Row_flg_carry__1\(1) => u_LayerCtrl_n_91,
      \Read_Row_flg_carry__1\(0) => u_LayerCtrl_n_92,
      \Record_Update_flg0_carry__0\(1) => u_LayerCtrl_n_76,
      \Record_Update_flg0_carry__0\(0) => u_LayerCtrl_n_77,
      \Record_Update_flg0_carry__1\(3) => u_LayerCtrl_n_78,
      \Record_Update_flg0_carry__1\(2) => u_LayerCtrl_n_79,
      \Record_Update_flg0_carry__1\(1) => u_LayerCtrl_n_80,
      \Record_Update_flg0_carry__1\(0) => u_LayerCtrl_n_81,
      \Row_Chg_flg_carry__0\(2) => u_LayerCtrl_n_25,
      \Row_Chg_flg_carry__0\(1) => u_LayerCtrl_n_26,
      \Row_Chg_flg_carry__0\(0) => u_LayerCtrl_n_27,
      \Row_Chg_flg_carry__1\(3) => u_LayerCtrl_n_82,
      \Row_Chg_flg_carry__1\(2) => u_LayerCtrl_n_83,
      \Row_Chg_flg_carry__1\(1) => u_LayerCtrl_n_84,
      \Row_Chg_flg_carry__1\(0) => u_LayerCtrl_n_85,
      S(1) => u_LayerCtrl_n_58,
      S(0) => u_LayerCtrl_n_59,
      Write_Bram_Done_flg => Write_Bram_Done_flg,
      addra(10 downto 0) => addra(10 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      \addrb[11]_0\ => u_LayerCtrl_n_43,
      addrb_11_sp_1 => u_BramCtrl_n_5,
      axis_dma0_mm2s_wren => axis_dma0_mm2s_wren,
      axis_dma1_mm2s_wren => axis_dma1_mm2s_wren,
      bram_addrb_debug_reg => u_DataProcessor_n_171,
      bram_addrb_debug_reg_0 => bram_addrb_debug_reg_n_0,
      bram_dinb_debug => bram_dinb_debug,
      bram_dinb_debug_reg => u_DataProcessor_n_170,
      bram_dinb_debug_reg_0 => u_ALU_n_91,
      bram_dinb_debug_reg_1 => u_ALU_n_86,
      bram_dinb_debug_reg_2 => u_ALU_n_92,
      bram_dinb_debug_reg_3 => u_ALU_n_87,
      bram_dinb_debug_reg_4 => u_ALU_n_90,
      bram_dinb_debug_reg_5 => u_ALU_n_88,
      bram_dinb_debug_reg_6 => u_ALU_n_89,
      clk => clk,
      data_state_0_debug => data_state_0_debug,
      data_state_1_debug => data_state_1_debug,
      data_state_2_debug => data_state_2_debug,
      data_state_3_debug => data_state_3_debug,
      data_state_4_debug => data_state_4_debug,
      dina(31 downto 0) => dina(31 downto 0),
      dma0_mm2s_axis_tdata(31 downto 0) => dma0_mm2s_axis_tdata(31 downto 0),
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tready => \^dma0_mm2s_axis_tready\,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      dma0_mm2s_axis_tvalid_0 => u_DataProcessor_n_188,
      dma0_s2mm_axis_tready => dma0_s2mm_axis_tready,
      dma0_s2mm_axis_tready_0 => \^dma0_s2mm_axis_tready_0\,
      dma0_s2mm_axis_tvalid => \^dma0_s2mm_axis_tvalid\,
      dma1_mm2s_axis_tdata(31 downto 0) => dma1_mm2s_axis_tdata(31 downto 0),
      \dma1_mm2s_axis_tdata[31]\(31 downto 0) => Bram_Weight_Data_out(31 downto 0),
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tready => \^dma1_mm2s_axis_tready\,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      douta(0) => douta(31),
      ena => \^ena\,
      enb => \^enb\,
      model_done_flg_debug => model_done_flg_debug,
      \p_0_in__0\ => \p_0_in__0\,
      present_state(0) => layer_present_state(0),
      \present_state_reg[0]\(0) => addr_data_present_state(0),
      \present_state_reg[0]_0\ => u_DataProcessor_n_42,
      \present_state_reg[0]_1\ => u_DataProcessor_n_169,
      \present_state_reg[0]_2\ => u_DataProcessor_n_172,
      \present_state_reg[0]_3\ => u_DataProcessor_n_174,
      \present_state_reg[0]_4\ => u_DataProcessor_n_176,
      \present_state_reg[0]_5\ => cnn_model_S_AXI_lite_inst_n_6,
      \present_state_reg[1]\ => u_DataProcessor_n_187,
      \present_state_reg[1]_rep\(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Row_flg\,
      \present_state_reg[1]_rep_0\(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Record_Update_flg0\,
      \present_state_reg[2]\ => u_DataProcessor_n_173,
      \present_state_reg[2]_0\ => u_DataProcessor_n_175,
      \present_state_reg[3]_rep\(0) => \u_AddrCtrl/u_AddrDataCtrl/Row_Chg_flg\,
      reset_ip => reset_ip,
      resetn => resetn,
      s_axi_wdata(10 downto 0) => s_axi_wdata(10 downto 0),
      \slv_reg3[31]_i_3\ => u_LayerCtrl_n_167,
      slv_reg_wren => slv_reg_wren,
      web => \^web\,
      weight_state_0_debug => weight_state_0_debug,
      weight_state_1_debug => weight_state_1_debug,
      weight_state_2_debug => weight_state_2_debug,
      weight_state_3_debug => weight_state_3_debug,
      weight_state_4_debug => weight_state_4_debug,
      weight_state_5_debug => weight_state_5_debug
    );
u_LayerCtrl: entity work.base_cnn_top_0_0_LayerCtrl
     port map (
      \Addi_Tmp_reg[0]\ => u_LayerCtrl_n_106,
      \Addi_Tmp_reg[10]\ => u_LayerCtrl_n_111,
      \Addi_Tmp_reg[12]\ => u_LayerCtrl_n_112,
      \Addi_Tmp_reg[15]\ => u_LayerCtrl_n_113,
      \Addi_Tmp_reg[17]\ => u_LayerCtrl_n_114,
      \Addi_Tmp_reg[18]\ => u_LayerCtrl_n_115,
      \Addi_Tmp_reg[20]\ => u_LayerCtrl_n_116,
      \Addi_Tmp_reg[24]\ => u_LayerCtrl_n_117,
      \Addi_Tmp_reg[29]\ => u_LayerCtrl_n_118,
      \Addi_Tmp_reg[30]\ => u_LayerCtrl_n_119,
      \Addi_Tmp_reg[31]\ => u_LayerCtrl_n_120,
      \Addi_Tmp_reg[3]\ => u_LayerCtrl_n_107,
      \Addi_Tmp_reg[5]\ => u_LayerCtrl_n_108,
      \Addi_Tmp_reg[6]\ => u_LayerCtrl_n_109,
      \Addi_Tmp_reg[9]\ => u_LayerCtrl_n_110,
      Alu_Data_out(0) => Alu_Data_out(31),
      Alu_Data_out_valid => Alu_Data_out_valid,
      Bram_Data_valid => Bram_Data_valid,
      Bram_Data_valid_reg => u_LayerCtrl_n_140,
      \Bram_Maxp_Record_reg[5]\ => u_DataProcessor_n_156,
      \Bram_Maxp_Record_reg[6]\ => u_DataProcessor_n_40,
      \Bram_Output_Addr_reg[10]\(10) => u_LayerCtrl_n_31,
      \Bram_Output_Addr_reg[10]\(9) => u_LayerCtrl_n_32,
      \Bram_Output_Addr_reg[10]\(8) => u_LayerCtrl_n_33,
      \Bram_Output_Addr_reg[10]\(7) => u_LayerCtrl_n_34,
      \Bram_Output_Addr_reg[10]\(6) => u_LayerCtrl_n_35,
      \Bram_Output_Addr_reg[10]\(5) => u_LayerCtrl_n_36,
      \Bram_Output_Addr_reg[10]\(4) => u_LayerCtrl_n_37,
      \Bram_Output_Addr_reg[10]\(3) => u_LayerCtrl_n_38,
      \Bram_Output_Addr_reg[10]\(2) => u_LayerCtrl_n_39,
      \Bram_Output_Addr_reg[10]\(1) => u_LayerCtrl_n_40,
      \Bram_Output_Addr_reg[10]\(0) => u_LayerCtrl_n_41,
      Bram_Read_Addr0(10 downto 0) => Bram_Read_Addr0(10 downto 0),
      \Bram_Read_Addr1_carry__1\(10 downto 0) => Bram_Maxp_Record(10 downto 0),
      \Bram_Read_Addr1_carry__1_0\(10 downto 0) => Bram_Read_Present(10 downto 0),
      \Bram_Read_Addr_reg[10]\(10 downto 0) => Bram_Output_Addr(10 downto 0),
      \Bram_Read_Filter_reg[7]_i_2\(4) => Bram_Temp_Record(5),
      \Bram_Read_Filter_reg[7]_i_2\(3 downto 0) => Bram_Temp_Record(3 downto 0),
      \Bram_Read_Present_reg[10]\(2) => u_LayerCtrl_n_50,
      \Bram_Read_Present_reg[10]\(1) => u_LayerCtrl_n_51,
      \Bram_Read_Present_reg[10]\(0) => u_LayerCtrl_n_52,
      \Bram_Read_Present_reg[3]\(3) => u_LayerCtrl_n_93,
      \Bram_Read_Present_reg[3]\(2) => u_LayerCtrl_n_94,
      \Bram_Read_Present_reg[3]\(1) => u_LayerCtrl_n_95,
      \Bram_Read_Present_reg[3]\(0) => u_LayerCtrl_n_96,
      \Bram_Read_Present_reg[7]\(3) => u_LayerCtrl_n_97,
      \Bram_Read_Present_reg[7]\(2) => u_LayerCtrl_n_98,
      \Bram_Read_Present_reg[7]\(1) => u_LayerCtrl_n_99,
      \Bram_Read_Present_reg[7]\(0) => u_LayerCtrl_n_100,
      \Bram_Read_Record_reg[3]\(3) => u_LayerCtrl_n_169,
      \Bram_Read_Record_reg[3]\(2) => u_LayerCtrl_n_170,
      \Bram_Read_Record_reg[3]\(1) => u_LayerCtrl_n_171,
      \Bram_Read_Record_reg[3]\(0) => u_LayerCtrl_n_172,
      \Bram_Read_Record_reg[6]\(1) => u_LayerCtrl_n_173,
      \Bram_Read_Record_reg[6]\(0) => u_LayerCtrl_n_174,
      \Bram_Read_Record_reg[7]_i_3\(5) => Bram_Read_Record(6),
      \Bram_Read_Record_reg[7]_i_3\(4 downto 0) => Bram_Read_Record(4 downto 0),
      \Bram_Temp_Record_reg[10]\ => u_DataProcessor_n_155,
      \Bram_Temp_Record_reg[3]\(3) => u_LayerCtrl_n_175,
      \Bram_Temp_Record_reg[3]\(2) => u_LayerCtrl_n_176,
      \Bram_Temp_Record_reg[3]\(1) => u_LayerCtrl_n_177,
      \Bram_Temp_Record_reg[3]\(0) => u_LayerCtrl_n_178,
      \Bram_Temp_Record_reg[3]_0\(3) => u_LayerCtrl_n_181,
      \Bram_Temp_Record_reg[3]_0\(2) => u_LayerCtrl_n_182,
      \Bram_Temp_Record_reg[3]_0\(1) => u_LayerCtrl_n_183,
      \Bram_Temp_Record_reg[3]_0\(0) => u_LayerCtrl_n_184,
      \Bram_Temp_Record_reg[3]_1\(0) => \u_AddrCtrl/u_AddrDataCtrl/Row_Chg_flg\,
      \Bram_Temp_Record_reg[3]_2\(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Record_Update_flg0\,
      \Bram_Temp_Record_reg[3]_3\(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Row_flg\,
      \Bram_Temp_Record_reg[5]\(0) => u_LayerCtrl_n_185,
      \Bram_Temp_Record_reg[6]\(1) => u_LayerCtrl_n_179,
      \Bram_Temp_Record_reg[6]\(0) => u_LayerCtrl_n_180,
      \Bram_Temp_Record_reg[7]\(1) => u_DataProcessor_n_49,
      \Bram_Temp_Record_reg[7]\(0) => u_DataProcessor_n_50,
      \Bram_Temp_Record_reg[7]_0\(5) => u_DataProcessor_n_157,
      \Bram_Temp_Record_reg[7]_0\(4) => u_DataProcessor_n_158,
      \Bram_Temp_Record_reg[7]_0\(3) => u_DataProcessor_n_159,
      \Bram_Temp_Record_reg[7]_0\(2) => u_DataProcessor_n_160,
      \Bram_Temp_Record_reg[7]_0\(1) => u_DataProcessor_n_161,
      \Bram_Temp_Record_reg[7]_0\(0) => u_DataProcessor_n_162,
      \Bram_Write_Addr_reg[0]\(0) => addr_data_present_state(0),
      CO(0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Filter_Read_Col_flg\,
      Chanel_Size(0) => Chanel_Size(0),
      Conv_Weight_Ready => Conv_Weight_Ready,
      Data_Size(0) => Data_Size(3),
      \Data_cnt_reg[0]\(0) => u_LayerCtrl_n_3,
      \Data_cnt_reg[0]_0\(0) => Data_cnt(0),
      E(0) => u_LayerCtrl_n_45,
      \FSM_onehot_present_state_reg[5]\ => u_DataProcessor_n_82,
      Maxp_ce => Maxp_ce,
      O(2) => u_LayerCtrl_n_124,
      O(1) => u_LayerCtrl_n_125,
      O(0) => Data_Last(2),
      Q(0) => layer_present_state(0),
      Read_Row_flg_carry(3) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Read_Row_cnt_reg\(6),
      Read_Row_flg_carry(2 downto 0) => \u_AddrCtrl/u_AddrDataCtrl/u_ReadAddrCtrl/Read_Row_cnt_reg\(2 downto 0),
      Row_Chg_flg_carry(3) => u_DataProcessor_n_55,
      Row_Chg_flg_carry(2) => u_DataProcessor_n_56,
      Row_Chg_flg_carry(1) => u_DataProcessor_n_57,
      Row_Chg_flg_carry(0) => u_DataProcessor_n_58,
      S(1) => u_LayerCtrl_n_58,
      S(0) => u_LayerCtrl_n_59,
      \Weight_cnt_reg[0]\(0) => u_LayerCtrl_n_9,
      \Weight_cnt_reg[0]_0\(0) => u_ALU_n_65,
      Write_Bram_Done_flg => Write_Bram_Done_flg,
      axis_debug(13 downto 8) => axis_debug(14 downto 9),
      axis_debug(7 downto 0) => axis_debug(7 downto 0),
      bram_addra_debug_reg => u_DataProcessor_n_186,
      bram_addra_debug_reg_0 => bram_addra_debug_reg_n_0,
      bram_dina_debug => bram_dina_debug,
      bram_dina_debug_reg => u_DataProcessor_n_189,
      bram_douta_debug0 => bram_douta_debug0,
      bram_doutb_debug => bram_doutb_debug,
      bram_doutb_debug_reg => bram_doutb_debug_i_2_n_0,
      bram_ena_debug => bram_ena_debug,
      bram_enb_debug => bram_enb_debug,
      bram_wea_debug => bram_wea_debug,
      bram_web_debug => bram_web_debug,
      clk => clk,
      \com2_reg[0]\ => u_DataProcessor_n_169,
      \dinb[0]_i_2\(14 downto 12) => \u_ConvLayerCtrl/Addi_Tmp\(31 downto 29),
      \dinb[0]_i_2\(11) => \u_ConvLayerCtrl/Addi_Tmp\(24),
      \dinb[0]_i_2\(10) => \u_ConvLayerCtrl/Addi_Tmp\(20),
      \dinb[0]_i_2\(9 downto 8) => \u_ConvLayerCtrl/Addi_Tmp\(18 downto 17),
      \dinb[0]_i_2\(7) => \u_ConvLayerCtrl/Addi_Tmp\(15),
      \dinb[0]_i_2\(6) => \u_ConvLayerCtrl/Addi_Tmp\(12),
      \dinb[0]_i_2\(5 downto 4) => \u_ConvLayerCtrl/Addi_Tmp\(10 downto 9),
      \dinb[0]_i_2\(3 downto 2) => \u_ConvLayerCtrl/Addi_Tmp\(6 downto 5),
      \dinb[0]_i_2\(1) => \u_ConvLayerCtrl/Addi_Tmp\(3),
      \dinb[0]_i_2\(0) => \u_ConvLayerCtrl/Addi_Tmp\(0),
      \dinb_reg[31]\(0) => \u_MaxpLayerCtrl/com2\(31),
      dma0_mm2s_axis_tdata_debug_reg => dma0_mm2s_axis_tdata_debug_i_2_n_0,
      dma0_mm2s_axis_tkeep(3 downto 0) => dma0_mm2s_axis_tkeep(3 downto 0),
      dma0_mm2s_axis_tkeep_2_sp_1 => u_LayerCtrl_n_137,
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tlast_0 => u_LayerCtrl_n_135,
      dma0_mm2s_axis_tready => \^dma0_mm2s_axis_tready\,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      dma0_mm2s_axis_tvalid_0 => u_LayerCtrl_n_134,
      dma0_s2mm_axis_tready => dma0_s2mm_axis_tready,
      dma0_s2mm_axis_tready_0 => u_LayerCtrl_n_142,
      dma0_s2mm_axis_tvalid => \^dma0_s2mm_axis_tvalid\,
      dma1_mm2s_axis_tdata_debug_reg => dma1_mm2s_axis_tdata_debug_i_2_n_0,
      dma1_mm2s_axis_tkeep(3 downto 0) => dma1_mm2s_axis_tkeep(3 downto 0),
      dma1_mm2s_axis_tkeep_2_sp_1 => u_LayerCtrl_n_147,
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tlast_0 => u_LayerCtrl_n_145,
      dma1_mm2s_axis_tready => \^dma1_mm2s_axis_tready\,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      dma1_mm2s_axis_tvalid_0 => u_LayerCtrl_n_144,
      douta(0) => douta(31),
      ena => \^ena\,
      ena_reg => u_LayerCtrl_n_152,
      enb => \^enb\,
      enb_reg => u_LayerCtrl_n_149,
      layer_0 => layer_0,
      layer_1 => layer_1,
      layer_2 => layer_2,
      layer_3 => layer_3,
      layer_4 => layer_4,
      layer_5 => layer_5,
      layer_6 => layer_6,
      model_done_flg_debug => model_done_flg_debug,
      model_done_flg_debug_reg => model_done_flg_debug_reg_n_0,
      mst_exec_state_reg => u_LayerCtrl_n_136,
      mst_exec_state_reg_0 => u_LayerCtrl_n_146,
      mst_exec_state_reg_1 => cnn_model_DMA1_MM2S_AXIS_inst_n_1,
      \p_0_in__0\ => \p_0_in__0\,
      \present_state_reg[0]_0\(3) => u_LayerCtrl_n_4,
      \present_state_reg[0]_0\(2) => u_LayerCtrl_n_5,
      \present_state_reg[0]_0\(1) => u_LayerCtrl_n_6,
      \present_state_reg[0]_0\(0) => u_LayerCtrl_n_7,
      \present_state_reg[0]_1\(0) => u_LayerCtrl_n_8,
      \present_state_reg[0]_10\ => u_LayerCtrl_n_148,
      \present_state_reg[0]_11\ => u_LayerCtrl_n_151,
      \present_state_reg[0]_12\ => u_LayerCtrl_n_154,
      \present_state_reg[0]_13\ => u_LayerCtrl_n_155,
      \present_state_reg[0]_14\ => u_LayerCtrl_n_156,
      \present_state_reg[0]_15\ => u_LayerCtrl_n_159,
      \present_state_reg[0]_16\ => u_LayerCtrl_n_161,
      \present_state_reg[0]_17\ => u_LayerCtrl_n_162,
      \present_state_reg[0]_18\ => u_LayerCtrl_n_163,
      \present_state_reg[0]_19\(0) => Ctrl_Start_flg,
      \present_state_reg[0]_2\ => u_LayerCtrl_n_28,
      \present_state_reg[0]_3\(0) => Layer_Done_flg0,
      \present_state_reg[0]_4\(0) => u_LayerCtrl_n_44,
      \present_state_reg[0]_5\(0) => u_LayerCtrl_n_102,
      \present_state_reg[0]_6\ => u_LayerCtrl_n_103,
      \present_state_reg[0]_7\ => u_LayerCtrl_n_139,
      \present_state_reg[0]_8\ => u_LayerCtrl_n_141,
      \present_state_reg[0]_9\ => u_LayerCtrl_n_143,
      \present_state_reg[1]_0\ => u_LayerCtrl_n_157,
      \present_state_reg[1]_1\ => u_LayerCtrl_n_160,
      \present_state_reg[1]_rep_0\(7) => u_LayerCtrl_n_14,
      \present_state_reg[1]_rep_0\(6) => u_LayerCtrl_n_15,
      \present_state_reg[1]_rep_0\(5) => u_LayerCtrl_n_16,
      \present_state_reg[1]_rep_0\(4) => u_LayerCtrl_n_17,
      \present_state_reg[1]_rep_0\(3) => u_LayerCtrl_n_18,
      \present_state_reg[1]_rep_0\(2) => u_LayerCtrl_n_19,
      \present_state_reg[1]_rep_0\(1) => u_LayerCtrl_n_20,
      \present_state_reg[1]_rep_0\(0) => u_LayerCtrl_n_21,
      \present_state_reg[1]_rep_1\(0) => u_LayerCtrl_n_22,
      \present_state_reg[1]_rep_10\(0) => u_LayerCtrl_n_127,
      \present_state_reg[1]_rep_11\(0) => u_LayerCtrl_n_128,
      \present_state_reg[1]_rep_12\(0) => Chl_Done_flg0,
      \present_state_reg[1]_rep_13\ => \^dma0_s2mm_axis_tready_0\,
      \present_state_reg[1]_rep_2\(2) => u_LayerCtrl_n_54,
      \present_state_reg[1]_rep_2\(1) => u_LayerCtrl_n_55,
      \present_state_reg[1]_rep_2\(0) => u_LayerCtrl_n_56,
      \present_state_reg[1]_rep_3\(3) => u_LayerCtrl_n_60,
      \present_state_reg[1]_rep_3\(2) => u_LayerCtrl_n_61,
      \present_state_reg[1]_rep_3\(1) => u_LayerCtrl_n_62,
      \present_state_reg[1]_rep_3\(0) => u_LayerCtrl_n_63,
      \present_state_reg[1]_rep_4\(2) => u_LayerCtrl_n_64,
      \present_state_reg[1]_rep_4\(1) => u_LayerCtrl_n_65,
      \present_state_reg[1]_rep_4\(0) => u_LayerCtrl_n_66,
      \present_state_reg[1]_rep_5\(1) => u_LayerCtrl_n_67,
      \present_state_reg[1]_rep_5\(0) => u_LayerCtrl_n_68,
      \present_state_reg[1]_rep_6\(3) => u_LayerCtrl_n_69,
      \present_state_reg[1]_rep_6\(2) => u_LayerCtrl_n_70,
      \present_state_reg[1]_rep_6\(1) => u_LayerCtrl_n_71,
      \present_state_reg[1]_rep_6\(0) => u_LayerCtrl_n_72,
      \present_state_reg[1]_rep_7\(2) => u_LayerCtrl_n_73,
      \present_state_reg[1]_rep_7\(1) => u_LayerCtrl_n_74,
      \present_state_reg[1]_rep_7\(0) => u_LayerCtrl_n_75,
      \present_state_reg[1]_rep_8\(1) => u_LayerCtrl_n_76,
      \present_state_reg[1]_rep_8\(0) => u_LayerCtrl_n_77,
      \present_state_reg[1]_rep_9\(3) => u_LayerCtrl_n_78,
      \present_state_reg[1]_rep_9\(2) => u_LayerCtrl_n_79,
      \present_state_reg[1]_rep_9\(1) => u_LayerCtrl_n_80,
      \present_state_reg[1]_rep_9\(0) => u_LayerCtrl_n_81,
      \present_state_reg[2]_0\ => u_LayerCtrl_n_158,
      \present_state_reg[2]_rep_0\ => u_LayerCtrl_n_30,
      \present_state_reg[2]_rep_1\(0) => u_LayerCtrl_n_42,
      \present_state_reg[2]_rep_2\ => u_LayerCtrl_n_49,
      \present_state_reg[2]_rep_3\ => u_LayerCtrl_n_101,
      \present_state_reg[2]_rep_4\ => u_LayerCtrl_n_121,
      \present_state_reg[2]_rep_5\ => u_LayerCtrl_n_122,
      \present_state_reg[2]_rep_6\(0) => u_LayerCtrl_n_123,
      \present_state_reg[2]_rep_7\ => u_LayerCtrl_n_165,
      \present_state_reg[2]_rep_8\ => u_LayerCtrl_n_166,
      \present_state_reg[2]_rep_9\ => u_LayerCtrl_n_168,
      \present_state_reg[3]_i_30_0\(0) => u_LayerCtrl_n_133,
      \present_state_reg[3]_i_9_0\(1) => u_ALU_n_84,
      \present_state_reg[3]_i_9_0\(0) => u_ALU_n_85,
      \present_state_reg[3]_rep_0\ => u_LayerCtrl_n_1,
      \present_state_reg[3]_rep_1\ => u_LayerCtrl_n_2,
      \present_state_reg[3]_rep_10\(2) => u_LayerCtrl_n_86,
      \present_state_reg[3]_rep_10\(1) => u_LayerCtrl_n_87,
      \present_state_reg[3]_rep_10\(0) => u_LayerCtrl_n_88,
      \present_state_reg[3]_rep_11\(3) => u_LayerCtrl_n_89,
      \present_state_reg[3]_rep_11\(2) => u_LayerCtrl_n_90,
      \present_state_reg[3]_rep_11\(1) => u_LayerCtrl_n_91,
      \present_state_reg[3]_rep_11\(0) => u_LayerCtrl_n_92,
      \present_state_reg[3]_rep_12\(3) => u_LayerCtrl_n_129,
      \present_state_reg[3]_rep_12\(2) => u_LayerCtrl_n_130,
      \present_state_reg[3]_rep_12\(1) => u_LayerCtrl_n_131,
      \present_state_reg[3]_rep_12\(0) => u_LayerCtrl_n_132,
      \present_state_reg[3]_rep_13\ => u_LayerCtrl_n_167,
      \present_state_reg[3]_rep_2\(2) => u_LayerCtrl_n_10,
      \present_state_reg[3]_rep_2\(1) => u_LayerCtrl_n_11,
      \present_state_reg[3]_rep_2\(0) => u_LayerCtrl_n_12,
      \present_state_reg[3]_rep_3\ => u_LayerCtrl_n_13,
      \present_state_reg[3]_rep_4\ => u_LayerCtrl_n_24,
      \present_state_reg[3]_rep_5\(2) => u_LayerCtrl_n_25,
      \present_state_reg[3]_rep_5\(1) => u_LayerCtrl_n_26,
      \present_state_reg[3]_rep_5\(0) => u_LayerCtrl_n_27,
      \present_state_reg[3]_rep_6\ => u_LayerCtrl_n_43,
      \present_state_reg[3]_rep_7\(2) => u_LayerCtrl_n_46,
      \present_state_reg[3]_rep_7\(1) => u_LayerCtrl_n_47,
      \present_state_reg[3]_rep_7\(0) => u_LayerCtrl_n_48,
      \present_state_reg[3]_rep_8\ => u_LayerCtrl_n_57,
      \present_state_reg[3]_rep_9\(3) => u_LayerCtrl_n_82,
      \present_state_reg[3]_rep_9\(2) => u_LayerCtrl_n_83,
      \present_state_reg[3]_rep_9\(1) => u_LayerCtrl_n_84,
      \present_state_reg[3]_rep_9\(0) => u_LayerCtrl_n_85,
      wea => \^wea\,
      wea_reg => u_LayerCtrl_n_153,
      web => \^web\,
      web_reg => u_LayerCtrl_n_150,
      writes_done => writes_done
    );
weight_state_0_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_182,
      Q => weight_state_0_debug
    );
weight_state_1_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_181,
      Q => weight_state_1_debug
    );
weight_state_2_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_180,
      Q => weight_state_2_debug
    );
weight_state_3_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_179,
      Q => weight_state_3_debug
    );
weight_state_4_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_178,
      Q => weight_state_4_debug
    );
weight_state_5_debug_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \p_0_in__0\,
      D => u_DataProcessor_n_177,
      Q => weight_state_5_debug
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_cnn_top_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    dma0_mm2s_axis_tready : out STD_LOGIC;
    dma0_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma0_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma0_mm2s_axis_tlast : in STD_LOGIC;
    dma0_mm2s_axis_tvalid : in STD_LOGIC;
    dma1_mm2s_axis_tready : out STD_LOGIC;
    dma1_mm2s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma1_mm2s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dma1_mm2s_axis_tlast : in STD_LOGIC;
    dma1_mm2s_axis_tvalid : in STD_LOGIC;
    dma0_s2mm_axis_tvalid : out STD_LOGIC;
    dma0_s2mm_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma0_s2mm_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dma0_s2mm_axis_tlast : out STD_LOGIC;
    dma0_s2mm_axis_tready : in STD_LOGIC;
    clka : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : out STD_LOGIC;
    ena : out STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : out STD_LOGIC;
    dinb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    web : out STD_LOGIC;
    enb : out STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_cnn_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_cnn_top_0_0 : entity is "base_cnn_top_0_0,cnn_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of base_cnn_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of base_cnn_top_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of base_cnn_top_0_0 : entity is "cnn_top,Vivado 2020.2";
end base_cnn_top_0_0;

architecture STRUCTURE of base_cnn_top_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^addra\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^clk\ : STD_LOGIC;
  signal \^douta\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF dma0_mm2s_axis:dma0_s2mm_axis:dma1_mm2s_axis:s_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_INFO of dma0_mm2s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 dma0_mm2s_axis TLAST";
  attribute X_INTERFACE_INFO of dma0_mm2s_axis_tready : signal is "xilinx.com:interface:axis:1.0 dma0_mm2s_axis TREADY";
  attribute X_INTERFACE_INFO of dma0_mm2s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 dma0_mm2s_axis TVALID";
  attribute X_INTERFACE_PARAMETER of dma0_mm2s_axis_tvalid : signal is "XIL_INTERFACENAME dma0_mm2s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma0_s2mm_axis_tlast : signal is "xilinx.com:interface:axis:1.0 dma0_s2mm_axis TLAST";
  attribute X_INTERFACE_INFO of dma0_s2mm_axis_tready : signal is "xilinx.com:interface:axis:1.0 dma0_s2mm_axis TREADY";
  attribute X_INTERFACE_PARAMETER of dma0_s2mm_axis_tready : signal is "XIL_INTERFACENAME dma0_s2mm_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma0_s2mm_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 dma0_s2mm_axis TVALID";
  attribute X_INTERFACE_INFO of dma1_mm2s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 dma1_mm2s_axis TLAST";
  attribute X_INTERFACE_INFO of dma1_mm2s_axis_tready : signal is "xilinx.com:interface:axis:1.0 dma1_mm2s_axis TREADY";
  attribute X_INTERFACE_INFO of dma1_mm2s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 dma1_mm2s_axis TVALID";
  attribute X_INTERFACE_PARAMETER of dma1_mm2s_axis_tvalid : signal is "XIL_INTERFACENAME dma1_mm2s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of dma0_mm2s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 dma0_mm2s_axis TDATA";
  attribute X_INTERFACE_INFO of dma0_mm2s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 dma0_mm2s_axis TKEEP";
  attribute X_INTERFACE_INFO of dma0_s2mm_axis_tdata : signal is "xilinx.com:interface:axis:1.0 dma0_s2mm_axis TDATA";
  attribute X_INTERFACE_INFO of dma0_s2mm_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 dma0_s2mm_axis TKEEP";
  attribute X_INTERFACE_INFO of dma1_mm2s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 dma1_mm2s_axis TDATA";
  attribute X_INTERFACE_INFO of dma1_mm2s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 dma1_mm2s_axis TKEEP";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_PARAMETER of douta : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_PARAMETER of doutb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  \^clk\ <= clk;
  \^douta\(31 downto 0) <= douta(31 downto 0);
  addra(11) <= \<const0>\;
  addra(10 downto 0) <= \^addra\(10 downto 0);
  clka <= \^clk\;
  clkb <= \^clk\;
  dma0_s2mm_axis_tdata(31 downto 0) <= \^douta\(31 downto 0);
  dma0_s2mm_axis_tkeep(3) <= \<const1>\;
  dma0_s2mm_axis_tkeep(2) <= \<const1>\;
  dma0_s2mm_axis_tkeep(1) <= \<const1>\;
  dma0_s2mm_axis_tkeep(0) <= \<const1>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.base_cnn_top_0_0_cnn_top
     port map (
      addra(10 downto 0) => \^addra\(10 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clk => \^clk\,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      dma0_mm2s_axis_tdata(31 downto 0) => dma0_mm2s_axis_tdata(31 downto 0),
      dma0_mm2s_axis_tkeep(3 downto 0) => dma0_mm2s_axis_tkeep(3 downto 0),
      dma0_mm2s_axis_tlast => dma0_mm2s_axis_tlast,
      dma0_mm2s_axis_tready => dma0_mm2s_axis_tready,
      dma0_mm2s_axis_tvalid => dma0_mm2s_axis_tvalid,
      dma0_s2mm_axis_tready => dma0_s2mm_axis_tready,
      dma0_s2mm_axis_tready_0 => dma0_s2mm_axis_tlast,
      dma0_s2mm_axis_tvalid => dma0_s2mm_axis_tvalid,
      dma1_mm2s_axis_tdata(31 downto 0) => dma1_mm2s_axis_tdata(31 downto 0),
      dma1_mm2s_axis_tkeep(3 downto 0) => dma1_mm2s_axis_tkeep(3 downto 0),
      dma1_mm2s_axis_tlast => dma1_mm2s_axis_tlast,
      dma1_mm2s_axis_tready => dma1_mm2s_axis_tready,
      dma1_mm2s_axis_tvalid => dma1_mm2s_axis_tvalid,
      douta(31 downto 0) => \^douta\(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      resetn => resetn,
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      wea => wea,
      web => web
    );
end STRUCTURE;
