<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3941" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3941{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3941{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3941{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3941{left:96px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t5_3941{left:96px;bottom:837px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t6_3941{left:96px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3941{left:96px;bottom:804px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t8_3941{left:96px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3941{left:800px;bottom:787px;}
#ta_3941{left:96px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3941{left:96px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_3941{left:96px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3941{left:70px;bottom:698px;}
#te_3941{left:96px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3941{left:96px;bottom:677px;}
#tg_3941{left:122px;bottom:677px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3941{left:96px;bottom:652px;}
#ti_3941{left:122px;bottom:652px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_3941{left:122px;bottom:635px;letter-spacing:-0.13px;}
#tk_3941{left:70px;bottom:609px;}
#tl_3941{left:96px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3941{left:96px;bottom:588px;}
#tn_3941{left:122px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#to_3941{left:96px;bottom:564px;}
#tp_3941{left:122px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tq_3941{left:96px;bottom:539px;}
#tr_3941{left:122px;bottom:539px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#ts_3941{left:122px;bottom:522px;letter-spacing:-0.14px;}
#tt_3941{left:96px;bottom:498px;}
#tu_3941{left:122px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_3941{left:122px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_3941{left:96px;bottom:457px;}
#tx_3941{left:122px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#ty_3941{left:122px;bottom:440px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tz_3941{left:96px;bottom:415px;}
#t10_3941{left:122px;bottom:415px;letter-spacing:-0.13px;word-spacing:-1.38px;}
#t11_3941{left:122px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_3941{left:96px;bottom:374px;}
#t13_3941{left:122px;bottom:374px;letter-spacing:-0.13px;word-spacing:-1.07px;}
#t14_3941{left:122px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_3941{left:96px;bottom:333px;}
#t16_3941{left:122px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t17_3941{left:122px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3941{left:96px;bottom:292px;}
#t19_3941{left:122px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t1a_3941{left:122px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3941{left:96px;bottom:250px;}
#t1c_3941{left:122px;bottom:250px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_3941{left:122px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_3941{left:96px;bottom:209px;}
#t1f_3941{left:122px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1g_3941{left:122px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_3941{left:122px;bottom:176px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1i_3941{left:82px;bottom:1025px;letter-spacing:-0.17px;}
#t1j_3941{left:238px;bottom:1025px;letter-spacing:-0.12px;}
#t1k_3941{left:238px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_3941{left:82px;bottom:979px;letter-spacing:-0.13px;}
#t1m_3941{left:238px;bottom:979px;letter-spacing:-0.11px;}
#t1n_3941{left:82px;bottom:950px;letter-spacing:-0.12px;}
#t1o_3941{left:238px;bottom:950px;letter-spacing:-0.12px;}
#t1p_3941{left:82px;bottom:921px;letter-spacing:-0.13px;}
#t1q_3941{left:238px;bottom:921px;letter-spacing:-0.12px;}
#t1r_3941{left:82px;bottom:892px;letter-spacing:-0.14px;}
#t1s_3941{left:238px;bottom:892px;letter-spacing:-0.14px;}
#t1t_3941{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t1u_3941{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1v_3941{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t1w_3941{left:305px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1x_3941{left:391px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1y_3941{left:565px;bottom:1086px;letter-spacing:0.11px;}
#t1z_3941{left:82px;bottom:1054px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t20_3941{left:238px;bottom:1054px;letter-spacing:-0.12px;}

.s1_3941{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3941{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3941{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3941{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3941{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3941{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3941{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3941{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3941" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3941Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3941" style="-webkit-user-select: none;"><object width="935" height="1210" data="3941/3941.svg" type="image/svg+xml" id="pdf3941" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3941" class="t s1_3941">Vol. 3C </span><span id="t2_3941" class="t s1_3941">25-5 </span>
<span id="t3_3941" class="t s2_3941">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3941" class="t s3_3941">The base address, segment limit, and access rights compose the “hidden” part (or “descriptor cache”) of each </span>
<span id="t5_3941" class="t s3_3941">segment register. These data are included in the VMCS because it is possible for a segment register’s descriptor </span>
<span id="t6_3941" class="t s3_3941">cache to be inconsistent with the segment descriptor in memory (in the GDT or the LDT) referenced by the </span>
<span id="t7_3941" class="t s3_3941">segment register’s selector. </span>
<span id="t8_3941" class="t s3_3941">The value of the DPL field for SS is always equal to the logical processor’s current privilege level (CPL). </span>
<span id="t9_3941" class="t s4_3941">1 </span>
<span id="ta_3941" class="t s3_3941">On some processors, executions of VMWRITE ignore attempts to write non-zero values to any of bits 11:8 or </span>
<span id="tb_3941" class="t s3_3941">bits 31:17. On such processors, VMREAD always returns 0 for those bits, and VM entry treats those bits as if </span>
<span id="tc_3941" class="t s3_3941">they were all 0 (see Section 27.3.1.2). </span>
<span id="td_3941" class="t s5_3941">• </span><span id="te_3941" class="t s3_3941">The following fields for each of the registers GDTR and IDTR: </span>
<span id="tf_3941" class="t s3_3941">— </span><span id="tg_3941" class="t s3_3941">Base address (64 bits; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="th_3941" class="t s3_3941">— </span><span id="ti_3941" class="t s3_3941">Limit (32 bits). The limit fields contain 32 bits even though these fields are specified as only 16 bits in the </span>
<span id="tj_3941" class="t s3_3941">architecture. </span>
<span id="tk_3941" class="t s5_3941">• </span><span id="tl_3941" class="t s3_3941">The following MSRs: </span>
<span id="tm_3941" class="t s3_3941">— </span><span id="tn_3941" class="t s3_3941">IA32_DEBUGCTL (64 bits) </span>
<span id="to_3941" class="t s3_3941">— </span><span id="tp_3941" class="t s3_3941">IA32_SYSENTER_CS (32 bits) </span>
<span id="tq_3941" class="t s3_3941">— </span><span id="tr_3941" class="t s3_3941">IA32_SYSENTER_ESP and IA32_SYSENTER_EIP (64 bits; 32 bits on processors that do not support Intel 64 </span>
<span id="ts_3941" class="t s3_3941">architecture) </span>
<span id="tt_3941" class="t s3_3941">— </span><span id="tu_3941" class="t s3_3941">IA32_PERF_GLOBAL_CTRL (64 bits). This field is supported only on processors that support the 1-setting </span>
<span id="tv_3941" class="t s3_3941">of the “load IA32_PERF_GLOBAL_CTRL” VM-entry control. </span>
<span id="tw_3941" class="t s3_3941">— </span><span id="tx_3941" class="t s3_3941">IA32_PAT (64 bits). This field is supported only on processors that support either the 1-setting of the “load </span>
<span id="ty_3941" class="t s3_3941">IA32_PAT” VM-entry control or that of the “save IA32_PAT” VM-exit control. </span>
<span id="tz_3941" class="t s3_3941">— </span><span id="t10_3941" class="t s3_3941">IA32_EFER (64 bits). This field is supported only on processors that support either the 1-setting of the “load </span>
<span id="t11_3941" class="t s3_3941">IA32_EFER” VM-entry control or that of the “save IA32_EFER” VM-exit control. </span>
<span id="t12_3941" class="t s3_3941">— </span><span id="t13_3941" class="t s3_3941">IA32_BNDCFGS (64 bits). This field is supported only on processors that support either the 1-setting of the </span>
<span id="t14_3941" class="t s3_3941">“load IA32_BNDCFGS” VM-entry control or that of the “clear IA32_BNDCFGS” VM-exit control. </span>
<span id="t15_3941" class="t s3_3941">— </span><span id="t16_3941" class="t s3_3941">IA32_RTIT_CTL (64 bits). This field is supported only on processors that support either the 1-setting of the </span>
<span id="t17_3941" class="t s3_3941">“load IA32_RTIT_CTL” VM-entry control or that of the “clear IA32_RTIT_CTL” VM-exit control. </span>
<span id="t18_3941" class="t s3_3941">— </span><span id="t19_3941" class="t s3_3941">IA32_LBR_CTL (64 bits). This field is supported only on processors that support either the 1-setting of the </span>
<span id="t1a_3941" class="t s3_3941">“load guest IA32_LBR_CTL” VM-entry control or that of the “clear IA32_LBR_CTL” VM-exit control. </span>
<span id="t1b_3941" class="t s3_3941">— </span><span id="t1c_3941" class="t s3_3941">IA32_S_CET (64 bits; 32 bits on processors that do not support Intel 64 architecture). This field is </span>
<span id="t1d_3941" class="t s3_3941">supported only on processors that support the 1-setting of the “load CET state” VM-entry control. </span>
<span id="t1e_3941" class="t s3_3941">— </span><span id="t1f_3941" class="t s3_3941">IA32_INTERRUPT_SSP_TABLE_ADDR (64 bits; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="t1g_3941" class="t s3_3941">tecture). This field is supported only on processors that support the 1-setting of the “load CET state” VM- </span>
<span id="t1h_3941" class="t s3_3941">entry control. </span>
<span id="t1i_3941" class="t s6_3941">13 </span><span id="t1j_3941" class="t s6_3941">Reserved (except for CS) </span>
<span id="t1k_3941" class="t s6_3941">L — 64-bit mode active (for CS only) </span>
<span id="t1l_3941" class="t s6_3941">14 </span><span id="t1m_3941" class="t s6_3941">D/B — Default operation size (0 = 16-bit segment; 1 = 32-bit segment) </span>
<span id="t1n_3941" class="t s6_3941">15 </span><span id="t1o_3941" class="t s6_3941">G — Granularity </span>
<span id="t1p_3941" class="t s6_3941">16 </span><span id="t1q_3941" class="t s6_3941">Segment unusable (0 = usable; 1 = unusable) </span>
<span id="t1r_3941" class="t s6_3941">31:17 </span><span id="t1s_3941" class="t s6_3941">Reserved </span>
<span id="t1t_3941" class="t s6_3941">1. </span><span id="t1u_3941" class="t s6_3941">In protected mode, CPL is also associated with the RPL field in the CS selector. However, the RPL fields are not meaningful in real- </span>
<span id="t1v_3941" class="t s6_3941">address mode or in virtual-8086 mode. </span>
<span id="t1w_3941" class="t s7_3941">Table 25-2. </span><span id="t1x_3941" class="t s7_3941">Format of Access Rights </span><span id="t1y_3941" class="t s7_3941">(Contd.) </span>
<span id="t1z_3941" class="t s8_3941">Bit Position(s) </span><span id="t20_3941" class="t s8_3941">Field </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
