#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  6 17:04:34 2021
# Process ID: 13344
# Current directory: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/Anilatac-aes_cryptocore-442f83dc28a7/Vivado_project/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AesCryptoCore:1.0'. The one found in IP location 'c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/ip_repo/AesCryptoCore_1.0' will take precedence over the same IP in location c:/Users/ezzie/Desktop/MOlaru-aes_cryptocore-b75a348d36df/digiLent_test/ip_repo/AesCryptoCore_1.0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.cache/ip 
Command: link_design -top design_1_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_AesCryptoCore_0_0/design_1_AesCryptoCore_0_0.dcp' for cell 'design_1_i/AesCryptoCore_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1145.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1575.918 ; gain = 430.211
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/ezzie/Desktop/microblazenewdir_aescrypto/microblazenewdir_aescrypto.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1575.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1575.918 ; gain = 430.211
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1575.918 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100efbabf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1596.191 ; gain = 20.273

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 212760704

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 176 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e978b895

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13246278f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 69 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1ff46d442

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ff46d442

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f976dab3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1795.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             176  |             261  |                                              7  |
|  Constant propagation         |               5  |              24  |                                              1  |
|  Sweep                        |               4  |              69  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1795.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11f1181a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1795.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 11f1181a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1916.336 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11f1181a3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1916.336 ; gain = 121.012

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f1181a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.336 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1916.336 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11f1181a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.336 ; gain = 340.418
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 71956e56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1916.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1274a52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e4fc2815

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e4fc2815

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e4fc2815

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 145e6403a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 187826c2a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 249 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 60, two critical 189, total 249, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 304 nets or cells. Created 249 new cells, deleted 55 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1916.336 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          249  |             55  |                   304  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          249  |             55  |                   304  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1ff127f87

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 24f5b175b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 2 Global Placement | Checksum: 24f5b175b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25eae8f72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25477e804

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bd72fddd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23b1f74f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17f8297a9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2506b4a4c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 248860be7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e0bf0445

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 236146813

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 236146813

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1bee87f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.369 | TNS=-1583.791 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd294d40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/reset_pos, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2095e44fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1bee87f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.030. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b7a2f1e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7a2f1e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b7a2f1e8

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b7a2f1e8

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1916.336 ; gain = 0.000

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a3cdf7be

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000
Ending Placer Task | Checksum: f48b2ca7

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1916.336 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1916.336 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-1362.215 |
Phase 1 Physical Synthesis Initialization | Checksum: d1329c73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-1362.215 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: d1329c73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.030 | TNS=-1362.215 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.025 | TNS=-1362.133 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[123]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[123]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.022 | TNS=-1362.033 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[70]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-1361.941 |
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key_reg_n_0_[11][59].  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key_reg[11][59]
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/w_extended_key_reg_n_0_[11][59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.009 | TNS=-1361.625 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[66]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.007 | TNS=-1361.551 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[102]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[102]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.004 | TNS=-1361.324 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/T5__0.  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[5]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/T5__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.003 | TNS=-1361.305 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-1361.274 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[71]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[71]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.998 | TNS=-1361.216 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[118]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[118]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[116]_i_3
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/C[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/inv/qmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[117]_i_12
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/inv/qmul/p[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/inv/qmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.997 | TNS=-1360.930 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[83]_i_4
INFO: [Physopt 32-81] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_32_in. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_32_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.996 | TNS=-1360.931 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[90]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[90]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[91]_i_4
INFO: [Physopt 32-601] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/p_32_in. Net driver design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[91]_i_4 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/p_32_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.995 | TNS=-1360.795 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[127]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[127]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.985 | TNS=-1360.565 |
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/T5__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[5]_i_3
INFO: [Physopt 32-601] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/T5__0. Net driver design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[5]_i_3 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/T5__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.985 | TNS=-1360.432 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-1360.354 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-1360.323 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[92]_i_3
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/C[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/inv/qmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[93]_i_12
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/inv/qmul/p[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/inv/qmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.983 | TNS=-1360.231 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.981 | TNS=-1360.097 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[60]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/inv/qmul/p[1].  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[61]_i_12
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/inv/qmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.976 | TNS=-1360.015 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[83]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_32_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.976 | TNS=-1360.002 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[44]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/C[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.976 | TNS=-1359.618 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/T5__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[69]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/T5__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.972 | TNS=-1359.613 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[52]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/C[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.972 | TNS=-1359.433 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/p_33_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/p_33_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/qmul/lomul/abcd__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_15
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/qmul/lomul/abcd__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.971 | TNS=-1359.423 |
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/C[4].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[65]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/C[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/pmul/p[0].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[69]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/pmul/p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/c__11[3].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[69]_i_22
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/c__11[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/c1__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[69]_i_38
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/inv/c1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/Z[7].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[69]_i_10
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s8/Z[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.971 | TNS=-1359.303 |
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/C[7].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[54]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/C[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/pmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[49]_i_7
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/pmul/p[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/c__11[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_25
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/c__11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/c216_in.  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_40
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/c216_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.968 | TNS=-1359.275 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[86]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.966 | TNS=-1359.262 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[114]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[114]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/p_33_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[117]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s14/p_33_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.966 | TNS=-1359.195 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.966 | TNS=-1359.195 |
Phase 3 Critical Path Optimization | Checksum: d1329c73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.336 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.966 | TNS=-1359.195 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/p_32_in.  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[51]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/p_32_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.963 | TNS=-1359.177 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_33_in.  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[85]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/p_33_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.963 | TNS=-1359.149 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.960 | TNS=-1358.859 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.958 | TNS=-1358.846 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.955 | TNS=-1358.838 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/C[3].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[87]_i_4
INFO: [Physopt 32-81] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/C[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/C[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-1358.839 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[35]_i_4
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/p_32_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/p_32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/pmul/pl[1].  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[37]_i_14
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/pmul/pl[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-1358.832 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/T7__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[42]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/T7__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/inv/pmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[41]_i_7
INFO: [Physopt 32-572] Net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/inv/pmul/p[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s5/inv/pmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.953 | TNS=-1358.709 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-1358.524 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-1358.323 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/p_33_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[61]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s7/p_33_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.950 | TNS=-1358.237 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/C[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[4]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/C[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/inv/d[1].  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[4]_i_7
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s0/inv/d[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.949 | TNS=-1357.992 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.948 | TNS=-1357.900 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.948 | TNS=-1357.794 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-1357.734 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/C[3].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[87]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/C[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/inv/qmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[85]_i_12
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s10/inv/qmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-1357.678 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/T5__0.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/T5__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/qmul/p[1].  Re-placed instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[53]_i_12
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s6/inv/qmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-1357.665 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s9/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[75]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s9/p_32_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-1357.650 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[90]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[90]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[91]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/p_32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/inv/pmul/p[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[89]_i_7
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s11/inv/pmul/p[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.946 | TNS=-1357.565 |
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg_n_0_[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/SB_output[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/p_32_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[35]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/p_32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/pmul/pl[1].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[37]_i_14
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/pmul/pl[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/c__11[3].  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[37]_i_22
INFO: [Physopt 32-702] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/c__11[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/c319_in.  Did not re-place instance design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e[37]_i_39
INFO: [Physopt 32-735] Processed net design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/sbox_inst/s4/inv/c319_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.946 | TNS=-1357.234 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.946 | TNS=-1357.234 |
Phase 4 Critical Path Optimization | Checksum: d1329c73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1916.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.946 | TNS=-1357.234 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.084  |          4.981  |            2  |              0  |                    48  |           0  |           2  |  00:00:02  |
|  Total          |          0.084  |          4.981  |            2  |              0  |                    48  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1916.336 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 14452bc88

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
361 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.617 . Memory (MB): peak = 1916.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 68f97928 ConstDB: 0 ShapeSum: d99b5bc7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11bdc394f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1964.918 ; gain = 48.582
Post Restoration Checksum: NetGraph: 5df87f20 NumContArr: bde3ba2f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11bdc394f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1964.918 ; gain = 48.582

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11bdc394f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1970.941 ; gain = 54.605

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11bdc394f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1970.941 ; gain = 54.605
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 113201566

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1990.562 ; gain = 74.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.756 | TNS=-763.537| WHS=-0.190 | THS=-51.007|

Phase 2 Router Initialization | Checksum: 178c6c573

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2026.219 ; gain = 109.883

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7736
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7736
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 178c6c573

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2026.219 ; gain = 109.883
Phase 3 Initial Routing | Checksum: 1930738aa

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2027.969 ; gain = 111.633
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |         design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg[107]/D|
| clk_out1_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |          design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg[67]/D|
| clk_out1_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |           design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg[3]/D|
| clk_out1_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |          design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg[65]/D|
| clk_out1_design_1_clk_wiz_1_0 |clk_out1_design_1_clk_wiz_1_0 |          design_1_i/AesCryptoCore_0/inst/AesCryptoCore_v1_0_S00_AXI_inst/UIP/data_after_round_e_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4401
 Number of Nodes with overlaps = 2434
 Number of Nodes with overlaps = 1362
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 585
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.992 | TNS=-2048.514| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a225ce6e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2035.051 ; gain = 118.715

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1532
 Number of Nodes with overlaps = 2101
 Number of Nodes with overlaps = 913
 Number of Nodes with overlaps = 462
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.847 | TNS=-2120.116| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 177647540

Time (s): cpu = 00:02:53 ; elapsed = 00:01:52 . Memory (MB): peak = 2035.051 ; gain = 118.715

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1723
 Number of Nodes with overlaps = 806
Phase 4.3 Global Iteration 2 | Checksum: 281f51c34

Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 2035.051 ; gain = 118.715
Phase 4 Rip-up And Reroute | Checksum: 281f51c34

Time (s): cpu = 00:03:07 ; elapsed = 00:02:01 . Memory (MB): peak = 2035.051 ; gain = 118.715

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20bce415b

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 2035.051 ; gain = 118.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.767 | TNS=-2034.907| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 158a79751

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 158a79751

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 2035.348 ; gain = 119.012
Phase 5 Delay and Skew Optimization | Checksum: 158a79751

Time (s): cpu = 00:03:11 ; elapsed = 00:02:03 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ff2a18e0

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2035.348 ; gain = 119.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.645 | TNS=-1980.749| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17418f763

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2035.348 ; gain = 119.012
Phase 6 Post Hold Fix | Checksum: 17418f763

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.3559 %
  Global Horizontal Routing Utilization  = 5.49336 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y99 -> INT_L_X26Y99
   INT_L_X28Y98 -> INT_L_X28Y98
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y95 -> INT_L_X28Y95
   INT_R_X25Y87 -> INT_R_X25Y87
   INT_R_X23Y86 -> INT_R_X23Y86
   INT_L_X24Y86 -> INT_L_X24Y86
   INT_R_X25Y86 -> INT_R_X25Y86
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y92 -> INT_L_X24Y92
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ec7f04b6

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec7f04b6

Time (s): cpu = 00:03:12 ; elapsed = 00:02:04 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e61a0a1c

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2035.348 ; gain = 119.012

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.645 | TNS=-1980.749| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: e61a0a1c

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2035.348 ; gain = 119.012
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:13 ; elapsed = 00:02:05 . Memory (MB): peak = 2035.348 ; gain = 119.012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
380 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:08 . Memory (MB): peak = 2035.348 ; gain = 119.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.414 ; gain = 3.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ezzie/Desktop/final_presentation_repo/complete_system/complete_system.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
392 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2502.176 ; gain = 448.059
INFO: [Common 17-206] Exiting Vivado at Thu May  6 17:09:24 2021...
