{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696571090265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696571090265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 23:44:50 2023 " "Processing started: Thu Oct  5 23:44:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696571090265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571090265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571090265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696571090735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696571090735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-Behavioral " "Found design unit 1: div_frec-Behavioral" {  } { { "div_frec.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/div_frec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108289 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/incrementador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108291 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1X2X1_3-Behavioral " "Found design unit 1: mux1X2X1_3-Behavioral" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108293 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1X2X1_3 " "Found entity 1: mux1X2X1_3" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro3x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro3x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro3x3-Behavioral " "Found design unit 1: registro3x3-Behavioral" {  } { { "registro3x3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/registro3x3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108296 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro3x3 " "Found entity 1: registro3x3" {  } { { "registro3x3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/registro3x3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.bdf" "" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108301 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/divisor_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108303 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/divisor_datos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2X4X1-Behavioral " "Found design unit 1: mux2X4X1-Behavioral" {  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108305 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2X4X1 " "Found entity 1: mux2X4X1" {  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1X2X1-Behavioral " "Found design unit 1: mux1X2X1-Behavioral" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1X2X1 " "Found entity 1: mux1X2X1" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696571108308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica5 " "Elaborating entity \"practica5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696571108358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst6 " "Elaborating entity \"contador\" for hierarchy \"contador:inst6\"" {  } { { "practica5.bdf" "inst6" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 304 368 536 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro3x3 contador:inst6\|registro3x3:inst3 " "Elaborating entity \"registro3x3\" for hierarchy \"contador:inst6\|registro3x3:inst3\"" {  } { { "contador.bdf" "inst3" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/contador.bdf" { { 296 776 968 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1X2X1_3 contador:inst6\|mux1X2X1_3:inst2 " "Elaborating entity \"mux1X2X1_3\" for hierarchy \"contador:inst6\|mux1X2X1_3:inst2\"" {  } { { "contador.bdf" "inst2" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/contador.bdf" { { 328 512 688 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108375 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1X2X1_3.vhd(15) " "VHDL Process Statement warning at mux1X2X1_3.vhd(15): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696571108376 "|practica5|contador:inst6|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1X2X1_3.vhd(15) " "Inferred latch for \"salida\[0\]\" at mux1X2X1_3.vhd(15)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108376 "|practica5|contador:inst6|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1X2X1_3.vhd(15) " "Inferred latch for \"salida\[1\]\" at mux1X2X1_3.vhd(15)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108376 "|practica5|contador:inst6|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1X2X1_3.vhd(15) " "Inferred latch for \"salida\[2\]\" at mux1X2X1_3.vhd(15)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108376 "|practica5|contador:inst6|mux1X2X1_3:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador contador:inst6\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"contador:inst6\|incrementador:inst\"" {  } { { "contador.bdf" "inst" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/contador.bdf" { { 152 632 824 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst7 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst7\"" {  } { { "practica5.bdf" "inst7" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 224 192 336 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X4X1 mux2X4X1:inst10 " "Elaborating entity \"mux2X4X1\" for hierarchy \"mux2X4X1:inst10\"" {  } { { "practica5.bdf" "inst10" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 304 1328 1464 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108380 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2X4X1.vhd(21) " "VHDL Process Statement warning at mux2X4X1.vhd(21): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696571108381 "|practica5|mux2X4X1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux2X4X1.vhd(21) " "Inferred latch for \"O\" at mux2X4X1.vhd(21)" {  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108381 "|practica5|mux2X4X1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst\"" {  } { { "practica5.bdf" "inst" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 304 808 1016 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst8 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst8\"" {  } { { "practica5.bdf" "inst8" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 304 584 760 384 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memoria.vhd(28) " "VHDL Process Statement warning at memoria.vhd(28): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/memoria.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696571108384 "|practica5|memoria:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1X2X1 mux1X2X1:inst13 " "Elaborating entity \"mux1X2X1\" for hierarchy \"mux1X2X1:inst13\"" {  } { { "practica5.bdf" "inst13" { Schematic "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/practica5.bdf" { { 520 1616 1776 632 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571108385 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux1X2X1.vhd(19) " "VHDL Process Statement warning at mux1X2X1.vhd(19): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696571108386 "|practica5|mux1X2X1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux1X2X1.vhd(19) " "Inferred latch for \"O\[0\]\" at mux1X2X1.vhd(19)" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108386 "|practica5|mux1X2X1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux1X2X1.vhd(19) " "Inferred latch for \"O\[1\]\" at mux1X2X1.vhd(19)" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108386 "|practica5|mux1X2X1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux1X2X1.vhd(19) " "Inferred latch for \"O\[2\]\" at mux1X2X1.vhd(19)" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108386 "|practica5|mux1X2X1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] mux1X2X1.vhd(19) " "Inferred latch for \"O\[3\]\" at mux1X2X1.vhd(19)" {  } { { "mux1X2X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux1X2X1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571108386 "|practica5|mux1X2X1:inst13"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux2X4X1:inst10\|O " "Latch mux2X4X1:inst10\|O has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador:inst6\|registro3x3:inst3\|valor_interno\[1\] " "Ports D and ENA on the latch are fed by the same signal contador:inst6\|registro3x3:inst3\|valor_interno\[1\]" {  } { { "registro3x3.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/registro3x3.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696571108864 ""}  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696571108864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2X4X1:inst10\|O " "LATCH primitive \"mux2X4X1:inst10\|O\" is permanently enabled" {  } { { "mux2X4X1.vhd" "" { Text "C:/Users/migue/Desktop/FI-UNAM/Semestre_9.2024-1/Organizacion y Arquitectura de Computadoras/Laboratorio/Practica5/Practica5/mux2X4X1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696571108877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696571108959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696571109480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696571109480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696571109516 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696571109516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696571109516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696571109516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696571109532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  5 23:45:09 2023 " "Processing ended: Thu Oct  5 23:45:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696571109532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696571109532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696571109532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696571109532 ""}
