<!DOCTYPE html>
<!--[if lte 8]><html class="pre-ie9" lang="en"><![endif]-->
<!--[if gte IE 9]><!-->
<html lang="en">
  <!--<![endif]-->

  <head>
    <script src="/js/edu_su_common.js"></script>
    <noscript>
      <style>
        html,
        body {
          margin: 0;
          overflow: hidden;
        }
      </style>
      <iframe src="/frame_noscript.html" style="width:100%;height:100vh;border:none;display:block"></iframe>
    </noscript>

    <title>Verify truth table of all logic gates in Proteus - CSU1051 - CSE 2026 - Shoolini University</title>
    <meta name="description" content="Know more about verification of logic gates' truth table in data structure and algorithms. Tailored for the level from basic to computer science students.">

    <meta property="og:image" content="/logo.png">
    <meta property="og:type" content="article">

    <meta name="twitter:card" content="summary">
    <meta name="twitter:site" content="@divyamohan1993">
    <meta name="twitter:creator" content="@divyamohan1993">
    <meta name="twitter:image" content="/logo.png">

    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />

    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/katex.min.js" integrity="sha512-sHSNLECRJSK+BFs7E8DiFc6pf6n90bLI85Emiw1jhreduZhK3VXgq9l4kAt9eTIHYAcuQBKHL01QKs4/3Xgl8g==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/contrib/auto-render.min.js" integrity="sha512-iWiuBS5nt6r60fCz26Nd0Zqe0nbk1ZTIQbl3Kv7kYsX+yKMUFHzjaH2+AnM6vp2Xs+gNmaBAVWJjSmuPw76Efg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script>
      document.addEventListener("DOMContentLoaded", function () {
        renderMathInElement(document.body, {
          // customised options
          // • auto-render specific keys, e.g.:
          delimiters: [
            { left: '$$', right: '$$', display: true },
            { left: '$', right: '$', display: false },
            { left: '\\(', right: '\\)', display: false },
            { left: '\\[', right: '\\]', display: true }
          ],
          // • rendering keys, e.g.:
          throwOnError: false
        });
      });
    </script>
  </head>

  <body>

    <script>header_author("dm");</script>

    <main>
      <article>
        <h2 class="text-center">
          Logic Gates and its verification in Proteus
        </h2>
      </article>

      <article>
        <h3>Introduction to Logic Gates</h3>
        <p>Logic gates are the building blocks of digital circuits. They are simple electronic devices that perform basic operations using binary inputs (0 or 1) and produce an output based on the input values. In this activity, we will explore the basic logic gates and their functions using Proteus software.</p>
        <h4>Types of Logic Gates</h4>
        <p>There are seven main types of logic gates:</p>
        <ul>
          <li>AND gate (IC 7408): Gives an output of 1 only when both inputs are 1.</li>
          <li>OR gate (IC 7432): Gives an output of 1 when at least one input is 1.</li>
          <li>NOT gate (IC 7404): Inverts the input, changing 1 to 0 and 0 to 1.</li>
          <li>NAND gate (IC 7400): A combination of AND and NOT gates, giving an output of 0 only when both inputs are 1.</li>
          <li>NOR gate (IC 7402): A combination of OR and NOT gates, giving an output of 1 only when both inputs are 0.</li>
          <li>XOR gate (IC 74LS86): Gives an output of 1 when the inputs are different, 0 when they are the same.</li>
          <li>XNOR gate (IC 4077): The opposite of XOR, gives an output of 1 when the inputs are the same, 0 when they are different.</li>
        </ul>
        <h4>Requirements</h4>
        <ul>
          <li>Computer with Windows OS</li>
          <li>Proteus software</li>
        </ul>
        <h5>Proteus Setup</h5>
        <p>Follow these steps to explore logic gates using Proteus:</p>
        <ol>
          <li>Open Proteus software.</li>
          <li>Create a new project.</li>
          <li>Add the required IC for each logic gate to the design.</li>
          <li>Connect input and output pins to switches and LED indicators, respectively.</li>
          <li>Power the circuit and test the truth table by toggling the switches.</li>
        </ol>
      </article>

      <article>
        <h3 class="text-center">Procedures of Doing the Experiment</h3>
      </article>

      <article>
        <h3><strong>AND Gate</strong></h3>
        <article>
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of an AND logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 7408 AND gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>An AND gate performs a logical conjunction between input signals. The output is true (1) only when all inputs are true (1). The truth table of an AND gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>

          <h5>Truth Table of AND Gate (7408)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>1</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 7408 AND gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the AND gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of an AND gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/and_gate.png" alt="Truth table of an AND gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the AND gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The AND gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>


      <article>
        <h3><strong>OR Gate</strong></h3>
        <article style="background:inherit">
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of an OR logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 7432 OR gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>An OR gate performs a logical disjunction between input signals. The output is true (1) if any of the inputs are true (1). The truth table of an OR gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>
          <h5>Truth Table of OR Gate (7432)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>1</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 7432 OR gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the OR gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of an OR gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/or_gate.png" alt="Truth table of an OR gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the OR gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The OR gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>

      <article>
        <h3><strong>NOT Gate</strong></h3>
        <article>
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of a NOT logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 7404 NOT gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>A NOT gate, also known as an inverter, performs a logical negation of the input signal. The output is true (1) when the input is false (0) and vice versa. The truth table of a NOT gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>

          <h5>Truth Table of NOT Gate (7404)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 7404 NOT gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the NOT gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input values "0" and "1".</li>
            <li>Verify the simulation results against the expected truth table of a NOT gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/not_gate.png" alt="Truth table of a NOT gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the NOT gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The NOT gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>

      <article>
        <h3><strong>NAND Gate</strong></h3>
        <article style="background:inherit">
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of a NAND logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 7400 NAND gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>A NAND gate is a combination of an AND gate followed by a NOT gate. The output is false (0) only when all inputs are true (1). The truth table of a NAND gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>
          <h5>Truth Table of NAND Gate (7400)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 7400 NAND gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the NAND gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of a NAND gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/nand_gate.png" alt="Truth table of a NAND gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the NAND gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The NAND gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>

      <article>
        <h3><strong>NOR Gate</strong></h3>
        <article>
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of a NOR logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 7402 NOR gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>A NOR gate is a combination of an OR gate followed by a NOT gate. The output is true (1) only when all inputs are false (0). The truth table of a NOR gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>
          <h5>Truth Table of NOR Gate (7402)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 7402 NOR gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the NOR gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of a NOR gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/nor_gate.png" alt="Truth table of a NOR gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the NOR gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The NOR gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>

      <article>
        <h3><strong>XOR Gate</strong></h3>
        <article style="background:inherit">
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of an XOR logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 74LS86 XOR gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>An XOR gate, also known as an Exclusive OR gate, performs a logical exclusive disjunction between input signals. The output is true (1) only when the number of true inputs is odd. The truth table of an XOR gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>
          <h5>Truth Table of XOR Gate (74LS86)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>0</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 74LS86 XOR gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the XOR gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of an XOR gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/xor_gate.png" alt="Truth table of a XOR gate" class="img-fluid rounded mx-auto d-block">
          <p>The simulation results match the XOR gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The XOR gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>

      <article>
        <h3><strong>XNOR Gate</strong></h3>
        <article>
          <h4>Title</h4>
          <p>Verification of all Logic Gate's Truth Table Using Proteus Software</p>
          <h4>Aim</h4>
          <p>To validate the truth table of an XNOR logic gate through Proteus software simulation.</p>
          <h4>Requirements</h4>
          <p>Proteus software, 4077 XNOR gate IC, Logic State, and Logic Probe tools.</p>
          <h4>Theory</h4>
          <p>An XNOR gate, also known as an Exclusive NOR gate, performs a logical equivalence between input signals. The output is true (1) when the number of true inputs is even. The truth table of an XNOR gate lists input-output combinations, providing a basis for verifying the gate's functionality in a simulation.</p>
          <h5>Truth Table of XNOR Gate (4077)</h5>
          <div class="table-responsive">
            <table class="table table-bordered table-striped">
              <tr>
                <th>Input: A</th>
                <th>Input: B</th>
                <th>Output</th>
              </tr>
              <tr>
                <td>0</td>
                <td>0</td>
                <td>1</td>
              </tr>
              <tr>
                <td>0</td>
                <td>1</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>0</td>
                <td>0</td>
              </tr>
              <tr>
                <td>1</td>
                <td>1</td>
                <td>1</td>
              </tr>
            </table>
          </div>

          <h4>Procedure</h4>
          <ol>
            <li>Open Proteus, create a new project and open schematic capture.</li>
            <li>Add the 4077 XNOR gate IC, Logic State, and Logic Probe (Big) from the pick device menu to the dashboard.</li>
            <li>Place the XNOR gate, Logic State, and Logic Probe tools onto the schematic.</li>
            <li>Connect the components, run the simulation, and observe the output for input combinations "00", "01", "10", "11".</li>
            <li>Verify the simulation results against the expected truth table of an XNOR gate.</li>
          </ol>

          <h4>Result</h4>
          <img src="images/xnor_gate.png" alt="Truth table of an XNOR gate" class="img-fluid rounded mx-auto d-block">

          <p></p>
          <p>The simulation results match the XNOR gate truth table, validating its correct functionality.</p>

          <h4>Conclusion</h4>
          <p>The XNOR gate truth table has been successfully verified using Proteus software, confirming its proper operation in digital circuits.</p>
        </article>
      </article>


      <article>
        <h3>Summary</h3>
        <p>In this series of experiments, we have successfully verified the truth tables of AND, OR, NOT, NAND, NOR, XOR, and XNOR logic gates using Proteus software. The observed results match the expected truth tables, which validates the functionality of these gates in Proteus software. This provides students with an effective way to learn and understand the behavior of various logic gates and to develop their skills in digital circuit design and simulation.</p>
      </article>

    </main>

    <script>copyright("all");</script>
  </body>

</html>