# @file  Makefile
# @note  This Makefile is intended to be launched via a master Makefile

export SYN_DIR = $(shell pwd)

# source files directory
SRC_DIR ?= $(SYN_DIR)/../src

# source files for synthesis
# add the path to source files ex:MCE.sv
# separated with spaces
SOURCE_FILES ?= XXX.v

# Top module for synthesis
# add the top modle for synthesis ex:MCE
export TOP_MODULE  ?= XXX

# The exact list of files with their exact path
export HDL_FILES ?= $(patsubst %,$(SRC_DIR)/%,$(SOURCE_FILES))

# End of SOURCE_FILES
.PHONY : all syn clean pr show

# Where are the tools ?
SYN_PR_TOOLS=/comelec/softs/opt/yosys
YOSYS_PATH=${SYN_PR_TOOLS}/current/bin
GRAPH_PATH=${SYN_PR_TOOLS}/netlistsvg
SV2V_PATH=${SYN_PR_TOOLS}/current/bin

# The list of phony targets
help:
	@echo "make syn  : launch synthesis"
	@echo "make show : show elaborated generic schematic"
	@echo "make pr   : launch place and route phase for FPGA target"
	@echo "make clean: clean the current directory"

# Part 0 : conversion SystemVerilog -> Verilog
# For correct support of SystemVerilog Interfaces
# The SYNTHESIS prep variable eliminates testbench
# specific code
syn_prep:$(TOP_MODULE).v

$(TOP_MODULE).v: $(HDL_FILES)
	${SV2V_PATH}/sv2v --define=SYNTHESIS ${HDL_FILES} > ${TOP_MODULE}.v

# Part 1 : Yosys synthesis
syn:$(TOP_MODULE)_syn.json

$(TOP_MODULE)_syn.json: $(TOP_MODULE).v
	$(YOSYS_PATH)/yosys -c ../synthesis.tcl -L $(TOP_MODULE)_syn.log

# Part 2 :  Creates a svg representation of the design
show: $(TOP_MODULE)_prep.svg
	chromium $<

$(TOP_MODULE)_prep.svg: $(TOP_MODULE)_syn.json
	${GRAPH_PATH}/netlistsvg ${TOP_MODULE}_prep.json -o $@

# Part 3 : Place and Route
# What is the kind of FPGA
DEVICE?=5CSEMA5F31C6
# Add definition of positions of dummy I/Os
QSF?=../wb_bram_syn_src/$(TOP_MODULE).qsf
# Target frequency (MHz)
FREQ?=100

pr:$(TOP_MODULE)_pr.v

$(TOP_MODULE)_pr.json:$(TOP_MODULE)_syn.json $(QSF)
	$(YOSYS_PATH)/nextpnr-mistral --top $(TOP_MODULE) --device $(DEVICE) --freq $(FREQ) --json $< --write $@ --qsf $(QSF) --router router2 --sdf $(TOP_MODULE)_pr.sdf --sdf-cvc --detailed-timing-report --log $(TOP_MODULE)_pr.log

# Part 4 : Generate post P&R Verilog Netlist
$(TOP_MODULE)_pr.v: $(TOP_MODULE)_pr.json
	$(YOSYS_PATH)/yosys -p "read_json $< ; write_verilog $@" -l $(TOP_MODULE)_conv_pr.log

clean:
	@rm -fr *.svg
	@rm -fr *.log
	@rm -fr *.v
	@rm -fr *.json
	@rm -fr *.sdf
