ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"malloc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.my_mem_perused,"ax",%progbits
  18              		.align	1
  19              		.global	my_mem_perused
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	my_mem_perused:
  27              	.LVL0:
  28              	.LFB133:
  29              		.file 1 "Core/Src/malloc.c"
   1:Core/Src/malloc.c **** #include "malloc.h"	   
   2:Core/Src/malloc.c **** 	 
   3:Core/Src/malloc.c **** 
   4:Core/Src/malloc.c **** // //ï¿½Ú´ï¿½ï¿½(32ï¿½Ö½Ú¶ï¿½ï¿½ï¿½)
   5:Core/Src/malloc.c **** // __align(32) u8 mem1base[MEM1_MAX_SIZE];													//ï¿½Ú²ï¿½SRAMï¿½Ú´ï¿½ï¿½												//ï¿½Ú²
   6:Core/Src/malloc.c **** // __align(32) u8 mem2base[MEM2_MAX_SIZE] __attribute__((at(0X68000000)));					//ï¿½â²¿SRAMï¿½Ú´ï¿½
   7:Core/Src/malloc.c **** // __align(32) u8 mem3base[MEM3_MAX_SIZE] __attribute__((at(0X10000000)));					//ï¿½Ú²ï¿½CCMï¿½Ú´ï¿
   8:Core/Src/malloc.c **** u8 mem1base[MEM1_MAX_SIZE] __attribute__ ((aligned (32)));;													//ï¿½Ú²ï¿½SRAMï¿½Ú´ï¿½ï¿½
   9:Core/Src/malloc.c **** u8 mem2base[MEM2_MAX_SIZE] __attribute__((at(0X68000000)));; __attribute__((aligned (32)));;					//
  10:Core/Src/malloc.c **** u8 mem3base[MEM3_MAX_SIZE] __attribute__((at(0X10000000)));; __attribute__((aligned (32)));;				//ï
  11:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
  12:Core/Src/malloc.c **** u16 mem1mapbase[MEM1_ALLOC_TABLE_SIZE];													//ï¿½Ú²ï¿½SRAMï¿½Ú´ï¿½ï¿½MAP
  13:Core/Src/malloc.c **** u16 mem2mapbase[MEM2_ALLOC_TABLE_SIZE] __attribute__((at(0X68000000+MEM2_MAX_SIZE)));	//ï¿½â²¿SRAMï
  14:Core/Src/malloc.c **** u16 mem3mapbase[MEM3_ALLOC_TABLE_SIZE] __attribute__((at(0X10000000+MEM3_MAX_SIZE)));	//ï¿½Ú²ï¿½CCM
  15:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½	   
  16:Core/Src/malloc.c **** const u32 memtblsize[SRAMBANK]={MEM1_ALLOC_TABLE_SIZE,MEM2_ALLOC_TABLE_SIZE,MEM3_ALLOC_TABLE_SIZE};
  17:Core/Src/malloc.c **** const u32 memblksize[SRAMBANK]={MEM1_BLOCK_SIZE,MEM2_BLOCK_SIZE,MEM3_BLOCK_SIZE};					//ï¿½Ú´ï¿½Ö¿ï
  18:Core/Src/malloc.c **** const u32 memsize[SRAMBANK]={MEM1_MAX_SIZE,MEM2_MAX_SIZE,MEM3_MAX_SIZE};							//ï¿½Ú´ï¿½ï¿½Ü´ï¿½Ð¡
  19:Core/Src/malloc.c **** 
  20:Core/Src/malloc.c **** 
  21:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
  22:Core/Src/malloc.c **** struct _m_mallco_dev mallco_dev=
  23:Core/Src/malloc.c **** {
  24:Core/Src/malloc.c **** 	my_mem_init,						//ï¿½Ú´ï¿½ï¿½Ê¼ï¿½ï¿½
  25:Core/Src/malloc.c **** 	my_mem_perused,						//ï¿½Ú´ï¿½Ê¹ï¿½ï¿½ï¿½ï¿½
  26:Core/Src/malloc.c **** 	mem1base,mem2base,mem3base,			//ï¿½Ú´ï¿½ï¿½
  27:Core/Src/malloc.c **** 	mem1mapbase,mem2mapbase,mem3mapbase,//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½×´Ì¬ï¿½ï¿½
  28:Core/Src/malloc.c **** 	0,0,0,  		 					//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½Î´ï¿½ï¿½ï¿½ï¿½
  29:Core/Src/malloc.c **** };
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 2


  30:Core/Src/malloc.c **** 
  31:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½
  32:Core/Src/malloc.c **** //*des:Ä¿ï¿½Äµï¿½Ö·
  33:Core/Src/malloc.c **** //*src:Ô´ï¿½ï¿½Ö·
  34:Core/Src/malloc.c **** //n:ï¿½ï¿½Òªï¿½ï¿½ï¿½Æµï¿½ï¿½Ú´æ³¤ï¿½ï¿½(ï¿½Ö½ï¿½Îªï¿½ï¿½Î»)
  35:Core/Src/malloc.c **** void mymemcpy(void *des,void *src,u32 n)  
  36:Core/Src/malloc.c **** {  
  37:Core/Src/malloc.c ****     u8 *xdes=des;
  38:Core/Src/malloc.c **** 	u8 *xsrc=src; 
  39:Core/Src/malloc.c ****     while(n--)*xdes++=*xsrc++;  
  40:Core/Src/malloc.c **** }  
  41:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½
  42:Core/Src/malloc.c **** //*s:ï¿½Ú´ï¿½ï¿½×µï¿½Ö·
  43:Core/Src/malloc.c **** //c :Òªï¿½ï¿½ï¿½Ãµï¿½Öµ
  44:Core/Src/malloc.c **** //count:ï¿½ï¿½Òªï¿½ï¿½ï¿½Ãµï¿½ï¿½Ú´ï¿½ï¿½Ð¡(ï¿½Ö½ï¿½Îªï¿½ï¿½Î»)
  45:Core/Src/malloc.c **** void mymemset(void *s,u8 c,u32 count)  
  46:Core/Src/malloc.c **** {  
  47:Core/Src/malloc.c ****     u8 *xs = s;  
  48:Core/Src/malloc.c ****     while(count--)*xs++=c;  
  49:Core/Src/malloc.c **** }	   
  50:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½  
  51:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
  52:Core/Src/malloc.c **** void my_mem_init(u8 memx)  
  53:Core/Src/malloc.c **** {  
  54:Core/Src/malloc.c ****     mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//ï¿½Ú´ï¿½×´Ì¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï
  55:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
  56:Core/Src/malloc.c **** 	mallco_dev.memrdy[memx]=1;								//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½OK  
  57:Core/Src/malloc.c **** }  
  58:Core/Src/malloc.c **** //ï¿½ï¿½È¡ï¿½Ú´ï¿½Ê¹ï¿½ï¿½ï¿½ï¿½
  59:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
  60:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½Öµ:Ê¹ï¿½ï¿½ï¿½ï¿½(0~100)
  61:Core/Src/malloc.c **** u8 my_mem_perused(u8 memx)  
  62:Core/Src/malloc.c **** {  
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  63:Core/Src/malloc.c ****     u32 used=0;  
  35              		.loc 1 63 5 view .LVU1
  64:Core/Src/malloc.c ****     u32 i;  
  36              		.loc 1 64 5 view .LVU2
  65:Core/Src/malloc.c ****     for(i=0;i<memtblsize[memx];i++)  
  37              		.loc 1 65 5 view .LVU3
  38              		.loc 1 65 10 is_stmt 0 view .LVU4
  39 0000 0023     		movs	r3, #0
  63:Core/Src/malloc.c ****     u32 used=0;  
  40              		.loc 1 63 9 view .LVU5
  41 0002 9C46     		mov	ip, r3
  42              		.loc 1 65 5 view .LVU6
  43 0004 00E0     		b	.L2
  44              	.LVL1:
  45              	.L3:
  46              		.loc 1 65 32 is_stmt 1 discriminator 2 view .LVU7
  47              		.loc 1 65 33 is_stmt 0 discriminator 2 view .LVU8
  48 0006 0133     		adds	r3, r3, #1
  49              	.LVL2:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 3


  50              	.L2:
  51              		.loc 1 65 13 is_stmt 1 discriminator 1 view .LVU9
  52              		.loc 1 65 25 is_stmt 0 discriminator 1 view .LVU10
  53 0008 0B4A     		ldr	r2, .L6
  54 000a 52F82020 		ldr	r2, [r2, r0, lsl #2]
  55              		.loc 1 65 5 discriminator 1 view .LVU11
  56 000e 9A42     		cmp	r2, r3
  57 0010 0BD9     		bls	.L5
  66:Core/Src/malloc.c ****     {  
  67:Core/Src/malloc.c ****         if(mallco_dev.memmap[memx][i])used++; 
  58              		.loc 1 67 9 is_stmt 1 view .LVU12
  59              		.loc 1 67 29 is_stmt 0 view .LVU13
  60 0012 021D     		adds	r2, r0, #4
  61 0014 0949     		ldr	r1, .L6+4
  62 0016 01EB8202 		add	r2, r1, r2, lsl #2
  63 001a 5268     		ldr	r2, [r2, #4]
  64              		.loc 1 67 35 view .LVU14
  65 001c 32F81320 		ldrh	r2, [r2, r3, lsl #1]
  66              		.loc 1 67 11 view .LVU15
  67 0020 002A     		cmp	r2, #0
  68 0022 F0D0     		beq	.L3
  69              		.loc 1 67 39 is_stmt 1 discriminator 1 view .LVU16
  70              		.loc 1 67 43 is_stmt 0 discriminator 1 view .LVU17
  71 0024 0CF1010C 		add	ip, ip, #1
  72              	.LVL3:
  73              		.loc 1 67 43 discriminator 1 view .LVU18
  74 0028 EDE7     		b	.L3
  75              	.L5:
  68:Core/Src/malloc.c ****     } 
  69:Core/Src/malloc.c ****     return (used*100)/(memtblsize[memx]);  
  76              		.loc 1 69 5 is_stmt 1 view .LVU19
  77              		.loc 1 69 17 is_stmt 0 view .LVU20
  78 002a 6420     		movs	r0, #100
  79              	.LVL4:
  80              		.loc 1 69 17 view .LVU21
  81 002c 00FB0CF0 		mul	r0, r0, ip
  82              		.loc 1 69 22 view .LVU22
  83 0030 B0FBF2F0 		udiv	r0, r0, r2
  70:Core/Src/malloc.c **** }  
  84              		.loc 1 70 1 view .LVU23
  85 0034 C0B2     		uxtb	r0, r0
  86 0036 7047     		bx	lr
  87              	.L7:
  88              		.align	2
  89              	.L6:
  90 0038 00000000 		.word	.LANCHOR1
  91 003c 00000000 		.word	.LANCHOR0
  92              		.cfi_endproc
  93              	.LFE133:
  95              		.section	.text.mymemcpy,"ax",%progbits
  96              		.align	1
  97              		.global	mymemcpy
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv4-sp-d16
 103              	mymemcpy:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 4


 104              	.LVL5:
 105              	.LFB130:
  36:Core/Src/malloc.c ****     u8 *xdes=des;
 106              		.loc 1 36 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  37:Core/Src/malloc.c **** 	u8 *xsrc=src; 
 111              		.loc 1 37 5 view .LVU25
  38:Core/Src/malloc.c ****     while(n--)*xdes++=*xsrc++;  
 112              		.loc 1 38 2 view .LVU26
  39:Core/Src/malloc.c **** }  
 113              		.loc 1 39 5 view .LVU27
  39:Core/Src/malloc.c **** }  
 114              		.loc 1 39 10 is_stmt 0 view .LVU28
 115 0000 04E0     		b	.L9
 116              	.LVL6:
 117              	.L10:
  39:Core/Src/malloc.c **** }  
 118              		.loc 1 39 15 is_stmt 1 discriminator 2 view .LVU29
  39:Core/Src/malloc.c **** }  
 119              		.loc 1 39 23 is_stmt 0 discriminator 2 view .LVU30
 120 0002 11F8012B 		ldrb	r2, [r1], #1	@ zero_extendqisi2
 121              	.LVL7:
  39:Core/Src/malloc.c **** }  
 122              		.loc 1 39 22 discriminator 2 view .LVU31
 123 0006 00F8012B 		strb	r2, [r0], #1
 124              	.LVL8:
  39:Core/Src/malloc.c **** }  
 125              		.loc 1 39 12 discriminator 2 view .LVU32
 126 000a 1A46     		mov	r2, r3
 127              	.LVL9:
 128              	.L9:
  39:Core/Src/malloc.c **** }  
 129              		.loc 1 39 10 is_stmt 1 discriminator 1 view .LVU33
  39:Core/Src/malloc.c **** }  
 130              		.loc 1 39 12 is_stmt 0 discriminator 1 view .LVU34
 131 000c 531E     		subs	r3, r2, #1
 132              	.LVL10:
  39:Core/Src/malloc.c **** }  
 133              		.loc 1 39 10 discriminator 1 view .LVU35
 134 000e 002A     		cmp	r2, #0
 135 0010 F7D1     		bne	.L10
  40:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½
 136              		.loc 1 40 1 view .LVU36
 137 0012 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE130:
 141              		.section	.text.mymemset,"ax",%progbits
 142              		.align	1
 143              		.global	mymemset
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	mymemset:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 5


 150              	.LVL11:
 151              	.LFB131:
  46:Core/Src/malloc.c ****     u8 *xs = s;  
 152              		.loc 1 46 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
  47:Core/Src/malloc.c ****     while(count--)*xs++=c;  
 157              		.loc 1 47 5 view .LVU38
  48:Core/Src/malloc.c **** }	   
 158              		.loc 1 48 5 view .LVU39
  48:Core/Src/malloc.c **** }	   
 159              		.loc 1 48 10 is_stmt 0 view .LVU40
 160 0000 02E0     		b	.L12
 161              	.LVL12:
 162              	.L13:
  48:Core/Src/malloc.c **** }	   
 163              		.loc 1 48 19 is_stmt 1 discriminator 2 view .LVU41
  48:Core/Src/malloc.c **** }	   
 164              		.loc 1 48 24 is_stmt 0 discriminator 2 view .LVU42
 165 0002 00F8011B 		strb	r1, [r0], #1
 166              	.LVL13:
  48:Core/Src/malloc.c **** }	   
 167              		.loc 1 48 16 discriminator 2 view .LVU43
 168 0006 1A46     		mov	r2, r3
 169              	.LVL14:
 170              	.L12:
  48:Core/Src/malloc.c **** }	   
 171              		.loc 1 48 10 is_stmt 1 discriminator 1 view .LVU44
  48:Core/Src/malloc.c **** }	   
 172              		.loc 1 48 16 is_stmt 0 discriminator 1 view .LVU45
 173 0008 531E     		subs	r3, r2, #1
 174              	.LVL15:
  48:Core/Src/malloc.c **** }	   
 175              		.loc 1 48 10 discriminator 1 view .LVU46
 176 000a 002A     		cmp	r2, #0
 177 000c F9D1     		bne	.L13
  49:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½  
 178              		.loc 1 49 1 view .LVU47
 179 000e 7047     		bx	lr
 180              		.cfi_endproc
 181              	.LFE131:
 183              		.section	.text.my_mem_init,"ax",%progbits
 184              		.align	1
 185              		.global	my_mem_init
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu fpv4-sp-d16
 191              	my_mem_init:
 192              	.LVL16:
 193              	.LFB132:
  53:Core/Src/malloc.c ****     mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//ï¿½Ú´ï¿½×´Ì¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï
 194              		.loc 1 53 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 6


 197              		@ frame_needed = 0, uses_anonymous_args = 0
  53:Core/Src/malloc.c ****     mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//ï¿½Ú´ï¿½×´Ì¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï
 198              		.loc 1 53 1 is_stmt 0 view .LVU49
 199 0000 38B5     		push	{r3, r4, r5, lr}
 200              	.LCFI0:
 201              		.cfi_def_cfa_offset 16
 202              		.cfi_offset 3, -16
 203              		.cfi_offset 4, -12
 204              		.cfi_offset 5, -8
 205              		.cfi_offset 14, -4
 206 0002 0446     		mov	r4, r0
  54:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 207              		.loc 1 54 5 is_stmt 1 view .LVU50
  54:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 208              		.loc 1 54 31 is_stmt 0 view .LVU51
 209 0004 0C4D     		ldr	r5, .L16
 210 0006 031D     		adds	r3, r0, #4
 211 0008 05EB8303 		add	r3, r5, r3, lsl #2
  54:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 212              		.loc 1 54 51 view .LVU52
 213 000c 0B4A     		ldr	r2, .L16+4
 214 000e 52F82020 		ldr	r2, [r2, r0, lsl #2]
  54:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 215              		.loc 1 54 5 view .LVU53
 216 0012 5200     		lsls	r2, r2, #1
 217 0014 0021     		movs	r1, #0
 218 0016 5868     		ldr	r0, [r3, #4]
 219              	.LVL17:
  54:Core/Src/malloc.c **** 	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
 220              		.loc 1 54 5 view .LVU54
 221 0018 FFF7FEFF 		bl	mymemset
 222              	.LVL18:
  55:Core/Src/malloc.c **** 	mallco_dev.memrdy[memx]=1;								//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½OK  
 223              		.loc 1 55 2 is_stmt 1 view .LVU55
  55:Core/Src/malloc.c **** 	mallco_dev.memrdy[memx]=1;								//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½OK  
 224              		.loc 1 55 29 is_stmt 0 view .LVU56
 225 001c A31C     		adds	r3, r4, #2
  55:Core/Src/malloc.c **** 	mallco_dev.memrdy[memx]=1;								//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½OK  
 226              		.loc 1 55 2 view .LVU57
 227 001e 084A     		ldr	r2, .L16+8
 228 0020 52F82420 		ldr	r2, [r2, r4, lsl #2]
 229 0024 0021     		movs	r1, #0
 230 0026 55F82300 		ldr	r0, [r5, r3, lsl #2]
 231 002a FFF7FEFF 		bl	mymemset
 232              	.LVL19:
  56:Core/Src/malloc.c **** }  
 233              		.loc 1 56 2 is_stmt 1 view .LVU58
  56:Core/Src/malloc.c **** }  
 234              		.loc 1 56 25 is_stmt 0 view .LVU59
 235 002e 2C44     		add	r4, r4, r5
 236 0030 0123     		movs	r3, #1
 237 0032 84F82030 		strb	r3, [r4, #32]
  57:Core/Src/malloc.c **** //ï¿½ï¿½È¡ï¿½Ú´ï¿½Ê¹ï¿½ï¿½ï¿½ï¿½
 238              		.loc 1 57 1 view .LVU60
 239 0036 38BD     		pop	{r3, r4, r5, pc}
 240              	.L17:
 241              		.align	2
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 7


 242              	.L16:
 243 0038 00000000 		.word	.LANCHOR0
 244 003c 00000000 		.word	.LANCHOR1
 245 0040 00000000 		.word	.LANCHOR2
 246              		.cfi_endproc
 247              	.LFE132:
 249              		.section	.text.my_mem_malloc,"ax",%progbits
 250              		.align	1
 251              		.global	my_mem_malloc
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	my_mem_malloc:
 258              	.LVL20:
 259              	.LFB134:
  71:Core/Src/malloc.c **** //ï¿½Ú´ï¿½ï¿½ï¿½ï¿½(ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½)
  72:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
  73:Core/Src/malloc.c **** //size:Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½Ð¡(ï¿½Ö½ï¿½)
  74:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½Öµ:0XFFFFFFFF,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½;ï¿½ï¿½ï¿½ï¿½,ï¿½Ú´ï¿½Æ«ï¿½Æµï¿½Ö· 
  75:Core/Src/malloc.c **** u32 my_mem_malloc(u8 memx,u32 size)  
  76:Core/Src/malloc.c **** {  
 260              		.loc 1 76 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 76 1 is_stmt 0 view .LVU62
 265 0000 38B5     		push	{r3, r4, r5, lr}
 266              	.LCFI1:
 267              		.cfi_def_cfa_offset 16
 268              		.cfi_offset 3, -16
 269              		.cfi_offset 4, -12
 270              		.cfi_offset 5, -8
 271              		.cfi_offset 14, -4
 272 0002 0446     		mov	r4, r0
 273 0004 0D46     		mov	r5, r1
  77:Core/Src/malloc.c ****     signed long offset=0;  
 274              		.loc 1 77 5 is_stmt 1 view .LVU63
 275              	.LVL21:
  78:Core/Src/malloc.c ****     u32 nmemb;	//ï¿½ï¿½Òªï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½  
 276              		.loc 1 78 5 view .LVU64
  79:Core/Src/malloc.c **** 	u32 cmemb=0;//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½
 277              		.loc 1 79 2 view .LVU65
  80:Core/Src/malloc.c ****     u32 i;  
 278              		.loc 1 80 5 view .LVU66
  81:Core/Src/malloc.c ****     if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//Î´ï¿½ï¿½Ê¼ï¿½ï¿½,ï¿½ï¿½Ö´ï¿½Ð³ï¿½Ê¼ï¿½ï¿½ 
 279              		.loc 1 81 5 view .LVU67
 280              		.loc 1 81 26 is_stmt 0 view .LVU68
 281 0006 224B     		ldr	r3, .L35
 282 0008 0344     		add	r3, r3, r0
 283 000a 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 284              		.loc 1 81 7 view .LVU69
 285 000e 13B9     		cbnz	r3, .L19
 286              		.loc 1 81 33 is_stmt 1 discriminator 1 view .LVU70
 287              		.loc 1 81 43 is_stmt 0 discriminator 1 view .LVU71
 288 0010 1F4B     		ldr	r3, .L35
 289 0012 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 8


 290              		.loc 1 81 33 discriminator 1 view .LVU72
 291 0014 9847     		blx	r3
 292              	.LVL22:
 293              	.L19:
  82:Core/Src/malloc.c ****     if(size==0)return 0XFFFFFFFF;//ï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½
 294              		.loc 1 82 5 is_stmt 1 view .LVU73
 295              		.loc 1 82 7 is_stmt 0 view .LVU74
 296 0016 BDB3     		cbz	r5, .L28
  83:Core/Src/malloc.c ****     nmemb=size/memblksize[memx];  	//ï¿½ï¿½È¡ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½
 297              		.loc 1 83 5 is_stmt 1 view .LVU75
 298              		.loc 1 83 26 is_stmt 0 view .LVU76
 299 0018 1E4B     		ldr	r3, .L35+4
 300 001a 53F82400 		ldr	r0, [r3, r4, lsl #2]
 301              		.loc 1 83 10 view .LVU77
 302 001e B5FBF0FE 		udiv	lr, r5, r0
 303              	.LVL23:
  84:Core/Src/malloc.c ****     if(size%memblksize[memx])nmemb++;  
 304              		.loc 1 84 5 is_stmt 1 view .LVU78
 305              		.loc 1 84 12 is_stmt 0 view .LVU79
 306 0022 00FB1E55 		mls	r5, r0, lr, r5
 307              	.LVL24:
 308              		.loc 1 84 7 view .LVU80
 309 0026 0DB1     		cbz	r5, .L21
 310              		.loc 1 84 30 is_stmt 1 discriminator 1 view .LVU81
 311              		.loc 1 84 35 is_stmt 0 discriminator 1 view .LVU82
 312 0028 0EF1010E 		add	lr, lr, #1
 313              	.LVL25:
 314              	.L21:
  85:Core/Src/malloc.c ****     for(offset=memtblsize[memx]-1;offset>=0;offset--)//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½
 315              		.loc 1 85 5 is_stmt 1 view .LVU83
 316              		.loc 1 85 26 is_stmt 0 view .LVU84
 317 002c 1A4B     		ldr	r3, .L35+8
 318 002e 53F82430 		ldr	r3, [r3, r4, lsl #2]
 319              		.loc 1 85 32 view .LVU85
 320 0032 013B     		subs	r3, r3, #1
 321              	.LVL26:
  79:Core/Src/malloc.c ****     u32 i;  
 322              		.loc 1 79 6 view .LVU86
 323 0034 4FF0000C 		mov	ip, #0
 324              		.loc 1 85 5 view .LVU87
 325 0038 04E0     		b	.L22
 326              	.LVL27:
 327              	.L29:
  86:Core/Src/malloc.c ****     {     
  87:Core/Src/malloc.c **** 		if(!mallco_dev.memmap[memx][offset])cmemb++;//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
  88:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 328              		.loc 1 88 13 view .LVU88
 329 003a 4FF0000C 		mov	ip, #0
 330              	.LVL28:
 331              	.L23:
  89:Core/Src/malloc.c **** 		if(cmemb==nmemb)							//ï¿½Òµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½nmembï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
 332              		.loc 1 89 3 is_stmt 1 view .LVU89
 333              		.loc 1 89 5 is_stmt 0 view .LVU90
 334 003e E645     		cmp	lr, ip
 335 0040 1DD0     		beq	.L33
  85:Core/Src/malloc.c ****     {     
 336              		.loc 1 85 45 is_stmt 1 discriminator 2 view .LVU91
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 9


  85:Core/Src/malloc.c ****     {     
 337              		.loc 1 85 51 is_stmt 0 discriminator 2 view .LVU92
 338 0042 013B     		subs	r3, r3, #1
 339              	.LVL29:
 340              	.L22:
  85:Core/Src/malloc.c ****     {     
 341              		.loc 1 85 35 is_stmt 1 discriminator 1 view .LVU93
  85:Core/Src/malloc.c ****     {     
 342              		.loc 1 85 5 is_stmt 0 discriminator 1 view .LVU94
 343 0044 002B     		cmp	r3, #0
 344 0046 1CDB     		blt	.L34
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 345              		.loc 1 87 3 is_stmt 1 view .LVU95
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 346              		.loc 1 87 24 is_stmt 0 view .LVU96
 347 0048 221D     		adds	r2, r4, #4
 348 004a 1149     		ldr	r1, .L35
 349 004c 01EB8202 		add	r2, r1, r2, lsl #2
 350 0050 5268     		ldr	r2, [r2, #4]
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 351              		.loc 1 87 30 view .LVU97
 352 0052 1D46     		mov	r5, r3
 353 0054 32F81320 		ldrh	r2, [r2, r3, lsl #1]
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 354              		.loc 1 87 5 view .LVU98
 355 0058 002A     		cmp	r2, #0
 356 005a EED1     		bne	.L29
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 357              		.loc 1 87 39 is_stmt 1 discriminator 1 view .LVU99
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 358              		.loc 1 87 44 is_stmt 0 discriminator 1 view .LVU100
 359 005c 0CF1010C 		add	ip, ip, #1
 360              	.LVL30:
  87:Core/Src/malloc.c **** 		else cmemb=0;								//ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 361              		.loc 1 87 44 discriminator 1 view .LVU101
 362 0060 EDE7     		b	.L23
 363              	.LVL31:
 364              	.L26:
  90:Core/Src/malloc.c **** 		{
  91:Core/Src/malloc.c ****             for(i=0;i<nmemb;i++)  					//ï¿½ï¿½×¢ï¿½Ú´ï¿½ï¿½Ç¿ï¿½ 
  92:Core/Src/malloc.c ****             {  
  93:Core/Src/malloc.c ****                 mallco_dev.memmap[memx][offset+i]=nmemb;  
 365              		.loc 1 93 17 is_stmt 1 discriminator 3 view .LVU102
 366              		.loc 1 93 34 is_stmt 0 discriminator 3 view .LVU103
 367 0062 221D     		adds	r2, r4, #4
 368 0064 0A49     		ldr	r1, .L35
 369 0066 01EB8202 		add	r2, r1, r2, lsl #2
 370 006a 5268     		ldr	r2, [r2, #4]
 371              		.loc 1 93 47 discriminator 3 view .LVU104
 372 006c E918     		adds	r1, r5, r3
 373              		.loc 1 93 50 discriminator 3 view .LVU105
 374 006e 22F811E0 		strh	lr, [r2, r1, lsl #1]	@ movhi
  91:Core/Src/malloc.c ****             {  
 375              		.loc 1 91 29 is_stmt 1 discriminator 3 view .LVU106
  91:Core/Src/malloc.c ****             {  
 376              		.loc 1 91 30 is_stmt 0 discriminator 3 view .LVU107
 377 0072 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 10


 378              	.LVL32:
 379              	.L24:
  91:Core/Src/malloc.c ****             {  
 380              		.loc 1 91 21 is_stmt 1 discriminator 1 view .LVU108
  91:Core/Src/malloc.c ****             {  
 381              		.loc 1 91 13 is_stmt 0 discriminator 1 view .LVU109
 382 0074 9E45     		cmp	lr, r3
 383 0076 F4D8     		bhi	.L26
  94:Core/Src/malloc.c ****             }  
  95:Core/Src/malloc.c ****             return (offset*memblksize[memx]);//ï¿½ï¿½ï¿½ï¿½Æ«ï¿½Æµï¿½Ö·  
 384              		.loc 1 95 13 is_stmt 1 view .LVU110
 385              		.loc 1 95 27 is_stmt 0 view .LVU111
 386 0078 05FB00F0 		mul	r0, r5, r0
 387 007c 03E0     		b	.L18
 388              	.LVL33:
 389              	.L33:
  91:Core/Src/malloc.c ****             {  
 390              		.loc 1 91 18 view .LVU112
 391 007e 0023     		movs	r3, #0
 392              	.LVL34:
  91:Core/Src/malloc.c ****             {  
 393              		.loc 1 91 18 view .LVU113
 394 0080 F8E7     		b	.L24
 395              	.LVL35:
 396              	.L34:
  96:Core/Src/malloc.c **** 		}
  97:Core/Src/malloc.c ****     }  
  98:Core/Src/malloc.c ****     return 0XFFFFFFFF;//Î´ï¿½Òµï¿½ï¿½ï¿½ï¿½Ï·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½  
 397              		.loc 1 98 12 view .LVU114
 398 0082 4FF0FF30 		mov	r0, #-1
 399              	.LVL36:
 400              	.L18:
  99:Core/Src/malloc.c **** }  
 401              		.loc 1 99 1 view .LVU115
 402 0086 38BD     		pop	{r3, r4, r5, pc}
 403              	.LVL37:
 404              	.L28:
  82:Core/Src/malloc.c ****     nmemb=size/memblksize[memx];  	//ï¿½ï¿½È¡ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½
 405              		.loc 1 82 23 view .LVU116
 406 0088 4FF0FF30 		mov	r0, #-1
 407 008c FBE7     		b	.L18
 408              	.L36:
 409 008e 00BF     		.align	2
 410              	.L35:
 411 0090 00000000 		.word	.LANCHOR0
 412 0094 00000000 		.word	.LANCHOR3
 413 0098 00000000 		.word	.LANCHOR1
 414              		.cfi_endproc
 415              	.LFE134:
 417              		.section	.text.my_mem_free,"ax",%progbits
 418              		.align	1
 419              		.global	my_mem_free
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu fpv4-sp-d16
 425              	my_mem_free:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 11


 426              	.LVL38:
 427              	.LFB135:
 100:Core/Src/malloc.c **** //ï¿½Í·ï¿½ï¿½Ú´ï¿½(ï¿½Ú²ï¿½ï¿½ï¿½ï¿½ï¿½) 
 101:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
 102:Core/Src/malloc.c **** //offset:ï¿½Ú´ï¿½ï¿½Ö·Æ«ï¿½ï¿½
 103:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½Öµ:0,ï¿½Í·Å³É¹ï¿½;1,ï¿½Í·ï¿½Ê§ï¿½ï¿½;  
 104:Core/Src/malloc.c **** u8 my_mem_free(u8 memx,u32 offset)  
 105:Core/Src/malloc.c **** {  
 428              		.loc 1 105 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		.loc 1 105 1 is_stmt 0 view .LVU118
 433 0000 10B5     		push	{r4, lr}
 434              	.LCFI2:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 4, -8
 437              		.cfi_offset 14, -4
 106:Core/Src/malloc.c ****     int i;  
 438              		.loc 1 106 5 is_stmt 1 view .LVU119
 107:Core/Src/malloc.c ****     if(!mallco_dev.memrdy[memx])//Î´ï¿½ï¿½Ê¼ï¿½ï¿½,ï¿½ï¿½Ö´ï¿½Ð³ï¿½Ê¼ï¿½ï¿½
 439              		.loc 1 107 5 view .LVU120
 440              		.loc 1 107 26 is_stmt 0 view .LVU121
 441 0002 174B     		ldr	r3, .L45
 442 0004 0344     		add	r3, r3, r0
 443 0006 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 444              		.loc 1 107 7 view .LVU122
 445 000a 93B1     		cbz	r3, .L44
 108:Core/Src/malloc.c **** 	{
 109:Core/Src/malloc.c **** 		mallco_dev.init(memx);    
 110:Core/Src/malloc.c ****         return 1;//Î´ï¿½ï¿½Ê¼ï¿½ï¿½  
 111:Core/Src/malloc.c ****     }  
 112:Core/Src/malloc.c ****     if(offset<memsize[memx])//Æ«ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½. 
 446              		.loc 1 112 5 is_stmt 1 view .LVU123
 447              		.loc 1 112 22 is_stmt 0 view .LVU124
 448 000c 154B     		ldr	r3, .L45+4
 449 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 450              		.loc 1 112 7 view .LVU125
 451 0012 8B42     		cmp	r3, r1
 452 0014 22D9     		bls	.L42
 453              	.LBB2:
 113:Core/Src/malloc.c ****     {  
 114:Core/Src/malloc.c ****         int index=offset/memblksize[memx];			//Æ«ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½  
 454              		.loc 1 114 9 is_stmt 1 view .LVU126
 455              		.loc 1 114 36 is_stmt 0 view .LVU127
 456 0016 144B     		ldr	r3, .L45+8
 457 0018 53F82030 		ldr	r3, [r3, r0, lsl #2]
 458              		.loc 1 114 25 view .LVU128
 459 001c B1FBF3FC 		udiv	ip, r1, r3
 460              	.LVL39:
 115:Core/Src/malloc.c ****         int nmemb=mallco_dev.memmap[memx][index];	//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 461              		.loc 1 115 9 is_stmt 1 view .LVU129
 462              		.loc 1 115 36 is_stmt 0 view .LVU130
 463 0020 031D     		adds	r3, r0, #4
 464 0022 0F4A     		ldr	r2, .L45
 465 0024 02EB8303 		add	r3, r2, r3, lsl #2
 466 0028 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 12


 467              		.loc 1 115 42 view .LVU131
 468 002a 33F81C40 		ldrh	r4, [r3, ip, lsl #1]
 469              	.LVL40:
 116:Core/Src/malloc.c ****         for(i=0;i<nmemb;i++)  						//ï¿½Ú´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 470              		.loc 1 116 9 is_stmt 1 view .LVU132
 471              		.loc 1 116 14 is_stmt 0 view .LVU133
 472 002e 0023     		movs	r3, #0
 473              		.loc 1 116 9 view .LVU134
 474 0030 10E0     		b	.L40
 475              	.LVL41:
 476              	.L44:
 477              		.loc 1 116 9 view .LVU135
 478              	.LBE2:
 109:Core/Src/malloc.c ****         return 1;//Î´ï¿½ï¿½Ê¼ï¿½ï¿½  
 479              		.loc 1 109 3 is_stmt 1 view .LVU136
 109:Core/Src/malloc.c ****         return 1;//Î´ï¿½ï¿½Ê¼ï¿½ï¿½  
 480              		.loc 1 109 13 is_stmt 0 view .LVU137
 481 0032 0B4B     		ldr	r3, .L45
 482 0034 1B68     		ldr	r3, [r3]
 109:Core/Src/malloc.c ****         return 1;//Î´ï¿½ï¿½Ê¼ï¿½ï¿½  
 483              		.loc 1 109 3 view .LVU138
 484 0036 9847     		blx	r3
 485              	.LVL42:
 110:Core/Src/malloc.c ****     }  
 486              		.loc 1 110 9 is_stmt 1 view .LVU139
 110:Core/Src/malloc.c ****     }  
 487              		.loc 1 110 16 is_stmt 0 view .LVU140
 488 0038 0120     		movs	r0, #1
 489 003a 0EE0     		b	.L39
 490              	.LVL43:
 491              	.L41:
 492              	.LBB3:
 117:Core/Src/malloc.c ****         {  
 118:Core/Src/malloc.c ****             mallco_dev.memmap[memx][index+i]=0;  
 493              		.loc 1 118 13 is_stmt 1 discriminator 3 view .LVU141
 494              		.loc 1 118 30 is_stmt 0 discriminator 3 view .LVU142
 495 003c 021D     		adds	r2, r0, #4
 496 003e 0849     		ldr	r1, .L45
 497 0040 01EB8202 		add	r2, r1, r2, lsl #2
 498 0044 5268     		ldr	r2, [r2, #4]
 499              		.loc 1 118 42 discriminator 3 view .LVU143
 500 0046 03EB0C01 		add	r1, r3, ip
 501              		.loc 1 118 45 discriminator 3 view .LVU144
 502 004a 4FF0000E 		mov	lr, #0
 503 004e 22F811E0 		strh	lr, [r2, r1, lsl #1]	@ movhi
 116:Core/Src/malloc.c ****         {  
 504              		.loc 1 116 25 is_stmt 1 discriminator 3 view .LVU145
 116:Core/Src/malloc.c ****         {  
 505              		.loc 1 116 26 is_stmt 0 discriminator 3 view .LVU146
 506 0052 0133     		adds	r3, r3, #1
 507              	.LVL44:
 508              	.L40:
 116:Core/Src/malloc.c ****         {  
 509              		.loc 1 116 17 is_stmt 1 discriminator 1 view .LVU147
 116:Core/Src/malloc.c ****         {  
 510              		.loc 1 116 9 is_stmt 0 discriminator 1 view .LVU148
 511 0054 A342     		cmp	r3, r4
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 13


 512 0056 F1DB     		blt	.L41
 119:Core/Src/malloc.c ****         }  
 120:Core/Src/malloc.c ****         return 0;  
 513              		.loc 1 120 16 view .LVU149
 514 0058 0020     		movs	r0, #0
 515              	.LVL45:
 516              	.L39:
 517              		.loc 1 120 16 view .LVU150
 518              	.LBE3:
 121:Core/Src/malloc.c ****     }else return 2;//Æ«ï¿½Æ³ï¿½ï¿½ï¿½ï¿½ï¿½.  
 122:Core/Src/malloc.c **** }  
 519              		.loc 1 122 1 view .LVU151
 520 005a 10BD     		pop	{r4, pc}
 521              	.LVL46:
 522              	.L42:
 121:Core/Src/malloc.c ****     }else return 2;//Æ«ï¿½Æ³ï¿½ï¿½ï¿½ï¿½ï¿½.  
 523              		.loc 1 121 18 view .LVU152
 524 005c 0220     		movs	r0, #2
 525              	.LVL47:
 121:Core/Src/malloc.c ****     }else return 2;//Æ«ï¿½Æ³ï¿½ï¿½ï¿½ï¿½ï¿½.  
 526              		.loc 1 121 18 view .LVU153
 527 005e FCE7     		b	.L39
 528              	.L46:
 529              		.align	2
 530              	.L45:
 531 0060 00000000 		.word	.LANCHOR0
 532 0064 00000000 		.word	.LANCHOR2
 533 0068 00000000 		.word	.LANCHOR3
 534              		.cfi_endproc
 535              	.LFE135:
 537              		.section	.text.myfree,"ax",%progbits
 538              		.align	1
 539              		.global	myfree
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu fpv4-sp-d16
 545              	myfree:
 546              	.LVL48:
 547              	.LFB136:
 123:Core/Src/malloc.c **** //ï¿½Í·ï¿½ï¿½Ú´ï¿½(ï¿½â²¿ï¿½ï¿½ï¿½ï¿½) 
 124:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
 125:Core/Src/malloc.c **** //ptr:ï¿½Ú´ï¿½ï¿½×µï¿½Ö· 
 126:Core/Src/malloc.c **** void myfree(u8 memx,void *ptr)  
 127:Core/Src/malloc.c **** {  
 548              		.loc 1 127 1 is_stmt 1 view -0
 549              		.cfi_startproc
 550              		@ args = 0, pretend = 0, frame = 0
 551              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/malloc.c **** 	u32 offset;   
 552              		.loc 1 128 2 view .LVU155
 129:Core/Src/malloc.c **** 	if(ptr==NULL)return;//ï¿½ï¿½Ö·Îª0.  
 553              		.loc 1 129 2 view .LVU156
 554              		.loc 1 129 4 is_stmt 0 view .LVU157
 555 0000 49B1     		cbz	r1, .L50
 127:Core/Src/malloc.c **** 	u32 offset;   
 556              		.loc 1 127 1 view .LVU158
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 14


 557 0002 08B5     		push	{r3, lr}
 558              	.LCFI3:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 3, -8
 561              		.cfi_offset 14, -4
 562 0004 0B46     		mov	r3, r1
 130:Core/Src/malloc.c ****  	offset=(u32)ptr-(u32)mallco_dev.membase[memx];     
 563              		.loc 1 130 3 is_stmt 1 view .LVU159
 564              		.loc 1 130 42 is_stmt 0 view .LVU160
 565 0006 811C     		adds	r1, r0, #2
 566              	.LVL49:
 567              		.loc 1 130 42 view .LVU161
 568 0008 034A     		ldr	r2, .L53
 569 000a 52F82110 		ldr	r1, [r2, r1, lsl #2]
 570              	.LVL50:
 131:Core/Src/malloc.c ****     my_mem_free(memx,offset);	//ï¿½Í·ï¿½ï¿½Ú´ï¿½      
 571              		.loc 1 131 5 is_stmt 1 view .LVU162
 572 000e 591A     		subs	r1, r3, r1
 573              	.LVL51:
 574              		.loc 1 131 5 is_stmt 0 view .LVU163
 575 0010 FFF7FEFF 		bl	my_mem_free
 576              	.LVL52:
 132:Core/Src/malloc.c **** }  
 577              		.loc 1 132 1 view .LVU164
 578 0014 08BD     		pop	{r3, pc}
 579              	.LVL53:
 580              	.L50:
 581              	.LCFI4:
 582              		.cfi_def_cfa_offset 0
 583              		.cfi_restore 3
 584              		.cfi_restore 14
 585              		.loc 1 132 1 view .LVU165
 586 0016 7047     		bx	lr
 587              	.L54:
 588              		.align	2
 589              	.L53:
 590 0018 00000000 		.word	.LANCHOR0
 591              		.cfi_endproc
 592              	.LFE136:
 594              		.section	.text.mymalloc,"ax",%progbits
 595              		.align	1
 596              		.global	mymalloc
 597              		.syntax unified
 598              		.thumb
 599              		.thumb_func
 600              		.fpu fpv4-sp-d16
 602              	mymalloc:
 603              	.LVL54:
 604              	.LFB137:
 133:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½(ï¿½â²¿ï¿½ï¿½ï¿½ï¿½)
 134:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
 135:Core/Src/malloc.c **** //size:ï¿½Ú´ï¿½ï¿½Ð¡(ï¿½Ö½ï¿½)
 136:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½Öµ:ï¿½ï¿½ï¿½äµ½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½×µï¿½Ö·.
 137:Core/Src/malloc.c **** void *mymalloc(u8 memx,u32 size)  
 138:Core/Src/malloc.c **** {  
 605              		.loc 1 138 1 is_stmt 1 view -0
 606              		.cfi_startproc
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 15


 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		.loc 1 138 1 is_stmt 0 view .LVU167
 610 0000 10B5     		push	{r4, lr}
 611              	.LCFI5:
 612              		.cfi_def_cfa_offset 8
 613              		.cfi_offset 4, -8
 614              		.cfi_offset 14, -4
 615 0002 0446     		mov	r4, r0
 139:Core/Src/malloc.c ****     u32 offset;   
 616              		.loc 1 139 5 is_stmt 1 view .LVU168
 140:Core/Src/malloc.c **** 	offset=my_mem_malloc(memx,size);  	   	 	   
 617              		.loc 1 140 2 view .LVU169
 618              		.loc 1 140 9 is_stmt 0 view .LVU170
 619 0004 FFF7FEFF 		bl	my_mem_malloc
 620              	.LVL55:
 141:Core/Src/malloc.c ****     if(offset==0XFFFFFFFF)return NULL;  
 621              		.loc 1 141 5 is_stmt 1 view .LVU171
 622              		.loc 1 141 7 is_stmt 0 view .LVU172
 623 0008 B0F1FF3F 		cmp	r0, #-1
 624 000c 05D0     		beq	.L57
 142:Core/Src/malloc.c ****     else return (void*)((u32)mallco_dev.membase[memx]+offset);  
 625              		.loc 1 142 10 is_stmt 1 view .LVU173
 626              		.loc 1 142 48 is_stmt 0 view .LVU174
 627 000e 0234     		adds	r4, r4, #2
 628 0010 034B     		ldr	r3, .L59
 629 0012 53F82430 		ldr	r3, [r3, r4, lsl #2]
 630              		.loc 1 142 54 view .LVU175
 631 0016 1844     		add	r0, r0, r3
 632              	.LVL56:
 633              	.L55:
 143:Core/Src/malloc.c **** }  
 634              		.loc 1 143 1 view .LVU176
 635 0018 10BD     		pop	{r4, pc}
 636              	.LVL57:
 637              	.L57:
 141:Core/Src/malloc.c ****     if(offset==0XFFFFFFFF)return NULL;  
 638              		.loc 1 141 34 view .LVU177
 639 001a 0020     		movs	r0, #0
 640              	.LVL58:
 141:Core/Src/malloc.c ****     if(offset==0XFFFFFFFF)return NULL;  
 641              		.loc 1 141 34 view .LVU178
 642 001c FCE7     		b	.L55
 643              	.L60:
 644 001e 00BF     		.align	2
 645              	.L59:
 646 0020 00000000 		.word	.LANCHOR0
 647              		.cfi_endproc
 648              	.LFE137:
 650              		.section	.text.myrealloc,"ax",%progbits
 651              		.align	1
 652              		.global	myrealloc
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv4-sp-d16
 658              	myrealloc:
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 16


 659              	.LVL59:
 660              	.LFB138:
 144:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½Ú´ï¿½(ï¿½â²¿ï¿½ï¿½ï¿½ï¿½)
 145:Core/Src/malloc.c **** //memx:ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½
 146:Core/Src/malloc.c **** //*ptr:ï¿½ï¿½ï¿½Ú´ï¿½ï¿½×µï¿½Ö·
 147:Core/Src/malloc.c **** //size:Òªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½Ð¡(ï¿½Ö½ï¿½)
 148:Core/Src/malloc.c **** //ï¿½ï¿½ï¿½ï¿½Öµ:ï¿½Â·ï¿½ï¿½äµ½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½×µï¿½Ö·.
 149:Core/Src/malloc.c **** void *myrealloc(u8 memx,void *ptr,u32 size)  
 150:Core/Src/malloc.c **** {  
 661              		.loc 1 150 1 is_stmt 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		.loc 1 150 1 is_stmt 0 view .LVU180
 666 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 667              	.LCFI6:
 668              		.cfi_def_cfa_offset 32
 669              		.cfi_offset 3, -32
 670              		.cfi_offset 4, -28
 671              		.cfi_offset 5, -24
 672              		.cfi_offset 6, -20
 673              		.cfi_offset 7, -16
 674              		.cfi_offset 8, -12
 675              		.cfi_offset 9, -8
 676              		.cfi_offset 14, -4
 677 0004 0646     		mov	r6, r0
 678 0006 0F46     		mov	r7, r1
 679 0008 1546     		mov	r5, r2
 151:Core/Src/malloc.c ****     u32 offset;    
 680              		.loc 1 151 5 is_stmt 1 view .LVU181
 152:Core/Src/malloc.c ****     offset=my_mem_malloc(memx,size);   	
 681              		.loc 1 152 5 view .LVU182
 682              		.loc 1 152 12 is_stmt 0 view .LVU183
 683 000a 1146     		mov	r1, r2
 684              	.LVL60:
 685              		.loc 1 152 12 view .LVU184
 686 000c FFF7FEFF 		bl	my_mem_malloc
 687              	.LVL61:
 153:Core/Src/malloc.c ****     if(offset==0XFFFFFFFF)return NULL;     
 688              		.loc 1 153 5 is_stmt 1 view .LVU185
 689              		.loc 1 153 7 is_stmt 0 view .LVU186
 690 0010 B0F1FF3F 		cmp	r0, #-1
 691 0014 14D0     		beq	.L63
 692 0016 0446     		mov	r4, r0
 154:Core/Src/malloc.c ****     else  
 155:Core/Src/malloc.c ****     {  									   
 156:Core/Src/malloc.c **** 	    mymemcpy((void*)((u32)mallco_dev.membase[memx]+offset),ptr,size);	//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½
 693              		.loc 1 156 6 is_stmt 1 view .LVU187
 694              		.loc 1 156 46 is_stmt 0 view .LVU188
 695 0018 DFF82880 		ldr	r8, .L65
 696 001c 06F10209 		add	r9, r6, #2
 697 0020 58F82900 		ldr	r0, [r8, r9, lsl #2]
 698              	.LVL62:
 699              		.loc 1 156 6 view .LVU189
 700 0024 2A46     		mov	r2, r5
 701 0026 3946     		mov	r1, r7
 702 0028 2044     		add	r0, r0, r4
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 17


 703 002a FFF7FEFF 		bl	mymemcpy
 704              	.LVL63:
 157:Core/Src/malloc.c ****         myfree(memx,ptr);  											  		//ï¿½Í·Å¾ï¿½ï¿½Ú´ï¿½
 705              		.loc 1 157 9 is_stmt 1 view .LVU190
 706 002e 3946     		mov	r1, r7
 707 0030 3046     		mov	r0, r6
 708 0032 FFF7FEFF 		bl	myfree
 709              	.LVL64:
 158:Core/Src/malloc.c ****         return (void*)((u32)mallco_dev.membase[memx]+offset);  				//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú´ï¿½ï¿½×
 710              		.loc 1 158 9 view .LVU191
 711              		.loc 1 158 47 is_stmt 0 view .LVU192
 712 0036 58F82900 		ldr	r0, [r8, r9, lsl #2]
 713              		.loc 1 158 53 view .LVU193
 714 003a 2044     		add	r0, r0, r4
 715              	.LVL65:
 716              	.L61:
 159:Core/Src/malloc.c ****     }  
 160:Core/Src/malloc.c **** }
 717              		.loc 1 160 1 view .LVU194
 718 003c BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 719              	.LVL66:
 720              	.L63:
 153:Core/Src/malloc.c ****     else  
 721              		.loc 1 153 34 view .LVU195
 722 0040 0020     		movs	r0, #0
 723              	.LVL67:
 153:Core/Src/malloc.c ****     else  
 724              		.loc 1 153 34 view .LVU196
 725 0042 FBE7     		b	.L61
 726              	.L66:
 727              		.align	2
 728              	.L65:
 729 0044 00000000 		.word	.LANCHOR0
 730              		.cfi_endproc
 731              	.LFE138:
 733              		.global	mallco_dev
 734              		.global	memsize
 735              		.global	memblksize
 736              		.global	memtblsize
 737              		.global	mem3mapbase
 738              		.global	mem2mapbase
 739              		.global	mem1mapbase
 740              		.global	mem3base
 741              		.global	mem2base
 742              		.global	mem1base
 743              		.section	.bss.mem1base,"aw",%nobits
 744              		.align	5
 747              	mem1base:
 748 0000 00000000 		.space	102400
 748      00000000 
 748      00000000 
 748      00000000 
 748      00000000 
 749              		.section	.bss.mem1mapbase,"aw",%nobits
 750              		.align	2
 753              	mem1mapbase:
 754 0000 00000000 		.space	6400
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 18


 754      00000000 
 754      00000000 
 754      00000000 
 754      00000000 
 755              		.section	.bss.mem2base,"aw",%nobits
 756              		.align	2
 759              	mem2base:
 760 0000 00000000 		.space	983040
 760      00000000 
 760      00000000 
 760      00000000 
 760      00000000 
 761              		.section	.bss.mem2mapbase,"aw",%nobits
 762              		.align	2
 765              	mem2mapbase:
 766 0000 00000000 		.space	61440
 766      00000000 
 766      00000000 
 766      00000000 
 766      00000000 
 767              		.section	.bss.mem3base,"aw",%nobits
 768              		.align	2
 771              	mem3base:
 772 0000 00000000 		.space	61440
 772      00000000 
 772      00000000 
 772      00000000 
 772      00000000 
 773              		.section	.bss.mem3mapbase,"aw",%nobits
 774              		.align	2
 777              	mem3mapbase:
 778 0000 00000000 		.space	3840
 778      00000000 
 778      00000000 
 778      00000000 
 778      00000000 
 779              		.section	.data.mallco_dev,"aw"
 780              		.align	2
 781              		.set	.LANCHOR0,. + 0
 784              	mallco_dev:
 785 0000 00000000 		.word	my_mem_init
 786 0004 00000000 		.word	my_mem_perused
 787 0008 00000000 		.word	mem1base
 788 000c 00000000 		.word	mem2base
 789 0010 00000000 		.word	mem3base
 790 0014 00000000 		.word	mem1mapbase
 791 0018 00000000 		.word	mem2mapbase
 792 001c 00000000 		.word	mem3mapbase
 793 0020 000000   		.ascii	"\000\000\000"
 794 0023 00       		.space	1
 795              		.section	.rodata.memblksize,"a"
 796              		.align	2
 797              		.set	.LANCHOR3,. + 0
 800              	memblksize:
 801 0000 20000000 		.word	32
 802 0004 20000000 		.word	32
 803 0008 20000000 		.word	32
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 19


 804              		.section	.rodata.memsize,"a"
 805              		.align	2
 806              		.set	.LANCHOR2,. + 0
 809              	memsize:
 810 0000 00900100 		.word	102400
 811 0004 00000F00 		.word	983040
 812 0008 00F00000 		.word	61440
 813              		.section	.rodata.memtblsize,"a"
 814              		.align	2
 815              		.set	.LANCHOR1,. + 0
 818              	memtblsize:
 819 0000 800C0000 		.word	3200
 820 0004 00780000 		.word	30720
 821 0008 80070000 		.word	1920
 822              		.text
 823              	.Letext0:
 824              		.file 2 "d:\\install\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machin
 825              		.file 3 "d:\\install\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_
 826              		.file 4 "Core/Inc/stm32f4xx.h"
 827              		.file 5 "Core/Inc/malloc.h"
ARM GAS  C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 malloc.c
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:18     .text.my_mem_perused:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:26     .text.my_mem_perused:00000000 my_mem_perused
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:90     .text.my_mem_perused:00000038 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:96     .text.mymemcpy:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:103    .text.mymemcpy:00000000 mymemcpy
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:142    .text.mymemset:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:149    .text.mymemset:00000000 mymemset
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:184    .text.my_mem_init:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:191    .text.my_mem_init:00000000 my_mem_init
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:243    .text.my_mem_init:00000038 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:250    .text.my_mem_malloc:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:257    .text.my_mem_malloc:00000000 my_mem_malloc
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:411    .text.my_mem_malloc:00000090 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:418    .text.my_mem_free:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:425    .text.my_mem_free:00000000 my_mem_free
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:531    .text.my_mem_free:00000060 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:538    .text.myfree:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:545    .text.myfree:00000000 myfree
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:590    .text.myfree:00000018 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:595    .text.mymalloc:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:602    .text.mymalloc:00000000 mymalloc
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:646    .text.mymalloc:00000020 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:651    .text.myrealloc:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:658    .text.myrealloc:00000000 myrealloc
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:729    .text.myrealloc:00000044 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:784    .data.mallco_dev:00000000 mallco_dev
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:809    .rodata.memsize:00000000 memsize
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:800    .rodata.memblksize:00000000 memblksize
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:818    .rodata.memtblsize:00000000 memtblsize
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:777    .bss.mem3mapbase:00000000 mem3mapbase
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:765    .bss.mem2mapbase:00000000 mem2mapbase
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:753    .bss.mem1mapbase:00000000 mem1mapbase
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:771    .bss.mem3base:00000000 mem3base
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:759    .bss.mem2base:00000000 mem2base
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:747    .bss.mem1base:00000000 mem1base
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:744    .bss.mem1base:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:750    .bss.mem1mapbase:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:756    .bss.mem2base:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:762    .bss.mem2mapbase:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:768    .bss.mem3base:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:774    .bss.mem3mapbase:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:780    .data.mallco_dev:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:796    .rodata.memblksize:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:805    .rodata.memsize:00000000 $d
C:\Users\ADMIN\AppData\Local\Temp\ccgz5XT1.s:814    .rodata.memtblsize:00000000 $d

NO UNDEFINED SYMBOLS
