<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_s_c_b___type" xml:lang="en-US">
<title>SCB_Type Struct Reference</title>
<indexterm><primary>SCB_Type</primary></indexterm>
<para>

<para>Structure type to access the System Control Block (SCB). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_armv81mml.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadbf8292503748ba6421a523bdee6819d">CPUID</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaced895d6aba03d72b0d865fcc5ce44ee">ICSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae457d2615e203c3d5904a43a1bc9df71">VTOR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b6ccd9c0c0865f8facad77ea37240b0">AIRCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacac65f229cb3fcb5369a0a9e0393b8c0">SCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad68b5c1f2d9845ef4247cf2d9b041336">CCR</link></para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7ad5506df4709580091a9af0a9f6a28e">SHPR</link> [12U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga44ad5c292dbd77e72f310902375a8a06">SHCSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0f9e27357254e6e953a94f95bda040b1">CFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab974e7ceb2e52a3fbcaa84e06e52922d">HFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3b590075aa07880ce686d5cfb4e61c5c">DFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae9d94d186615d57d38c9253cb842d244">MMFAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3fde073744418e2fe476333cb4d55d0d">BFAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3ef0057e48fdef798f2ee12125a80d9f">AFSR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga294fd7c7494a55a8f25b0a6333939473">ID_PFR</link> [2U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga883f7e28417c51d3a3bf03185baf448f">ID_DFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga70c88751f9ace03b5ca3e364c65b9617">ID_AFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2337a27929a11c9ef8d3ec77cf12255a">ID_MMFR</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae6615f4da8c7691bf3b474f70f29a43c">ID_ISAR</link> [6U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40b4dc749a25d1c95c2125e88683a591">CLIDR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaad937861e203bb05ae22c4369c458561">CTR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga90c793639fc9470e50e4f4fc4b3464da">CCSIDR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae627674bc3ccfc2d67caccfc1f4ea4ed">CSSELR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab8e9dd6ca5f31244ea352ed0c19155d8">CPACR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3b7fa817ab498ce63563c73ae316c9b6">NSACR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaaf70515cf60effb48f95485c056c8da5">RESERVED7</link> [21U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5e5e68ac1050ef13a036db5ea30e73c5">SFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga82f32b2c555595dfc68d1594f2f4c850">SFAR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaff1eefe483c7b3ed2c391d83083b1efa">RESERVED3</link> [69U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8">STIR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac777e23db6dd5e140d04ceaa5cc0537f">RFSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac62686cd3425efb12a20c5acabad368f">RESERVED4</link> [14U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b0103b438c8922eaea5624f71afbbc8">MVFR0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0a610dc4212de3ce1ad62e9afa76c728">MVFR1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d">RESERVED5</link> [1U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga011024c365e7c5bd13a63830af60b10c">ICIALLU</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5009eeafbfdd33771613e8f36c4e6a34">RESERVED6</link> [1U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1a8ecda7b1e4a1100dd82fc694bb4eb5">ICIMVAU</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72402d657f9e448afce57bbd8577864d">DCIMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaca1ec746911b0934dd11c31d93a369be">DCISW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9d4029e220311690756d836948e71393">DCCMVAU</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc23dc74d8f0378d81bc72302e325e50">DCCMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2bf149d6d8f4fa59e25aee340512cb79">DCCSW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18ef4bf4fbbb205544985598b1bb64f4">DCCIMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab6e447723358e736a9f69ffc88a97ba1">DCCISW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad1b49604e8fd8d0ce3a98677fcfde380">BPIALL</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gac4ac04e673b5b8320d53f7b0947db902">RESERVED1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1ga67fd6058e3196a723d64df2d22ae6daa">SHPR</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaa043193516e3fc0abbf58ce7cf8cfb4e">SHP</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga293826a2c44f754e80af03d62f62f9e6">SHP</link> [12U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1ecf64bb2faf3ee512e4b40a290e4d71">PFR</link> [2U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae2b3d4530d1b0c05593b634dc46348bd">DFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72572af6d5dece4947453aeabd52575f">ADR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2d4cde1c9462f3733ab65d97f308c6fb">MMFR</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf3bf768338667219b55cc904fa5b87f9">ISAR</link> [5U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1df83089e7726e2723e2c4f370814832">ID_MFR</link> [4U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga209b4026c2994d0e18e883aa9af5c3cc">AHBPCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga39711bf09810b078ac81b2c76c6908f6">CACR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga25bb4ac449a4122217e2ca74b9ad4e3e">AHBSCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac51834a471d74e0522dd2734079d57cb">RESERVED8</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa104b9e01b129abe3de43c439916f655">ABFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaaddfff3b57de6faf60bfcc938c7229c9">SFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga192953a3fe07f34b7c8b5660865891ca">RESERVED_ADD1</link> [21U]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the System Control Block (SCB). </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00511">511</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
Inc/<link linkend="_core__armv81mml_8h">core_armv81mml.h</link>Inc/<link linkend="_core__armv8mbl_8h">core_armv8mbl.h</link>Inc/<link linkend="_core__armv8mml_8h">core_armv8mml.h</link>Inc/<link linkend="_core__cm0_8h">core_cm0.h</link>Inc/<link linkend="_core__cm0plus_8h">core_cm0plus.h</link>Inc/<link linkend="_core__cm1_8h">core_cm1.h</link>Inc/<link linkend="_core__cm23_8h">core_cm23.h</link>Inc/<link linkend="_core__cm3_8h">core_cm3.h</link>Inc/<link linkend="_core__cm33_8h">core_cm33.h</link>Inc/<link linkend="_core__cm35p_8h">core_cm35p.h</link>Inc/<link linkend="_core__cm4_8h">core_cm4.h</link>Inc/<link linkend="_core__cm55_8h">core_cm55.h</link>Inc/<link linkend="_core__cm7_8h">core_cm7.h</link>Inc/<link linkend="_core__cm85_8h">core_cm85.h</link>Inc/<link linkend="_core__sc000_8h">core_sc000.h</link>Inc/<link linkend="_core__sc300_8h">core_sc300.h</link>Inc/<link linkend="_core__starmc1_8h">core_starmc1.h</link></section>
</section>
