<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z045ffg900-2" LaunchTime="1608557195">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources/LFM_phase_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/LFM_phase_gen.v"/>
        <Attr Name="ImportTime" Val="1607951954"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources/decimate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../sources/decimate.v"/>
        <Attr Name="ImportTime" Val="1608472813"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_decimate_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_clk_wiz_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_LFM_phase_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_d_conv_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dds_compiler_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_decimate_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dds_compiler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dds_compiler_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mod_sub_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_clk_wiz_0_10M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_up_conv_0_0"/>
</GenRun>
