# Integrate DRAM C Model into our RTL System Design