// Seed: 2840507958
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(posedge id_1#(.id_1(1)
  ))
  begin : LABEL_0
    id_3 <= id_3;
  end
  assign id_4 = 1 && id_4;
  wire id_5;
endmodule
module module_1 (
    output tri   id_0,
    output tri   id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    inout  tri1  id_6,
    input  uwire id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule : SymbolIdentifier
