<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     744, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  12139, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   8159, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   7204, user inline pragmas are applied</column>
            <column name="">(4) simplification,   7134, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 785436 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  25147, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  25149, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  25219, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  25229, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  25239, loop and instruction simplification</column>
            <column name="">(2) parallelization,  24724, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  24724, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  24724, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  24747, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  24783, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:163" col2="744" col3="7134" col4="25229" col5="24724" col6="24783">
                    <row id="10" col0="load_tmp" col1="code_generated.cpp:12" col2="54" col3="22" col4="653" col5="652" col6="657"/>
                    <row id="6" col0="load_y" col1="code_generated.cpp:21" col2="54" col3="22" col4="653" col5="652" col6="657"/>
                    <row id="12" col0="load_x" col1="code_generated.cpp:30" col2="54" col3="22" col4="653" col5="652" col6="657"/>
                    <row id="7" col0="load_A" col1="code_generated.cpp:39" col2="69" col3="29" col4="2296" col5="2295" col6="2301"/>
                    <row id="2" col0="load_B" col1="code_generated.cpp:50" col2="69" col3="29" col4="5070" col5="5069" col6="5075"/>
                    <row id="9" col0="task0" col1="code_generated.cpp:82" col2="35" col3="381" col4="513" col5="513" col6="517"/>
                    <row id="1" col0="task1" col1="code_generated.cpp:95" col2="35" col3="381" col4="513" col5="513" col6="517"/>
                    <row id="4" col0="task2" col1="code_generated.cpp:108" col2="71" col3="2511" col4="2885" col5="2635" col6="2639"/>
                    <row id="3" col0="task3" col1="code_generated.cpp:129" col2="71" col3="2511" col4="4513" col5="4263" col6="4267"/>
                    <row id="5" col0="task4" col1="code_generated.cpp:150" col2="44" col3="1131" col4="1638" col5="1388" col6="1392"/>
                    <row id="8" col0="store_tmp" col1="code_generated.cpp:61" col2="54" col3="22" col4="279" col5="29" col6="31"/>
                    <row id="11" col0="store_y" col1="code_generated.cpp:71" col2="54" col3="22" col4="279" col5="29" col6="31"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

