make --dry-run --always-make --keep-going --print-directory
make: Entering directory '/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/tests-SI/cpu_bitbang_right8_i'
/ciic/tools/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/firmware \
-I/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/generated \
-I/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/ \
-I/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/common \
-I/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/tests-SI/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o cpu_bitbang_right8_i.elf /home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/firmware/crt0_vex.S /home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/firmware/isr.c cpu_bitbang_right8_i.c
/ciic/tools/bin/riscv32-unknown-linux-gnu-objcopy -O verilog cpu_bitbang_right8_i.elf cpu_bitbang_right8_i.hex 
# to fix flash base address
sed -ie 's/@10/@00/g' cpu_bitbang_right8_i.hex
iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
	-f /home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/includes/includes.rtl.caravel \
	-o cpu_bitbang_right8_i.vvp /home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel/verilog/rtl/__user_project_wrapper.v cpu_bitbang_right8_i_tb.v
tail -n 10 verilog.log | mail -s "cpu_bitbang_right8_i.vvp-TT" mostafa.rady@efabless.com
vvp  cpu_bitbang_right8_i.vvp
mv cpu_bitbang_right8_i.vcd RTL-cpu_bitbang_right8_i.vcd
/ciic/tools/bin/riscv32-unknown-linux-gnu-objdump -d -S cpu_bitbang_right8_i.elf > cpu_bitbang_right8_i.lst
rm cpu_bitbang_right8_i.elf cpu_bitbang_right8_i.vvp
make: Leaving directory '/home/rady/caravel/Mpw2/caravel-mpw2-debug-RTL/caravel_mgmt_soc_litex/verilog/dv/tests-SI/cpu_bitbang_right8_i'
 
