<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="B:/Complex_Mind/Graduation_Project/ProjectBuilt/BoardPreGrid/BoardPreGrid.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="a81b3f5937a743e3940410bea9553ca3"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../XUP_IMAGE/SUB_MODULE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/BoardPreGrid.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Bram8x320x240_2_0/BoardPreGrid_Bram8x320x240_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="hdl/BoardPreGrid.v"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Bram8x320x240_0_2/BoardPreGrid_Bram8x320x240_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Mux2_0_0/BoardPreGrid_Mux2_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Bram8x320x240_0_1/BoardPreGrid_Bram8x320x240_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Frame_1_1/BoardPreGrid_Frame_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Frame_0_1/BoardPreGrid_Frame_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_RGB2GRAY_0_1/BoardPreGrid_RGB2GRAY_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_ColorRgb2Vga_0_1/BoardPreGrid_ColorRgb2Vga_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_ColorGray2Rgb_0_1/BoardPreGrid_ColorGray2Rgb_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_Color16to24_0_1/BoardPreGrid_Color16to24_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_vga_readBRAM_0_1/BoardPreGrid_vga_readBRAM_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_IICctrl_0_0/BoardPreGrid_IICctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_clk_wiz_0_1/BoardPreGrid_clk_wiz_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="ip/BoardPreGrid_camCap_0_1/BoardPreGrid_camCap_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="hw_handoff/BoardPreGrid_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="hw_handoff/BoardPreGrid.hwh"/>
        <CompFileExtendedInfo CompFileName="BoardPreGrid.bd" FileRelPathName="BoardPreGrid_ooc.xdc"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/hdl/BoardPreGrid_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/BoardPreGrid/ip/BoardPreGrid_Frame_0_0/BoardPreGrid_Frame_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/ip/BoardPreGrid_ColorRgb2Vga_0_0/BoardPreGrid_ColorRgb2Vga_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/ip/BoardPreGrid_vga_readBRAM_0_0/BoardPreGrid_vga_readBRAM_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/ip/BoardPreGrid_BoardPreGridInit_0_0/BoardPreGrid_BoardPreGridInit_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/ip/BoardPreGrid_Frame_0_1/BoardPreGrid_Frame_0_1.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/ip/BoardPreGrid_Frame_1_1/BoardPreGrid_Frame_1_1.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BoardPreGrid_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/BoardPreGrid.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/BoardPreGrid.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="BoardPreGrid_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-993"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [IP_Flow 19-993] Could not find IP file for IP &apos;BoardPreGrid_camCap_0_0&apos;."/>
  </MsgRule>
</Project>
