

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Tue May 27 19:57:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.518 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  26.664 ns|  26.664 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        6|        6|         5|          2|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     241|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     207|    -|
|Register             |        -|     -|      210|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      375|     497|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U34  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   3|  165|  49|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_263_p2  |         +|   0|  0|  10|           3|           2|
    |add_ln15_fu_253_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln8_fu_191_p2     |         +|   0|  0|   9|           2|           1|
    |sum_7_fu_273_p2       |         +|   0|  0|  39|          32|          32|
    |sum_8_fu_279_p2       |         +|   0|  0|  39|          32|          32|
    |sum_fu_246_p2         |         +|   0|  0|  39|          32|          32|
    |sub_ln15_fu_235_p2    |         -|   0|  0|  10|           3|           3|
    |empty_fu_197_p2       |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln8_fu_185_p2    |      icmp|   0|  0|  10|           2|           3|
    |tmp_3_fu_208_p3       |    select|   0|  0|  32|           1|          32|
    |tmp_4_fu_215_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 241|         114|         173|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    2|          4|
    |grp_fu_157_p0                     |  14|          3|   32|         96|
    |grp_fu_157_p1                     |  14|          3|   32|         96|
    |grp_fu_161_p0                     |  14|          3|   32|         96|
    |grp_fu_161_p1                     |  14|          3|   32|         96|
    |grp_fu_165_p0                     |  14|          3|   32|         96|
    |grp_fu_165_p1                     |  14|          3|   32|         96|
    |i_fu_60                           |   9|          2|    2|          4|
    |out_r_Addr_A_orig                 |  14|          3|   32|         96|
    |out_r_Din_A_local                 |  14|          3|   32|         96|
    |out_r_WEN_A_local                 |   9|          2|    4|          8|
    |out_r_WEN_B_local                 |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 207|         45|  274|        805|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_352                     |   1|   0|    1|          0|
    |i_1_reg_342                       |   2|   0|    2|          0|
    |i_1_reg_342_pp0_iter1_reg         |   2|   0|    2|          0|
    |i_fu_60                           |   2|   0|    2|          0|
    |icmp_ln8_reg_348                  |   1|   0|    1|          0|
    |mul_ln13_2_reg_372                |  32|   0|   32|          0|
    |mul_ln13_5_reg_383                |  32|   0|   32|          0|
    |reg_169                           |  32|   0|   32|          0|
    |reg_173                           |  32|   0|   32|          0|
    |sub_ln15_reg_377                  |   3|   0|    3|          0|
    |tmp_3_reg_358                     |  32|   0|   32|          0|
    |tmp_4_reg_365                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 210|   0|  210|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_465_p_din0       |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_465_p_din1       |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_465_p_dout0      |   in|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_465_p_ce         |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_469_p_din0       |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_469_p_din1       |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_469_p_dout0      |   in|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|grp_fu_469_p_ce         |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1|  return value|
|out_r_Addr_A            |  out|   32|        bram|                              out_r|         array|
|out_r_EN_A              |  out|    1|        bram|                              out_r|         array|
|out_r_WEN_A             |  out|    4|        bram|                              out_r|         array|
|out_r_Din_A             |  out|   32|        bram|                              out_r|         array|
|out_r_Dout_A            |   in|   32|        bram|                              out_r|         array|
|out_r_Addr_B            |  out|   32|        bram|                              out_r|         array|
|out_r_EN_B              |  out|    1|        bram|                              out_r|         array|
|out_r_WEN_B             |  out|    4|        bram|                              out_r|         array|
|out_r_Din_B             |  out|   32|        bram|                              out_r|         array|
|out_r_Dout_B            |   in|   32|        bram|                              out_r|         array|
|qk_scaled_exp_2_reload  |   in|   32|     ap_none|             qk_scaled_exp_2_reload|        scalar|
|qk_scaled_exp_reload    |   in|   32|     ap_none|               qk_scaled_exp_reload|        scalar|
|qk_scaled_exp_3_reload  |   in|   32|     ap_none|             qk_scaled_exp_3_reload|        scalar|
|qk_scaled_exp_1_reload  |   in|   32|     ap_none|             qk_scaled_exp_1_reload|        scalar|
|v_load                  |   in|   32|     ap_none|                             v_load|        scalar|
|v_load_1                |   in|   32|     ap_none|                           v_load_1|        scalar|
|v_load_2                |   in|   32|     ap_none|                           v_load_2|        scalar|
|v_load_3                |   in|   32|     ap_none|                           v_load_3|        scalar|
|v_load_4                |   in|   32|     ap_none|                           v_load_4|        scalar|
|v_load_5                |   in|   32|     ap_none|                           v_load_5|        scalar|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

