{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1369644817743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1369644817746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 10:53:37 2013 " "Processing started: Mon May 27 10:53:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1369644817746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1369644817746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rotate_leds -c rotate_leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off rotate_leds -c rotate_leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1369644817747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1369644820023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_leds-main " "Found design unit 1: rotate_leds-main" {  } { { "rotate_leds.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/rotate_leds.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369644822384 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_leds " "Found entity 1: rotate_leds" {  } { { "rotate_leds.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/rotate_leds.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369644822384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369644822384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_and_rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_and_rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_and_rotate-main " "Found design unit 1: load_and_rotate-main" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1369644822387 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_and_rotate " "Found entity 1: load_and_rotate" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1369644822387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1369644822387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rotate_leds " "Elaborating entity \"rotate_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1369644823401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_and_rotate load_and_rotate:load_and_rotate_1 " "Elaborating entity \"load_and_rotate\" for hierarchy \"load_and_rotate:load_and_rotate_1\"" {  } { { "rotate_leds.vhd" "load_and_rotate_1" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/rotate_leds.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1369644823409 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sources load_and_rotate.vhd(35) " "VHDL Process Statement warning at load_and_rotate.vhd(35): signal \"sources\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1369644823430 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem load_and_rotate.vhd(37) " "VHDL Process Statement warning at load_and_rotate.vhd(37): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1369644823430 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest load_and_rotate.vhd(25) " "VHDL Process Statement warning at load_and_rotate.vhd(25): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1369644823431 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[0\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823432 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[1\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823433 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[2\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823433 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[3\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823433 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[4\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823434 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[5\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823434 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[6\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823434 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[7\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823434 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[8\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823435 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[9\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823435 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[10\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823435 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[11\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823435 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[12\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823436 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[13\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823436 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[14\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823436 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[15\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823437 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[16\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[16\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823437 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[17\] load_and_rotate.vhd(25) " "Inferred latch for \"dest\[17\]\" at load_and_rotate.vhd(25)" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1369644823437 "|rotate_leds|load_and_rotate:load_and_rotate_1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[0\] load_and_rotate:load_and_rotate_1\|mem\[0\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[0\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[0\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[0\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[0\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[1\] load_and_rotate:load_and_rotate_1\|mem\[1\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[1\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[1\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[1\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[1\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[2\] load_and_rotate:load_and_rotate_1\|mem\[2\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[2\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[2\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[2\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[2\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[3\] load_and_rotate:load_and_rotate_1\|mem\[3\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[3\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[3\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[3\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[3\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[4\] load_and_rotate:load_and_rotate_1\|mem\[4\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[4\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[4\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[4\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[4\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[5\] load_and_rotate:load_and_rotate_1\|mem\[5\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[5\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[5\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[5\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[5\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[6\] load_and_rotate:load_and_rotate_1\|mem\[6\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[6\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[6\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[6\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[6\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[7\] load_and_rotate:load_and_rotate_1\|mem\[7\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[7\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[7\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[7\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[7\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[8\] load_and_rotate:load_and_rotate_1\|mem\[8\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[8\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[8\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[8\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[8\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[9\] load_and_rotate:load_and_rotate_1\|mem\[9\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[9\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[9\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[9\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[9\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[10\] load_and_rotate:load_and_rotate_1\|mem\[10\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[10\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[10\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[10\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[10\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[11\] load_and_rotate:load_and_rotate_1\|mem\[11\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[11\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[11\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[11\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[11\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[12\] load_and_rotate:load_and_rotate_1\|mem\[12\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[12\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[12\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[12\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[12\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[13\] load_and_rotate:load_and_rotate_1\|mem\[13\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[13\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[13\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[13\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[13\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[14\] load_and_rotate:load_and_rotate_1\|mem\[14\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[14\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[14\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[14\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[14\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[15\] load_and_rotate:load_and_rotate_1\|mem\[15\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[15\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[15\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[15\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[15\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[16\] load_and_rotate:load_and_rotate_1\|mem\[16\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[16\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[16\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[16\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[16\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_and_rotate:load_and_rotate_1\|mem\[17\] load_and_rotate:load_and_rotate_1\|mem\[17\]~_emulated load_and_rotate:load_and_rotate_1\|mem\[17\]~latch " "Register \"load_and_rotate:load_and_rotate_1\|mem\[17\]\" is converted into an equivalent circuit using register \"load_and_rotate:load_and_rotate_1\|mem\[17\]~_emulated\" and latch \"load_and_rotate:load_and_rotate_1\|mem\[17\]~latch\"" {  } { { "load_and_rotate.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/load_and_rotate.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1369644824830 "|rotate_leds|load_and_rotate:load_and_rotate_1|mem[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1369644824830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1369644825222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1369644825908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1369644825908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "rotate_leds.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/rotate_leds.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1369644825973 "|rotate_leds|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rotate_leds.vhd" "" { Text "/home/basti/Documenti/uni/PSE2013/altera/02_rotate/rotate_leds.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1369644825973 "|rotate_leds|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1369644825973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1369644825974 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1369644825974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1369644825974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1369644825974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1369644826005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 10:53:46 2013 " "Processing ended: Mon May 27 10:53:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1369644826005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1369644826005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1369644826005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1369644826005 ""}
