Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit lab12_top
    Number of input ports   : 5
    Number of output ports  : 9
    Number of bidir ports   : 0
    Number of instances     : 823
    Number of nets          : 835

No design errors found in circuit lab12_top

WriteBLIF ended normally.
