Classic Timing Analyzer report for Block1_1
Thu Sep 25 12:54:49 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.827 ns                         ; B                                          ; 74163:inst3|f74163:sub|111                ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.541 ns                        ; Block1_3:inst2|74163:inst2|f74163:sub|134  ; D_ca[4]                                   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.604 ns                        ; C                                          ; 74163:inst3|f74163:sub|122                ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 356.13 MHz ( period = 2.808 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|122 ; Block1_2:inst1|74163:inst2|f74163:sub|111 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block1_2:inst1|74163:inst2|f74163:sub|111  ; Block1_2:inst1|inst15                     ; clk        ; clk      ; 21           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                            ;                                           ;            ;          ; 21           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                              ; To                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.966 ns                ;
; N/A   ; 356.63 MHz ( period = 2.804 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; 357.65 MHz ( period = 2.796 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; 359.45 MHz ( period = 2.782 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; 401.28 MHz ( period = 2.492 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; 405.19 MHz ( period = 2.468 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; 430.66 MHz ( period = 2.322 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; 431.41 MHz ( period = 2.318 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.721 ns                ;
; N/A   ; 432.90 MHz ( period = 2.310 ns )               ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|122         ; Block1_3:inst2|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|111         ; Block1_3:inst2|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|111         ; Block1_3:inst2|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|134         ; Block1_3:inst2|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|122         ; Block1_3:inst2|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|111         ; Block1_3:inst2|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|34          ; Block1_3:inst2|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|34          ; Block1_3:inst2|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|34          ; Block1_3:inst2|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_3:inst2|74163:inst2|f74163:sub|34          ; Block1_3:inst2|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; clk        ; clk      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 2.225 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|inst15                             ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 2.218 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; clk        ; clk      ; None                        ; None                      ; 0.581 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 2.073 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|74163:inst|f74163:sub|122           ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|74163:inst|f74163:sub|122~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|74163:inst|f74163:sub|134           ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; clk        ; clk      ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|34                         ; 74163:inst3|f74163:sub|122                        ; clk        ; clk      ; None                        ; None                      ; 0.695 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|74163:inst11|f74163:sub|122        ; clk        ; clk      ; None                        ; None                      ; 0.440 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|34                         ; 74163:inst3|f74163:sub|134                        ; clk        ; clk      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|122                        ; 74163:inst3|f74163:sub|134                        ; clk        ; clk      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|134           ; Block1_1:inst|74163:inst|f74163:sub|34            ; clk        ; clk      ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|inst13                              ; Block1_1:inst|inst13                              ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; Block1_2:inst1|74163:inst11|f74163:sub|111        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; Block1_2:inst1|74163:inst11|f74163:sub|134        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|122           ; Block1_1:inst|74163:inst|f74163:sub|34            ; clk        ; clk      ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst11|f74163:sub|34         ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|122~DUPLICATE ; Block1_1:inst|74163:inst|f74163:sub|134           ; clk        ; clk      ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|111           ; Block1_1:inst|74163:inst|f74163:sub|122           ; clk        ; clk      ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|111           ; Block1_1:inst|74163:inst|f74163:sub|122~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|111           ; Block1_1:inst|74163:inst|f74163:sub|134           ; clk        ; clk      ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|74163:inst|f74163:sub|111           ; clk        ; clk      ; None                        ; None                      ; 0.453 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|111           ; Block1_1:inst|74163:inst|f74163:sub|34            ; clk        ; clk      ; None                        ; None                      ; 0.451 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|34                         ; 74163:inst3|f74163:sub|111                        ; clk        ; clk      ; None                        ; None                      ; 0.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|111                        ; 74163:inst3|f74163:sub|134                        ; clk        ; clk      ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|111                        ; 74163:inst3|f74163:sub|122                        ; clk        ; clk      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|74163:inst|f74163:sub|34            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|134           ; Block1_1:inst|74163:inst|f74163:sub|134           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|111           ; Block1_1:inst|74163:inst|f74163:sub|111           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|122           ; Block1_1:inst|74163:inst|f74163:sub|122           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|122~DUPLICATE ; Block1_1:inst|74163:inst|f74163:sub|122~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|34                         ; 74163:inst3|f74163:sub|34                         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|111                        ; 74163:inst3|f74163:sub|111                        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|122                        ; 74163:inst3|f74163:sub|122                        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst3|f74163:sub|134                        ; 74163:inst3|f74163:sub|134                        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|122         ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|34          ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|134         ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|34            ; Block1_1:inst|inst13                              ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_2:inst1|74163:inst2|f74163:sub|111         ; Block1_2:inst1|inst15                             ; clk        ; clk      ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1_1:inst|74163:inst|f74163:sub|134           ; Block1_1:inst|inst13                              ; clk        ; clk      ; None                        ; None                      ; 1.803 ns                ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                       ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst2|f74163:sub|111  ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst2|f74163:sub|134  ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst2|f74163:sub|34   ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst11|f74163:sub|34  ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst2|f74163:sub|122  ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst11|f74163:sub|134 ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst11|f74163:sub|111 ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|74163:inst11|f74163:sub|122 ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_1:inst|74163:inst|f74163:sub|111    ; Block1_1:inst|inst13                      ; clk        ; clk      ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_1:inst|74163:inst|f74163:sub|134    ; Block1_1:inst|inst13                      ; clk        ; clk      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_2:inst1|inst15                      ; Block1_2:inst1|inst15                     ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|34   ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; clk        ; clk      ; None                       ; None                       ; 0.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|34   ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; clk        ; clk      ; None                       ; None                       ; 0.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|34   ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; clk        ; clk      ; None                       ; None                       ; 0.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_1:inst|74163:inst|f74163:sub|34     ; Block1_1:inst|inst13                      ; clk        ; clk      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|134  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|122  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|111  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|34   ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|111  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; clk        ; clk      ; None                       ; None                       ; 0.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block1_3:inst2|74163:inst2|f74163:sub|111  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; clk        ; clk      ; None                       ; None                       ; 0.736 ns                 ;
+------------------------------------------+--------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 3.827 ns   ; B    ; 74163:inst3|f74163:sub|111 ; clk      ;
; N/A   ; None         ; 3.701 ns   ; D    ; 74163:inst3|f74163:sub|134 ; clk      ;
; N/A   ; None         ; 3.588 ns   ; A    ; 74163:inst3|f74163:sub|34  ; clk      ;
; N/A   ; None         ; 3.578 ns   ; LDN  ; 74163:inst3|f74163:sub|111 ; clk      ;
; N/A   ; None         ; 3.577 ns   ; LDN  ; 74163:inst3|f74163:sub|134 ; clk      ;
; N/A   ; None         ; 3.450 ns   ; LDN  ; 74163:inst3|f74163:sub|122 ; clk      ;
; N/A   ; None         ; 3.448 ns   ; LDN  ; 74163:inst3|f74163:sub|34  ; clk      ;
; N/A   ; None         ; 2.843 ns   ; C    ; 74163:inst3|f74163:sub|122 ; clk      ;
+-------+--------------+------------+------+----------------------------+----------+


+-------------------------------------------------------------------------------------------------------+
; tco                                                                                                   ;
+-------+--------------+------------+-------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                      ; To       ; From Clock ;
+-------+--------------+------------+-------------------------------------------+----------+------------+
; N/A   ; None         ; 18.541 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[4]  ; clk        ;
; N/A   ; None         ; 18.521 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[4]  ; clk        ;
; N/A   ; None         ; 18.480 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[4]  ; clk        ;
; N/A   ; None         ; 18.456 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[4]  ; clk        ;
; N/A   ; None         ; 17.694 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[13] ; clk        ;
; N/A   ; None         ; 17.280 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[5]  ; clk        ;
; N/A   ; None         ; 17.274 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[14] ; clk        ;
; N/A   ; None         ; 17.262 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[13] ; clk        ;
; N/A   ; None         ; 17.260 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[5]  ; clk        ;
; N/A   ; None         ; 17.232 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[13] ; clk        ;
; N/A   ; None         ; 17.231 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[5]  ; clk        ;
; N/A   ; None         ; 17.221 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[5]  ; clk        ;
; N/A   ; None         ; 17.129 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[9]  ; clk        ;
; N/A   ; None         ; 17.096 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[9]  ; clk        ;
; N/A   ; None         ; 17.049 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[9]  ; clk        ;
; N/A   ; None         ; 17.045 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[9]  ; clk        ;
; N/A   ; None         ; 17.040 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[14] ; clk        ;
; N/A   ; None         ; 17.008 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[14] ; clk        ;
; N/A   ; None         ; 16.999 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[14] ; clk        ;
; N/A   ; None         ; 16.998 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[13] ; clk        ;
; N/A   ; None         ; 16.487 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[6]  ; clk        ;
; N/A   ; None         ; 16.475 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[2]  ; clk        ;
; N/A   ; None         ; 16.451 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[1]  ; clk        ;
; N/A   ; None         ; 16.446 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[1]  ; clk        ;
; N/A   ; None         ; 16.430 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[6]  ; clk        ;
; N/A   ; None         ; 16.400 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[6]  ; clk        ;
; N/A   ; None         ; 16.340 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[6]  ; clk        ;
; N/A   ; None         ; 16.328 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[2]  ; clk        ;
; N/A   ; None         ; 16.313 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[15] ; clk        ;
; N/A   ; None         ; 16.301 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[1]  ; clk        ;
; N/A   ; None         ; 16.297 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[1]  ; clk        ;
; N/A   ; None         ; 16.297 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[2]  ; clk        ;
; N/A   ; None         ; 16.287 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[10] ; clk        ;
; N/A   ; None         ; 16.255 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[10] ; clk        ;
; N/A   ; None         ; 16.251 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[12] ; clk        ;
; N/A   ; None         ; 16.218 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[0]  ; clk        ;
; N/A   ; None         ; 16.208 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[3]  ; clk        ;
; N/A   ; None         ; 16.204 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[10] ; clk        ;
; N/A   ; None         ; 16.203 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[3]  ; clk        ;
; N/A   ; None         ; 16.202 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[10] ; clk        ;
; N/A   ; None         ; 16.200 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[11] ; clk        ;
; N/A   ; None         ; 16.168 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[11] ; clk        ;
; N/A   ; None         ; 16.153 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[11] ; clk        ;
; N/A   ; None         ; 16.134 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[15] ; clk        ;
; N/A   ; None         ; 16.117 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[11] ; clk        ;
; N/A   ; None         ; 16.094 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[2]  ; clk        ;
; N/A   ; None         ; 16.088 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[3]  ; clk        ;
; N/A   ; None         ; 16.075 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[0]  ; clk        ;
; N/A   ; None         ; 16.069 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[12] ; clk        ;
; N/A   ; None         ; 16.044 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[15] ; clk        ;
; N/A   ; None         ; 16.028 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[0]  ; clk        ;
; N/A   ; None         ; 16.027 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[3]  ; clk        ;
; N/A   ; None         ; 16.010 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[15] ; clk        ;
; N/A   ; None         ; 15.977 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[8]  ; clk        ;
; N/A   ; None         ; 15.944 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[8]  ; clk        ;
; N/A   ; None         ; 15.940 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[7]  ; clk        ;
; N/A   ; None         ; 15.929 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[8]  ; clk        ;
; N/A   ; None         ; 15.924 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[7]  ; clk        ;
; N/A   ; None         ; 15.898 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[8]  ; clk        ;
; N/A   ; None         ; 15.890 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[7]  ; clk        ;
; N/A   ; None         ; 15.884 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|34  ; D_ca[7]  ; clk        ;
; N/A   ; None         ; 15.824 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|122 ; D_ca[0]  ; clk        ;
; N/A   ; None         ; 15.819 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|111 ; D_ca[12] ; clk        ;
; N/A   ; None         ; 15.766 ns  ; Block1_3:inst2|74163:inst2|f74163:sub|134 ; D_ca[12] ; clk        ;
; N/A   ; None         ; 12.450 ns  ; Block1_2:inst1|inst15                     ; clk_d    ; clk        ;
; N/A   ; None         ; 8.085 ns   ; Block1_1:inst|inst13                      ; clk_in   ; clk        ;
; N/A   ; None         ; 5.602 ns   ; 74163:inst3|f74163:sub|111                ; QB       ; clk        ;
; N/A   ; None         ; 5.461 ns   ; 74163:inst3|f74163:sub|122                ; QC       ; clk        ;
; N/A   ; None         ; 5.363 ns   ; 74163:inst3|f74163:sub|34                 ; QA       ; clk        ;
; N/A   ; None         ; 5.067 ns   ; 74163:inst3|f74163:sub|134                ; QD       ; clk        ;
+-------+--------------+------------+-------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -2.604 ns ; C    ; 74163:inst3|f74163:sub|122 ; clk      ;
; N/A           ; None        ; -3.209 ns ; LDN  ; 74163:inst3|f74163:sub|34  ; clk      ;
; N/A           ; None        ; -3.211 ns ; LDN  ; 74163:inst3|f74163:sub|122 ; clk      ;
; N/A           ; None        ; -3.338 ns ; LDN  ; 74163:inst3|f74163:sub|134 ; clk      ;
; N/A           ; None        ; -3.339 ns ; LDN  ; 74163:inst3|f74163:sub|111 ; clk      ;
; N/A           ; None        ; -3.349 ns ; A    ; 74163:inst3|f74163:sub|34  ; clk      ;
; N/A           ; None        ; -3.462 ns ; D    ; 74163:inst3|f74163:sub|134 ; clk      ;
; N/A           ; None        ; -3.588 ns ; B    ; 74163:inst3|f74163:sub|111 ; clk      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 25 12:54:48 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1_1 -c Block1_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block1_2:inst1|74163:inst11|f74163:sub|34" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst11|f74163:sub|134" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst11|f74163:sub|111" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst11|f74163:sub|122" as buffer
    Info: Detected gated clock "Block1_2:inst1|inst6" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst2|f74163:sub|111" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst2|f74163:sub|134" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst2|f74163:sub|34" as buffer
    Info: Detected ripple clock "Block1_2:inst1|74163:inst2|f74163:sub|122" as buffer
    Info: Detected gated clock "Block1_2:inst1|inst17" as buffer
    Info: Detected ripple clock "Block1_2:inst1|inst15" as buffer
    Info: Detected ripple clock "Block1_1:inst|74163:inst|f74163:sub|111" as buffer
    Info: Detected ripple clock "Block1_1:inst|74163:inst|f74163:sub|134" as buffer
    Info: Detected ripple clock "Block1_1:inst|74163:inst|f74163:sub|34" as buffer
    Info: Detected gated clock "Block1_1:inst|inst6" as buffer
    Info: Detected ripple clock "Block1_1:inst|inst13" as buffer
Info: Clock "clk" has Internal fmax of 356.13 MHz between source register "Block1_2:inst1|74163:inst11|f74163:sub|122" and destination register "Block1_2:inst1|74163:inst2|f74163:sub|111" (period= 2.808 ns)
    Info: + Longest register to register delay is 0.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1|74163:inst11|f74163:sub|122'
        Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1|inst6'
        Info: 3: + IC(0.227 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X21_Y1_N6; Fanout = 1; COMB Node = 'Block1_2:inst1|74163:inst2|f74163:sub|110'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 0.966 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1|74163:inst2|f74163:sub|111'
        Info: Total cell delay = 0.480 ns ( 49.69 % )
        Info: Total interconnect delay = 0.486 ns ( 50.31 % )
    Info: - Smallest clock skew is -0.254 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.452 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N11; Fanout = 6; REG Node = 'Block1_1:inst|74163:inst|f74163:sub|111'
            Info: 3: + IC(0.251 ns) + CELL(0.053 ns) = 2.939 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst|inst6'
            Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.606 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst|inst13'
            Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.452 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1|74163:inst2|f74163:sub|111'
            Info: Total cell delay = 2.949 ns ( 45.71 % )
            Info: Total interconnect delay = 3.503 ns ( 54.29 % )
        Info: - Longest clock path from clock "clk" to source register is 6.706 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst|74163:inst|f74163:sub|34'
            Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst|inst6'
            Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst|inst13'
            Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.706 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1|74163:inst11|f74163:sub|122'
            Info: Total cell delay = 3.168 ns ( 47.24 % )
            Info: Total interconnect delay = 3.538 ns ( 52.76 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block1_2:inst1|74163:inst2|f74163:sub|111" and destination pin or register "Block1_2:inst1|inst15" for clock "clk" (Hold time is 969 ps)
    Info: + Largest clock skew is 2.710 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.162 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst|74163:inst|f74163:sub|34'
            Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst|inst6'
            Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst|inst13'
            Info: 5: + IC(1.228 ns) + CELL(0.712 ns) = 6.800 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1|74163:inst11|f74163:sub|122'
            Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1|inst6'
            Info: 7: + IC(0.224 ns) + CELL(0.053 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1|inst17'
            Info: 8: + IC(0.936 ns) + CELL(0.618 ns) = 9.162 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1|inst15'
            Info: Total cell delay = 4.205 ns ( 45.90 % )
            Info: Total interconnect delay = 4.957 ns ( 54.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.452 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N11; Fanout = 6; REG Node = 'Block1_1:inst|74163:inst|f74163:sub|111'
            Info: 3: + IC(0.251 ns) + CELL(0.053 ns) = 2.939 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst|inst6'
            Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.606 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst|inst13'
            Info: 5: + IC(1.228 ns) + CELL(0.618 ns) = 6.452 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1|74163:inst2|f74163:sub|111'
            Info: Total cell delay = 2.949 ns ( 45.71 % )
            Info: Total interconnect delay = 3.503 ns ( 54.29 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'Block1_2:inst1|74163:inst2|f74163:sub|111'
        Info: 2: + IC(0.225 ns) + CELL(0.154 ns) = 0.379 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1|inst17'
        Info: 3: + IC(0.990 ns) + CELL(0.272 ns) = 1.641 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 1; COMB Node = 'Block1_2:inst1|inst15~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.796 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1|inst15'
        Info: Total cell delay = 0.581 ns ( 32.35 % )
        Info: Total interconnect delay = 1.215 ns ( 67.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "74163:inst3|f74163:sub|111" (data pin = "B", clock pin = "clk") is 3.827 ns
    Info: + Longest pin to register delay is 6.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 1; PIN Node = 'B'
        Info: 2: + IC(4.940 ns) + CELL(0.272 ns) = 6.069 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 1; COMB Node = '74163:inst3|f74163:sub|114~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.224 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 4; REG Node = '74163:inst3|f74163:sub|111'
        Info: Total cell delay = 1.284 ns ( 20.63 % )
        Info: Total interconnect delay = 4.940 ns ( 79.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 4; REG Node = '74163:inst3|f74163:sub|111'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
Info: tco from clock "clk" to destination pin "D_ca[4]" through register "Block1_3:inst2|74163:inst2|f74163:sub|134" is 18.541 ns
    Info: + Longest clock path from clock "clk" to source register is 12.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.069 ns) + CELL(0.712 ns) = 2.635 ns; Loc. = LCFF_X7_Y8_N5; Fanout = 6; REG Node = 'Block1_1:inst|74163:inst|f74163:sub|34'
        Info: 3: + IC(0.286 ns) + CELL(0.272 ns) = 3.193 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'Block1_1:inst|inst6'
        Info: 4: + IC(0.955 ns) + CELL(0.712 ns) = 4.860 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 10; REG Node = 'Block1_1:inst|inst13'
        Info: 5: + IC(1.228 ns) + CELL(0.712 ns) = 6.800 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 5; REG Node = 'Block1_2:inst1|74163:inst11|f74163:sub|122'
        Info: 6: + IC(0.259 ns) + CELL(0.272 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 4; COMB Node = 'Block1_2:inst1|inst6'
        Info: 7: + IC(0.224 ns) + CELL(0.053 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'Block1_2:inst1|inst17'
        Info: 8: + IC(0.936 ns) + CELL(0.712 ns) = 9.256 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 3; REG Node = 'Block1_2:inst1|inst15'
        Info: 9: + IC(1.841 ns) + CELL(0.000 ns) = 11.097 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'Block1_2:inst1|inst15~clkctrl'
        Info: 10: + IC(0.680 ns) + CELL(0.618 ns) = 12.395 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 17; REG Node = 'Block1_3:inst2|74163:inst2|f74163:sub|134'
        Info: Total cell delay = 4.917 ns ( 39.67 % )
        Info: Total interconnect delay = 7.478 ns ( 60.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.052 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 17; REG Node = 'Block1_3:inst2|74163:inst2|f74163:sub|134'
        Info: 2: + IC(0.338 ns) + CELL(0.366 ns) = 0.704 ns; Loc. = LCCOMB_X35_Y6_N14; Fanout = 1; COMB Node = 'Block1_3:inst2|74154:inst5|32~11'
        Info: 3: + IC(3.204 ns) + CELL(2.144 ns) = 6.052 ns; Loc. = PIN_L20; Fanout = 0; PIN Node = 'D_ca[4]'
        Info: Total cell delay = 2.510 ns ( 41.47 % )
        Info: Total interconnect delay = 3.542 ns ( 58.53 % )
Info: th for register "74163:inst3|f74163:sub|122" (data pin = "C", clock pin = "clk") is -2.604 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = '74163:inst3|f74163:sub|122'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.240 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; PIN Node = 'C'
        Info: 2: + IC(3.898 ns) + CELL(0.357 ns) = 5.085 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = '74163:inst3|f74163:sub|125~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.240 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = '74163:inst3|f74163:sub|122'
        Info: Total cell delay = 1.342 ns ( 25.61 % )
        Info: Total interconnect delay = 3.898 ns ( 74.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Thu Sep 25 12:54:49 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


