TimeQuest Timing Analyzer report for vga_module_64048060
Thu May 08 17:38:08 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module_64048060                                              ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 194.74 MHz ; 194.74 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 4.865 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; CLK                                            ; 9.858 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.865 ; sync_module:U2|Count_V[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 5.057      ;
; 4.930 ; sync_module:U2|Count_V[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.992      ;
; 5.002 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.917      ;
; 5.011 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.911      ;
; 5.026 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.893      ;
; 5.082 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.840      ;
; 5.148 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.771      ;
; 5.159 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.760      ;
; 5.171 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.748      ;
; 5.172 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.747      ;
; 5.189 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.730      ;
; 5.201 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.718      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.231 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.689      ;
; 5.261 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.658      ;
; 5.291 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.628      ;
; 5.294 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.625      ;
; 5.294 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.628      ;
; 5.304 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.618      ;
; 5.305 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.614      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.307 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.613      ;
; 5.317 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.602      ;
; 5.318 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.601      ;
; 5.335 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.584      ;
; 5.347 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.572      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.376 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.544      ;
; 5.394 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.525      ;
; 5.397 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.522      ;
; 5.400 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.519      ;
; 5.407 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.512      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.409 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.511      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.412 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.508      ;
; 5.424 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.495      ;
; 5.427 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.492      ;
; 5.430 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.489      ;
; 5.437 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.482      ;
; 5.440 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.479      ;
; 5.447 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.475      ;
; 5.451 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.468      ;
; 5.463 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.456      ;
; 5.464 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.455      ;
; 5.467 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 4.455      ;
; 5.481 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.438      ;
; 5.493 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.426      ;
; 5.515 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.404      ;
; 5.515 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.404      ;
; 5.538 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.382      ;
; 5.538 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.382      ;
; 5.538 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.382      ;
; 5.538 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.382      ;
; 5.538 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.382      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.466 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[0]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.514 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.807      ;
; 0.515 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.762 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.780 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.783 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.786 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.877 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.170      ;
; 0.961 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
; 0.964 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 1.054 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.346      ;
; 1.073 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.366      ;
; 1.117 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.151 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.213 ; sync_module:U2|Count_V[9]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.506      ;
; 1.248 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.281 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.284 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.285 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.579      ;
; 1.291 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.300 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.593      ;
; 1.300 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.593      ;
; 1.312 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.605      ;
; 1.319 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.612      ;
; 1.334 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.627      ;
; 1.342 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.634      ;
; 1.388 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.392 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.686      ;
; 1.397 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.868 ; 5.056        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 4.991 ; 4.991        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 5.008 ; 5.008        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.351 ; 6.036 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.729 ; 6.387 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.522 ; 7.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.782 ; 6.466 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.809 ; 7.455 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.265 ; 5.002 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.628 ; 5.339 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.433 ; 5.180 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 5.678 ; 5.414 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.429 ; 5.118 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 210.84 MHz ; 210.84 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 5.257 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; CLK                                            ; 9.855 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.257 ; sync_module:U2|Count_V[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.671      ;
; 5.323 ; sync_module:U2|Count_V[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.605      ;
; 5.387 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.541      ;
; 5.441 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.488      ;
; 5.460 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.468      ;
; 5.475 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.454      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.509 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.420      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.523 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.406      ;
; 5.556 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.373      ;
; 5.567 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.362      ;
; 5.591 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.338      ;
; 5.595 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.334      ;
; 5.601 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.328      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.610 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.319      ;
; 5.630 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.299      ;
; 5.634 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.294      ;
; 5.636 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.292      ;
; 5.663 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.266      ;
; 5.682 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.247      ;
; 5.693 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.236      ;
; 5.702 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.227      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.715 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.214      ;
; 5.717 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.212      ;
; 5.721 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.208      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.723 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.206      ;
; 5.727 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.202      ;
; 5.737 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.192      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.177      ;
; 5.756 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.173      ;
; 5.766 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.162      ;
; 5.774 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.155      ;
; 5.776 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.153      ;
; 5.779 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.149      ;
; 5.789 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.140      ;
; 5.791 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.138      ;
; 5.808 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.121      ;
; 5.813 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.116      ;
; 5.819 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.110      ;
; 5.828 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.101      ;
; 5.830 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.099      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.417 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[0]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.474 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.475 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.705 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.723 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.727 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.815 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.083      ;
; 0.861 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.876 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.937 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.203      ;
; 0.982 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.250      ;
; 1.027 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.036 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.040 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.045 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.050 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.053 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.061 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.111 ; sync_module:U2|Count_V[9]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.379      ;
; 1.121 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.128 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.137 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.143 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.147 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.149 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.160 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.162 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.164 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.167 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.168 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.169 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.172 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.440      ;
; 1.175 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.443      ;
; 1.176 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.442      ;
; 1.180 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.448      ;
; 1.183 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.198 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.466      ;
; 1.220 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.224 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.492      ;
; 1.243 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.243 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.246 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.514      ;
; 1.250 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.259 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.259 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.525      ;
; 1.269 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.537      ;
; 1.271 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.021 ; 5.529 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.388 ; 5.844 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.105 ; 6.476 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.443 ; 5.920 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.292 ; 6.791 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 4.991 ; 4.600 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.345 ; 4.902 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.116 ; 4.700 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 5.397 ; 4.974 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.106 ; 4.637 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 7.847 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 4.798 ; 0.000         ;
; CLK                                            ; 9.423 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.847 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.103      ;
; 7.853 ; sync_module:U2|Count_V[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.097      ;
; 7.860 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.091      ;
; 7.876 ; sync_module:U2|Count_V[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.074      ;
; 7.882 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.069      ;
; 7.925 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.025      ;
; 7.928 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.023      ;
; 7.938 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.013      ;
; 7.942 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.009      ;
; 7.945 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.006      ;
; 7.950 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.001      ;
; 7.963 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.988      ;
; 7.967 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.983      ;
; 7.982 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.969      ;
; 7.988 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.963      ;
; 7.996 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.955      ;
; 8.005 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.946      ;
; 8.006 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.945      ;
; 8.010 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.941      ;
; 8.013 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.938      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.017 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.934      ;
; 8.018 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.933      ;
; 8.027 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.924      ;
; 8.031 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.920      ;
; 8.034 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.917      ;
; 8.034 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.917      ;
; 8.037 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.914      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.043 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.908      ;
; 8.044 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.906      ;
; 8.050 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.901      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.898      ;
; 8.054 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.897      ;
; 8.056 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.895      ;
; 8.059 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.892      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.060 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.891      ;
; 8.063 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.887      ;
; 8.064 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.887      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.068 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.883      ;
; 8.073 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.878      ;
; 8.074 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.877      ;
; 8.076 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.875      ;
; 8.078 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.873      ;
; 8.081 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.870      ;
; 8.086 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.865      ;
; 8.095 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.856      ;
; 8.098 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.853      ;
; 8.098 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.853      ;
; 8.099 ; sync_module:U2|Count_V[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.852      ;
; 8.099 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.852      ;
; 8.101 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.850      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[0]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.207 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.305 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.360 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.371 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.375 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.419 ; sync_module:U2|Count1[0]   ; sync_module:U2|Count1[1]          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.538      ;
; 0.424 ; sync_module:U2|Count_V[5]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.454 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.483 ; sync_module:U2|Count_V[9]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.517 ; sync_module:U2|Count1[1]   ; sync_module:U2|Count_H[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.571 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.690      ;
; 0.583 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.589 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.589 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
+-------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[0]                                             ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count1[1]                                             ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 4.799 ; 4.983        ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 4.979 ; 4.979        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[0]|clk                                                     ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count1[1]|clk                                                     ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 5.020 ; 5.020        ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.751 ; 2.828 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.924 ; 3.017 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 3.216 ; 3.325 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.954 ; 3.071 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.381 ; 3.390 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.282 ; 2.335 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.448 ; 2.516 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.364 ; 2.422 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.477 ; 2.568 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.361 ; 2.400 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                           ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 4.865 ; 0.187 ; N/A      ; N/A     ; 4.718               ;
;  CLK                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 4.865 ; 0.187 ; N/A      ; N/A     ; 4.718               ;
; Design-wide TNS                                 ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.351 ; 6.036 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.729 ; 6.387 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.522 ; 7.164 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.782 ; 6.466 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.809 ; 7.455 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.282 ; 2.335 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.448 ; 2.516 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.364 ; 2.422 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.477 ; 2.568 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.361 ; 2.400 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------+
; Input Transition Times                                  ;
+------+--------------+-----------------+-----------------+
; Pin  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------+--------------+-----------------+-----------------+
; RSTn ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 634      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 634      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 08 17:38:06 2014
Info: Command: quartus_sta vga_module_64048060 -c vga_module_64048060
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module_64048060.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 4.865
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.865         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.453
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.453         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 4.718
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.718         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.858         0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 5.257
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.257         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.401
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.401         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 4.718
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.718         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.855         0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 7.847
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.847         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.187
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.187         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 4.798
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.798         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.423         0.000 CLK 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 368 megabytes
    Info: Processing ended: Thu May 08 17:38:08 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


