#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 13 15:33:54 2024
# Process ID: 16476
# Current directory: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1
# Command line: vivado.exe -log add_BCD.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source add_BCD.tcl -notrace
# Log file: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1/add_BCD.vdi
# Journal file: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source add_BCD.tcl -notrace
