// Seed: 3743680826
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9
);
  logic id_11;
  ;
  assign id_3 = {-1, id_1};
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    output wor id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_4,
      id_8,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
