{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDED244F510C",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../axi4lite_part_b.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi4lite_dadda_master_0": "",
      "vio_0": "",
      "ila_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axi4lite_dadda_master_0": {
        "vlnv": "xilinx.com:module_ref:axi4lite_dadda_master:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_axi4lite_dadda_master_0_0",
        "xci_path": "ip\\design_1_axi4lite_dadda_master_0_0\\design_1_axi4lite_dadda_master_0_0.xci",
        "inst_hier_path": "axi4lite_dadda_master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4lite_dadda_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "15",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "address_space_ref": "s_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x00007FFF",
              "width": "15"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axi_aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "s_axi": {
              "range": "32K",
              "width": "15"
            }
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../axilitedata.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "axi4lite_dadda_master_0_s_axi_araddr": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_araddr",
          "axi_bram_ctrl_0/s_axi_araddr"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_arvalid": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_arvalid",
          "axi_bram_ctrl_0/s_axi_arvalid"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_awaddr": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_awaddr",
          "axi_bram_ctrl_0/s_axi_awaddr"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_awvalid": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_awvalid",
          "axi_bram_ctrl_0/s_axi_awvalid"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_bready": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_bready",
          "axi_bram_ctrl_0/s_axi_bready"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_rready": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_rready",
          "axi_bram_ctrl_0/s_axi_rready"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_wdata": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_wdata",
          "axi_bram_ctrl_0/s_axi_wdata"
        ]
      },
      "axi4lite_dadda_master_0_s_axi_wvalid": {
        "ports": [
          "axi4lite_dadda_master_0/s_axi_wvalid",
          "axi_bram_ctrl_0/s_axi_wvalid"
        ]
      },
      "axi_bram_ctrl_0_bram_addr_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_addr_a",
          "blk_mem_gen_0/addra"
        ]
      },
      "axi_bram_ctrl_0_bram_clk_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_clk_a",
          "blk_mem_gen_0/clka"
        ]
      },
      "axi_bram_ctrl_0_bram_en_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_en_a",
          "blk_mem_gen_0/ena"
        ]
      },
      "axi_bram_ctrl_0_bram_rst_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_rst_a",
          "blk_mem_gen_0/rsta"
        ]
      },
      "axi_bram_ctrl_0_bram_we_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_we_a",
          "blk_mem_gen_0/wea"
        ]
      },
      "axi_bram_ctrl_0_bram_wrdata_a": {
        "ports": [
          "axi_bram_ctrl_0/bram_wrdata_a",
          "blk_mem_gen_0/dina",
          "ila_0/probe0",
          "vio_0/probe_in0"
        ]
      },
      "axi_bram_ctrl_0_s_axi_arready": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_arready",
          "axi4lite_dadda_master_0/s_axi_arready"
        ]
      },
      "axi_bram_ctrl_0_s_axi_awready": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_awready",
          "ila_0/probe1",
          "axi4lite_dadda_master_0/s_axi_awready"
        ]
      },
      "axi_bram_ctrl_0_s_axi_bvalid": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_bvalid",
          "axi4lite_dadda_master_0/s_axi_bvalid"
        ]
      },
      "axi_bram_ctrl_0_s_axi_rdata": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_rdata",
          "axi4lite_dadda_master_0/s_axi_rdata"
        ]
      },
      "axi_bram_ctrl_0_s_axi_rvalid": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_rvalid",
          "axi4lite_dadda_master_0/s_axi_rvalid"
        ]
      },
      "axi_bram_ctrl_0_s_axi_wready": {
        "ports": [
          "axi_bram_ctrl_0/s_axi_wready",
          "axi4lite_dadda_master_0/s_axi_wready"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "axi_bram_ctrl_0/bram_rddata_a"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_bram_ctrl_0/s_axi_aclk",
          "ila_0/clk",
          "vio_0/clk",
          "axi4lite_dadda_master_0/s_axi_aclk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi4lite_dadda_master_0/s_axi_aresetn"
        ]
      }
    }
  }
}