<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1202' type='llvm::ISD::NodeType llvm::ISD::getVecReduceBaseOpcode(unsigned int VecReduceOpcode)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1200'>/// Get underlying scalar opcode for VECREDUCE opcode.
/// For example ISD::AND for ISD::VECREDUCE_AND.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='870' u='c' c='_ZN4llvm16DAGTypeLegalizer28ScalarizeVecOp_VECREDUCE_SEQEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2253' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecOp_VECREDUCEEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5000' u='c' c='_ZN4llvm16DAGTypeLegalizer20WidenVecOp_VECREDUCEEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5026' u='c' c='_ZN4llvm16DAGTypeLegalizer24WidenVecOp_VECREDUCE_SEQEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='364' ll='397' type='ISD::NodeType llvm::ISD::getVecReduceBaseOpcode(unsigned int VecReduceOpcode)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8263' u='c' c='_ZNK4llvm14TargetLowering15expandVecReduceEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8319' u='c' c='_ZNK4llvm14TargetLowering18expandVecReduceSeqEPNS_6SDNodeERNS_12SelectionDAGE'/>
