// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SE110F1152I4 Package FBGA1152
// 

//
// This file contains Fast Corner delays for the design using part EP3SE110F1152I4,
// with speed grade M, core voltage 1.1V, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Receiver")
  (DATE "05/27/2019 21:33:08")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_pll")
    (INSTANCE Clock_management_1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT fbin (929:929:929) (929:929:929))
        (PORT inclk[0] (1201:1201:1201) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1564:1564:1564) (1482:1482:1482))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (245:245:245) (247:247:247))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (267:267:267) (270:270:270))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (354:354:354))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (145:145:145))
        (PORT datac (282:282:282) (266:266:266))
        (PORT datad (403:403:403) (393:393:393))
        (PORT dataf (345:345:345) (356:356:356))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1329:1329:1329))
        (PORT datab (369:369:369) (352:352:352))
        (PORT datac (130:130:130) (136:136:136))
        (PORT datad (285:285:285) (275:275:275))
        (PORT dataf (294:294:294) (294:294:294))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1320:1320:1320))
        (PORT datab (1645:1645:1645) (1563:1563:1563))
        (PORT datac (374:374:374) (379:379:379))
        (PORT dataf (126:126:126) (132:132:132))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (234:234:234))
        (PORT datab (54:54:54) (69:69:69))
        (PORT datac (60:60:60) (75:75:75))
        (PORT dataf (90:90:90) (102:102:102))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (185:185:185))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (187:187:187) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1320:1320:1320))
        (PORT dataf (229:229:229) (223:223:223))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (176:176:176))
        (PORT datab (171:171:171) (166:166:166))
        (PORT datac (173:173:173) (174:174:174))
        (PORT datad (162:162:162) (155:155:155))
        (PORT dataf (145:145:145) (140:140:140))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (365:365:365) (327:327:327))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (168:168:168) (166:166:166))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (146:146:146))
        (PORT datab (159:159:159) (161:161:161))
        (PORT datac (167:167:167) (168:168:168))
        (PORT datad (150:150:150) (149:149:149))
        (PORT dataf (154:154:154) (162:162:162))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (365:365:365) (327:327:327))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (259:259:259) (262:262:262))
        (PORT ena (359:359:359) (321:321:321))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (72:72:72) (85:85:85))
        (PORT datab (98:98:98) (108:108:108))
        (PORT datac (129:129:129) (129:129:129))
        (PORT datad (125:125:125) (123:123:123))
        (PORT dataf (87:87:87) (97:97:97))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (153:153:153))
        (PORT datab (173:173:173) (169:169:169))
        (PORT datac (175:175:175) (177:177:177))
        (PORT datad (164:164:164) (158:158:158))
        (PORT dataf (177:177:177) (174:174:174))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (261:261:261) (271:271:271))
        (PORT ena (359:359:359) (321:321:321))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (72:72:72) (85:85:85))
        (PORT datab (98:98:98) (108:108:108))
        (PORT datac (132:132:132) (129:129:129))
        (PORT datad (80:80:80) (88:88:88))
        (PORT dataf (1554:1554:1554) (1457:1457:1457))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (181:181:181))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (285:285:285) (296:296:296))
        (PORT clrn (1068:1068:1068) (1025:1025:1025))
        (PORT sload (374:374:374) (333:333:333))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (273:273:273) (281:281:281))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (374:374:374) (390:390:390))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (269:269:269) (280:280:280))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (273:273:273))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (422:422:422) (421:421:421))
        (PORT sclr (561:561:561) (544:544:544))
        (PORT sload (375:375:375) (303:303:303))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (406:406:406) (407:407:407))
        (PORT sclr (561:561:561) (544:544:544))
        (PORT sload (375:375:375) (303:303:303))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (416:416:416) (415:415:415))
        (PORT sclr (561:561:561) (544:544:544))
        (PORT sload (375:375:375) (303:303:303))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (408:408:408) (409:409:409))
        (PORT sclr (561:561:561) (544:544:544))
        (PORT sload (375:375:375) (303:303:303))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (414:414:414) (415:415:415))
        (PORT sclr (561:561:561) (544:544:544))
        (PORT sload (375:375:375) (303:303:303))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1058:1058:1058) (1014:1014:1014))
        (PORT sclr (504:504:504) (463:463:463))
        (PORT ena (655:655:655) (613:613:613))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (315:315:315) (328:328:328))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (494:494:494) (469:469:469))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (255:255:255) (265:265:265))
        (PORT sload (586:586:586) (522:522:522))
        (PORT ena (799:799:799) (788:788:788))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (275:275:275) (283:283:283))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT asdata (507:507:507) (500:500:500))
        (PORT clrn (1073:1073:1073) (1029:1029:1029))
        (PORT sclr (506:506:506) (464:464:464))
        (PORT ena (752:752:752) (718:718:718))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (646:646:646))
        (IOPATH datab sumout (432:432:432) (405:405:405))
        (IOPATH datab cout (322:322:322) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT asdata (205:205:205) (194:194:194))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (128:128:128))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (395:395:395) (395:395:395))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (131:131:131))
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (395:395:395) (395:395:395))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (231:231:231) (236:236:236))
        (IOPATH datac sumout (342:342:342) (323:323:323))
        (IOPATH datac cout (245:245:245) (245:245:245))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (225:225:225) (217:217:217))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (249:249:249) (243:243:243))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataf (169:169:169) (173:173:173))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (173:173:173))
        (IOPATH datab sumout (432:432:432) (405:405:405))
        (IOPATH datab cout (322:322:322) (322:322:322))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (169:169:169) (173:173:173))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (234:234:234))
        (IOPATH datab sumout (432:432:432) (405:405:405))
        (IOPATH datab cout (322:322:322) (322:322:322))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (163:163:163))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (227:227:227) (232:232:232))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (166:166:166))
        (IOPATH datac sumout (342:342:342) (323:323:323))
        (IOPATH datac cout (359:359:359) (359:359:359))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (74:74:74) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataf (158:158:158) (160:160:160))
        (IOPATH dataf sumout (302:302:302) (271:271:271))
        (IOPATH dataf cout (191:191:191) (191:191:191))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (180:180:180))
        (IOPATH dataa sumout (436:436:436) (403:403:403))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (308:308:308) (318:318:318))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (314:314:314) (305:305:305))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (412:412:412) (408:408:408))
        (PORT sclr (569:569:569) (518:518:518))
        (PORT sload (379:379:379) (308:308:308))
        (PORT ena (389:389:389) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (303:303:303) (314:314:314))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (259:259:259) (269:269:269))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (382:382:382) (391:391:391))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (274:274:274))
        (PORT sload (586:586:586) (522:522:522))
        (PORT ena (799:799:799) (788:788:788))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (274:274:274))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (319:319:319) (329:329:329))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT asdata (209:209:209) (199:199:199))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (494:494:494) (469:469:469))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (548:548:548) (553:553:553))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sclr (780:780:780) (746:746:746))
        (PORT ena (469:469:469) (434:434:434))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (274:274:274))
        (PORT sload (586:586:586) (522:522:522))
        (PORT ena (799:799:799) (788:788:788))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (274:274:274) (281:281:281))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (311:311:311) (323:323:323))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT asdata (462:462:462) (454:454:454))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT sclr (485:485:485) (442:442:442))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (274:274:274))
        (PORT sload (586:586:586) (522:522:522))
        (PORT ena (799:799:799) (788:788:788))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (374:374:374) (384:384:384))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT asdata (589:589:589) (580:580:580))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT sclr (485:485:485) (442:442:442))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (273:273:273))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (261:261:261) (271:271:271))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (313:313:313) (320:320:320))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (494:494:494) (469:469:469))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (761:761:761) (741:741:741))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (272:272:272))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (376:376:376) (393:393:393))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (244:244:244) (241:241:241))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (273:273:273))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (263:263:263) (274:274:274))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (304:304:304) (317:317:317))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (494:494:494) (469:469:469))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (256:256:256) (266:266:266))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (272:272:272))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (319:319:319) (330:330:330))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (241:241:241) (238:238:238))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (761:761:761) (741:741:741))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (275:275:275) (284:284:284))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (275:275:275) (285:285:285))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (526:526:526) (539:539:539))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (489:489:489) (459:459:459))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (240:240:240) (237:237:237))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (273:273:273) (282:282:282))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (300:300:300) (310:310:310))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (439:439:439) (443:443:443))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT sclr (740:740:740) (695:695:695))
        (PORT ena (761:761:761) (741:741:741))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (271:271:271) (278:278:278))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (269:269:269) (280:280:280))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (539:539:539) (544:544:544))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (243:243:243) (236:236:236))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (297:297:297) (310:310:310))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (267:267:267) (274:274:274))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (403:403:403) (412:412:412))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT sclr (659:659:659) (618:618:618))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (290:290:290) (300:300:300))
        (PORT sload (564:564:564) (505:505:505))
        (PORT ena (808:808:808) (798:798:798))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (272:272:272) (280:280:280))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (316:316:316) (322:322:322))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (308:308:308) (315:315:315))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (267:267:267) (275:275:275))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (309:309:309) (315:315:315))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (272:272:272) (279:279:279))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (260:260:260) (270:270:270))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (394:394:394) (416:416:416))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (274:274:274))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (269:269:269) (276:276:276))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (317:317:317) (322:322:322))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (352:352:352) (359:359:359))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (441:441:441) (453:453:453))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT sload (492:492:492) (449:449:449))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (371:371:371) (388:388:388))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT sload (396:396:396) (350:350:350))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (299:299:299) (312:312:312))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (262:262:262) (271:271:271))
        (PORT clrn (1077:1077:1077) (1034:1034:1034))
        (PORT sload (625:625:625) (586:586:586))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (409:409:409) (426:426:426))
        (PORT clrn (1068:1068:1068) (1025:1025:1025))
        (PORT sload (374:374:374) (333:333:333))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (353:353:353) (365:365:365))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (538:538:538) (550:550:550))
        (PORT clrn (1077:1077:1077) (1034:1034:1034))
        (PORT sload (625:625:625) (586:586:586))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (381:381:381) (396:396:396))
        (PORT clrn (1068:1068:1068) (1025:1025:1025))
        (PORT sload (374:374:374) (333:333:333))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1141:1141:1141))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (263:263:263) (272:272:272))
        (PORT sload (693:693:693) (644:644:644))
        (PORT ena (1092:1092:1092) (1070:1070:1070))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (274:274:274))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (279:279:279))
        (PORT sload (433:433:433) (383:383:383))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (362:362:362) (376:376:376))
        (PORT d[1] (449:449:449) (452:452:452))
        (PORT d[2] (472:472:472) (475:475:475))
        (PORT d[3] (445:445:445) (443:443:443))
        (PORT clk (1204:1204:1204) (1157:1157:1157))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (499:499:499) (512:512:512))
        (PORT d[1] (502:502:502) (531:531:531))
        (PORT d[2] (521:521:521) (538:538:538))
        (PORT d[3] (1238:1238:1238) (1308:1308:1308))
        (PORT d[4] (820:820:820) (840:840:840))
        (PORT d[5] (579:579:579) (614:614:614))
        (PORT d[6] (445:445:445) (451:451:451))
        (PORT d[7] (904:904:904) (964:964:964))
        (PORT d[8] (540:540:540) (551:551:551))
        (PORT d[9] (494:494:494) (509:509:509))
        (PORT d[10] (379:379:379) (413:413:413))
        (PORT clk (1146:1146:1146) (1116:1116:1116))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (620:620:620) (646:646:646))
        (PORT clk (1138:1138:1138) (1101:1101:1101))
        (PORT ena (753:753:753) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1157:1157:1157))
        (PORT d[0] (753:753:753) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1158:1158:1158))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1158:1158:1158))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1158:1158:1158))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (529:529:529) (551:551:551))
        (PORT d[1] (858:858:858) (880:880:880))
        (PORT d[2] (804:804:804) (844:844:844))
        (PORT d[3] (902:902:902) (942:942:942))
        (PORT d[4] (576:576:576) (577:577:577))
        (PORT d[5] (701:701:701) (729:729:729))
        (PORT d[6] (742:742:742) (763:763:763))
        (PORT d[7] (793:793:793) (836:836:836))
        (PORT d[8] (523:523:523) (543:543:543))
        (PORT d[9] (518:518:518) (530:530:530))
        (PORT d[10] (863:863:863) (893:893:893))
        (PORT clk (1137:1137:1137) (1102:1102:1102))
        (PORT ena (1299:1299:1299) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1102:1102:1102))
        (PORT d[0] (1299:1299:1299) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (260:260:260) (269:269:269))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (231:231:231) (225:225:225))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (240:240:240) (232:232:232))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (228:228:228) (223:223:223))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (237:237:237) (230:230:230))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (233:233:233) (228:228:228))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (225:225:225) (221:221:221))
        (PORT sclr (370:370:370) (352:352:352))
        (PORT sload (378:378:378) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (499:499:499) (461:461:461))
        (PORT ena (475:475:475) (446:446:446))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (273:273:273))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (395:395:395) (395:395:395))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (74:74:74) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (267:267:267) (276:276:276))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (298:298:298) (308:308:308))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (207:207:207) (212:212:212))
        (PORT d[1] (204:204:204) (209:209:209))
        (PORT d[2] (207:207:207) (212:212:212))
        (PORT d[3] (203:203:203) (208:208:208))
        (PORT clk (1219:1219:1219) (1170:1170:1170))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (867:867:867))
        (PORT d[1] (962:962:962) (990:990:990))
        (PORT d[2] (989:989:989) (1032:1032:1032))
        (PORT d[3] (1076:1076:1076) (1137:1137:1137))
        (PORT d[4] (998:998:998) (1054:1054:1054))
        (PORT d[5] (679:679:679) (722:722:722))
        (PORT d[6] (725:725:725) (763:763:763))
        (PORT d[7] (745:745:745) (779:779:779))
        (PORT d[8] (749:749:749) (798:798:798))
        (PORT d[9] (938:938:938) (974:974:974))
        (PORT d[10] (732:732:732) (761:761:761))
        (PORT clk (1161:1161:1161) (1129:1129:1129))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1085:1085:1085))
        (PORT clk (1153:1153:1153) (1114:1114:1114))
        (PORT ena (1179:1179:1179) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1170:1170:1170))
        (PORT d[0] (1179:1179:1179) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (918:918:918))
        (PORT d[1] (864:864:864) (912:912:912))
        (PORT d[2] (867:867:867) (907:907:907))
        (PORT d[3] (904:904:904) (939:939:939))
        (PORT d[4] (834:834:834) (860:860:860))
        (PORT d[5] (808:808:808) (845:845:845))
        (PORT d[6] (829:829:829) (864:864:864))
        (PORT d[7] (909:909:909) (966:966:966))
        (PORT d[8] (813:813:813) (865:865:865))
        (PORT d[9] (842:842:842) (876:876:876))
        (PORT d[10] (879:879:879) (908:908:908))
        (PORT clk (1153:1153:1153) (1114:1114:1114))
        (PORT ena (1288:1288:1288) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1114:1114:1114))
        (PORT d[0] (1288:1288:1288) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (273:273:273) (281:281:281))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (272:272:272))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (267:267:267) (275:275:275))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (297:297:297) (316:316:316))
        (PORT d[1] (301:301:301) (311:311:311))
        (PORT d[2] (205:205:205) (210:210:210))
        (PORT d[3] (207:207:207) (212:212:212))
        (PORT clk (1218:1218:1218) (1168:1168:1168))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (659:659:659) (677:677:677))
        (PORT d[1] (1162:1162:1162) (1176:1176:1176))
        (PORT d[2] (1186:1186:1186) (1212:1212:1212))
        (PORT d[3] (1037:1037:1037) (1086:1086:1086))
        (PORT d[4] (1191:1191:1191) (1232:1232:1232))
        (PORT d[5] (703:703:703) (743:743:743))
        (PORT d[6] (995:995:995) (1034:1034:1034))
        (PORT d[7] (705:705:705) (744:744:744))
        (PORT d[8] (943:943:943) (982:982:982))
        (PORT d[9] (903:903:903) (947:947:947))
        (PORT d[10] (648:648:648) (707:707:707))
        (PORT clk (1160:1160:1160) (1127:1127:1127))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1235:1235:1235))
        (PORT clk (1152:1152:1152) (1112:1112:1112))
        (PORT ena (1321:1321:1321) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1168:1168:1168))
        (PORT d[0] (1321:1321:1321) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1071:1071:1071))
        (PORT d[1] (1087:1087:1087) (1141:1141:1141))
        (PORT d[2] (1059:1059:1059) (1092:1092:1092))
        (PORT d[3] (1055:1055:1055) (1088:1088:1088))
        (PORT d[4] (897:897:897) (923:923:923))
        (PORT d[5] (781:781:781) (822:822:822))
        (PORT d[6] (972:972:972) (1013:1013:1013))
        (PORT d[7] (1065:1065:1065) (1112:1112:1112))
        (PORT d[8] (1015:1015:1015) (1051:1051:1051))
        (PORT d[9] (1059:1059:1059) (1086:1086:1086))
        (PORT d[10] (846:846:846) (880:880:880))
        (PORT clk (1151:1151:1151) (1113:1113:1113))
        (PORT ena (1508:1508:1508) (1511:1511:1511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1113:1113:1113))
        (PORT d[0] (1508:1508:1508) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (277:277:277) (285:285:285))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (257:257:257) (267:267:267))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (274:274:274))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (257:257:257) (267:267:267))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (446:446:446) (453:453:453))
        (PORT d[1] (335:335:335) (347:347:347))
        (PORT d[2] (444:444:444) (450:450:450))
        (PORT d[3] (464:464:464) (466:466:466))
        (PORT clk (1216:1216:1216) (1167:1167:1167))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (794:794:794))
        (PORT d[1] (688:688:688) (700:700:700))
        (PORT d[2] (846:846:846) (876:876:876))
        (PORT d[3] (1051:1051:1051) (1117:1117:1117))
        (PORT d[4] (802:802:802) (826:826:826))
        (PORT d[5] (655:655:655) (704:704:704))
        (PORT d[6] (522:522:522) (535:535:535))
        (PORT d[7] (721:721:721) (766:766:766))
        (PORT d[8] (603:603:603) (623:623:623))
        (PORT d[9] (544:544:544) (567:567:567))
        (PORT d[10] (500:500:500) (515:515:515))
        (PORT clk (1158:1158:1158) (1126:1126:1126))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (841:841:841))
        (PORT clk (1150:1150:1150) (1111:1111:1111))
        (PORT ena (942:942:942) (941:941:941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1167:1167:1167))
        (PORT d[0] (942:942:942) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (613:613:613) (641:641:641))
        (PORT d[1] (619:619:619) (645:645:645))
        (PORT d[2] (619:619:619) (650:650:650))
        (PORT d[3] (585:585:585) (612:612:612))
        (PORT d[4] (636:636:636) (643:643:643))
        (PORT d[5] (753:753:753) (787:787:787))
        (PORT d[6] (585:585:585) (621:621:621))
        (PORT d[7] (652:652:652) (698:698:698))
        (PORT d[8] (599:599:599) (636:636:636))
        (PORT d[9] (821:821:821) (838:838:838))
        (PORT d[10] (639:639:639) (665:665:665))
        (PORT clk (1150:1150:1150) (1111:1111:1111))
        (PORT ena (1242:1242:1242) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1111:1111:1111))
        (PORT d[0] (1242:1242:1242) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (274:274:274))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (259:259:259) (269:269:269))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (271:271:271) (280:280:280))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (354:354:354) (370:370:370))
        (PORT d[1] (418:418:418) (419:419:419))
        (PORT d[2] (353:353:353) (378:378:378))
        (PORT d[3] (353:353:353) (377:377:377))
        (PORT clk (1217:1217:1217) (1168:1168:1168))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (321:321:321) (328:328:328))
        (PORT d[1] (851:851:851) (888:888:888))
        (PORT d[2] (996:996:996) (1056:1056:1056))
        (PORT d[3] (1130:1130:1130) (1199:1199:1199))
        (PORT d[4] (769:769:769) (830:830:830))
        (PORT d[5] (727:727:727) (771:771:771))
        (PORT d[6] (488:488:488) (538:538:538))
        (PORT d[7] (679:679:679) (722:722:722))
        (PORT d[8] (511:511:511) (542:542:542))
        (PORT d[9] (846:846:846) (888:888:888))
        (PORT d[10] (452:452:452) (502:502:502))
        (PORT clk (1159:1159:1159) (1127:1127:1127))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (833:833:833))
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (PORT ena (936:936:936) (933:933:933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1168:1168:1168))
        (PORT d[0] (936:936:936) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (624:624:624) (685:685:685))
        (PORT d[1] (621:621:621) (672:672:672))
        (PORT d[2] (630:630:630) (661:661:661))
        (PORT d[3] (610:610:610) (635:635:635))
        (PORT d[4] (605:605:605) (638:638:638))
        (PORT d[5] (791:791:791) (827:827:827))
        (PORT d[6] (600:600:600) (648:648:648))
        (PORT d[7] (702:702:702) (735:735:735))
        (PORT d[8] (732:732:732) (776:776:776))
        (PORT d[9] (619:619:619) (652:652:652))
        (PORT d[10] (600:600:600) (643:643:643))
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (PORT ena (1048:1048:1048) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1112:1112:1112))
        (PORT d[0] (1048:1048:1048) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (272:272:272) (279:279:279))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (277:277:277))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (482:482:482) (502:502:502))
        (PORT clrn (1065:1065:1065) (1022:1022:1022))
        (PORT sload (820:820:820) (760:760:760))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (273:273:273))
        (PORT clrn (1083:1083:1083) (1041:1041:1041))
        (PORT sload (715:715:715) (655:655:655))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (469:469:469) (475:475:475))
        (PORT d[1] (575:575:575) (581:581:581))
        (PORT d[2] (469:469:469) (473:473:473))
        (PORT d[3] (408:408:408) (437:437:437))
        (PORT clk (1222:1222:1222) (1177:1177:1177))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (524:524:524) (530:530:530))
        (PORT d[1] (758:758:758) (779:779:779))
        (PORT d[2] (762:762:762) (787:787:787))
        (PORT d[3] (716:716:716) (743:743:743))
        (PORT d[4] (1190:1190:1190) (1234:1234:1234))
        (PORT d[5] (648:648:648) (698:698:698))
        (PORT d[6] (864:864:864) (906:906:906))
        (PORT d[7] (794:794:794) (840:840:840))
        (PORT d[8] (625:625:625) (647:647:647))
        (PORT d[9] (622:622:622) (653:653:653))
        (PORT d[10] (819:819:819) (850:850:850))
        (PORT clk (1164:1164:1164) (1136:1136:1136))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (583:583:583) (615:615:615))
        (PORT clk (1156:1156:1156) (1121:1121:1121))
        (PORT ena (716:716:716) (715:715:715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1177:1177:1177))
        (PORT d[0] (716:716:716) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1178:1178:1178))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (706:706:706))
        (PORT d[1] (539:539:539) (551:551:551))
        (PORT d[2] (542:542:542) (562:562:562))
        (PORT d[3] (663:663:663) (687:687:687))
        (PORT d[4] (520:520:520) (533:533:533))
        (PORT d[5] (653:653:653) (678:678:678))
        (PORT d[6] (659:659:659) (690:690:690))
        (PORT d[7] (438:438:438) (476:476:476))
        (PORT d[8] (527:527:527) (551:551:551))
        (PORT d[9] (538:538:538) (557:557:557))
        (PORT d[10] (663:663:663) (690:690:690))
        (PORT clk (1154:1154:1154) (1120:1120:1120))
        (PORT ena (889:889:889) (883:883:883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1120:1120:1120))
        (PORT d[0] (889:889:889) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (272:272:272))
        (PORT clrn (1083:1083:1083) (1041:1041:1041))
        (PORT sload (715:715:715) (655:655:655))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (266:266:266) (273:273:273))
        (PORT clrn (1083:1083:1083) (1041:1041:1041))
        (PORT sload (715:715:715) (655:655:655))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (273:273:273))
        (PORT clrn (1083:1083:1083) (1041:1041:1041))
        (PORT sload (715:715:715) (655:655:655))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (433:433:433) (445:445:445))
        (PORT clrn (1083:1083:1083) (1041:1041:1041))
        (PORT sload (715:715:715) (655:655:655))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (610:610:610) (635:635:635))
        (PORT d[1] (610:610:610) (617:617:617))
        (PORT d[2] (614:614:614) (631:631:631))
        (PORT d[3] (310:310:310) (330:330:330))
        (PORT clk (1206:1206:1206) (1160:1160:1160))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (750:750:750))
        (PORT d[1] (909:909:909) (936:936:936))
        (PORT d[2] (1123:1123:1123) (1160:1160:1160))
        (PORT d[3] (999:999:999) (1057:1057:1057))
        (PORT d[4] (713:713:713) (762:762:762))
        (PORT d[5] (695:695:695) (730:730:730))
        (PORT d[6] (431:431:431) (470:470:470))
        (PORT d[7] (807:807:807) (867:867:867))
        (PORT d[8] (466:466:466) (480:480:480))
        (PORT d[9] (663:663:663) (699:699:699))
        (PORT d[10] (409:409:409) (450:450:450))
        (PORT clk (1148:1148:1148) (1119:1119:1119))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (837:837:837))
        (PORT clk (1140:1140:1140) (1104:1104:1104))
        (PORT ena (963:963:963) (937:937:937))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1160:1160:1160))
        (PORT d[0] (963:963:963) (937:937:937))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1161:1161:1161))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1161:1161:1161))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1161:1161:1161))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (576:576:576) (605:605:605))
        (PORT d[1] (770:770:770) (806:806:806))
        (PORT d[2] (583:583:583) (607:607:607))
        (PORT d[3] (886:886:886) (934:934:934))
        (PORT d[4] (554:554:554) (584:584:584))
        (PORT d[5] (741:741:741) (768:768:768))
        (PORT d[6] (547:547:547) (590:590:590))
        (PORT d[7] (645:645:645) (674:674:674))
        (PORT d[8] (564:564:564) (588:588:588))
        (PORT d[9] (574:574:574) (593:593:593))
        (PORT d[10] (786:786:786) (851:851:851))
        (PORT clk (1139:1139:1139) (1104:1104:1104))
        (PORT ena (1279:1279:1279) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1104:1104:1104))
        (PORT d[0] (1279:1279:1279) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (269:269:269) (280:280:280))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (275:275:275))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (267:267:267) (276:276:276))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (275:275:275))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (298:298:298) (316:316:316))
        (PORT d[1] (304:304:304) (323:323:323))
        (PORT d[2] (599:599:599) (602:602:602))
        (PORT d[3] (435:435:435) (468:468:468))
        (PORT clk (1201:1201:1201) (1154:1154:1154))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (548:548:548))
        (PORT d[1] (954:954:954) (996:996:996))
        (PORT d[2] (718:718:718) (725:725:725))
        (PORT d[3] (581:581:581) (609:609:609))
        (PORT d[4] (507:507:507) (536:536:536))
        (PORT d[5] (216:216:216) (228:228:228))
        (PORT d[6] (214:214:214) (225:225:225))
        (PORT d[7] (280:280:280) (290:290:290))
        (PORT d[8] (903:903:903) (964:964:964))
        (PORT d[9] (452:452:452) (463:463:463))
        (PORT d[10] (220:220:220) (234:234:234))
        (PORT clk (1143:1143:1143) (1113:1113:1113))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (557:557:557) (573:573:573))
        (PORT clk (1135:1135:1135) (1098:1098:1098))
        (PORT ena (690:690:690) (673:673:673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1154:1154:1154))
        (PORT d[0] (690:690:690) (673:673:673))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1155:1155:1155))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1155:1155:1155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1155:1155:1155))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1155:1155:1155))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (359:359:359) (374:374:374))
        (PORT d[1] (827:827:827) (865:865:865))
        (PORT d[2] (367:367:367) (381:381:381))
        (PORT d[3] (359:359:359) (371:371:371))
        (PORT d[4] (377:377:377) (393:393:393))
        (PORT d[5] (398:398:398) (408:408:408))
        (PORT d[6] (372:372:372) (389:389:389))
        (PORT d[7] (889:889:889) (905:905:905))
        (PORT d[8] (409:409:409) (440:440:440))
        (PORT d[9] (840:840:840) (894:894:894))
        (PORT d[10] (367:367:367) (387:387:387))
        (PORT clk (1134:1134:1134) (1099:1099:1099))
        (PORT ena (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1099:1099:1099))
        (PORT d[0] (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1100:1100:1100))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1100:1100:1100))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1100:1100:1100))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (273:273:273) (282:282:282))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (292:292:292) (300:300:300))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (264:264:264) (272:272:272))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (269:269:269) (277:277:277))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (547:547:547))
        (PORT d[1] (594:594:594) (597:597:597))
        (PORT d[2] (401:401:401) (402:402:402))
        (PORT d[3] (411:411:411) (412:412:412))
        (PORT clk (1218:1218:1218) (1172:1172:1172))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (601:601:601))
        (PORT d[1] (571:571:571) (608:608:608))
        (PORT d[2] (601:601:601) (624:624:624))
        (PORT d[3] (553:553:553) (593:593:593))
        (PORT d[4] (851:851:851) (880:880:880))
        (PORT d[5] (588:588:588) (623:623:623))
        (PORT d[6] (921:921:921) (985:985:985))
        (PORT d[7] (733:733:733) (754:754:754))
        (PORT d[8] (546:546:546) (560:560:560))
        (PORT d[9] (818:818:818) (846:846:846))
        (PORT d[10] (884:884:884) (935:935:935))
        (PORT clk (1160:1160:1160) (1131:1131:1131))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (543:543:543) (555:555:555))
        (PORT clk (1152:1152:1152) (1116:1116:1116))
        (PORT ena (676:676:676) (655:655:655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1172:1172:1172))
        (PORT d[0] (676:676:676) (655:655:655))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (615:615:615))
        (PORT d[1] (463:463:463) (466:466:466))
        (PORT d[2] (463:463:463) (471:471:471))
        (PORT d[3] (599:599:599) (609:609:609))
        (PORT d[4] (459:459:459) (465:465:465))
        (PORT d[5] (756:756:756) (770:770:770))
        (PORT d[6] (740:740:740) (762:762:762))
        (PORT d[7] (380:380:380) (412:412:412))
        (PORT d[8] (462:462:462) (474:474:474))
        (PORT d[9] (466:466:466) (471:471:471))
        (PORT d[10] (1024:1024:1024) (1066:1066:1066))
        (PORT clk (1150:1150:1150) (1116:1116:1116))
        (PORT ena (720:720:720) (706:706:706))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1116:1116:1116))
        (PORT d[0] (720:720:720) (706:706:706))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (272:272:272) (280:280:280))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (263:263:263) (272:272:272))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (274:274:274) (283:283:283))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (257:257:257) (267:267:267))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (292:292:292) (308:308:308))
        (PORT d[1] (311:311:311) (322:322:322))
        (PORT d[2] (311:311:311) (332:332:332))
        (PORT d[3] (300:300:300) (317:317:317))
        (PORT clk (1223:1223:1223) (1178:1178:1178))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (366:366:366) (377:377:377))
        (PORT d[1] (792:792:792) (815:815:815))
        (PORT d[2] (793:793:793) (821:821:821))
        (PORT d[3] (1227:1227:1227) (1298:1298:1298))
        (PORT d[4] (969:969:969) (1011:1011:1011))
        (PORT d[5] (665:665:665) (713:713:713))
        (PORT d[6] (705:705:705) (739:739:739))
        (PORT d[7] (668:668:668) (711:711:711))
        (PORT d[8] (660:660:660) (706:706:706))
        (PORT d[9] (983:983:983) (1022:1022:1022))
        (PORT d[10] (655:655:655) (674:674:674))
        (PORT clk (1165:1165:1165) (1137:1137:1137))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (921:921:921))
        (PORT clk (1157:1157:1157) (1122:1122:1122))
        (PORT ena (1021:1021:1021) (1021:1021:1021))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1178:1178:1178))
        (PORT d[0] (1021:1021:1021) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1179:1179:1179))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (552:552:552) (601:601:601))
        (PORT d[1] (544:544:544) (590:590:590))
        (PORT d[2] (562:562:562) (582:582:582))
        (PORT d[3] (517:517:517) (519:519:519))
        (PORT d[4] (553:553:553) (564:564:564))
        (PORT d[5] (475:475:475) (511:511:511))
        (PORT d[6] (547:547:547) (574:574:574))
        (PORT d[7] (496:496:496) (551:551:551))
        (PORT d[8] (542:542:542) (563:563:563))
        (PORT d[9] (546:546:546) (565:565:565))
        (PORT d[10] (529:529:529) (562:562:562))
        (PORT clk (1155:1155:1155) (1122:1122:1122))
        (PORT ena (930:930:930) (942:942:942))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1122:1122:1122))
        (PORT d[0] (930:930:930) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (273:273:273))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (259:259:259) (269:269:269))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (272:272:272) (281:281:281))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (493:493:493) (499:499:499))
        (PORT d[1] (455:455:455) (475:475:475))
        (PORT d[2] (402:402:402) (401:401:401))
        (PORT d[3] (404:404:404) (405:405:405))
        (PORT clk (1220:1220:1220) (1175:1175:1175))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (567:567:567))
        (PORT d[1] (564:564:564) (585:585:585))
        (PORT d[2] (612:612:612) (643:643:643))
        (PORT d[3] (682:682:682) (720:720:720))
        (PORT d[4] (1241:1241:1241) (1284:1284:1284))
        (PORT d[5] (622:622:622) (663:663:663))
        (PORT d[6] (955:955:955) (982:982:982))
        (PORT d[7] (637:637:637) (671:671:671))
        (PORT d[8] (847:847:847) (893:893:893))
        (PORT d[9] (600:600:600) (631:631:631))
        (PORT d[10] (600:600:600) (616:616:616))
        (PORT clk (1162:1162:1162) (1134:1134:1134))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1015:1015:1015))
        (PORT clk (1154:1154:1154) (1119:1119:1119))
        (PORT ena (1135:1135:1135) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1175:1175:1175))
        (PORT d[0] (1135:1135:1135) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (746:746:746) (764:764:764))
        (PORT d[1] (509:509:509) (519:519:519))
        (PORT d[2] (524:524:524) (537:537:537))
        (PORT d[3] (487:487:487) (492:492:492))
        (PORT d[4] (503:503:503) (510:510:510))
        (PORT d[5] (425:425:425) (446:446:446))
        (PORT d[6] (499:499:499) (510:510:510))
        (PORT d[7] (443:443:443) (480:480:480))
        (PORT d[8] (499:499:499) (519:519:519))
        (PORT d[9] (510:510:510) (521:521:521))
        (PORT d[10] (709:709:709) (756:756:756))
        (PORT clk (1152:1152:1152) (1118:1118:1118))
        (PORT ena (742:742:742) (746:746:746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1118:1118:1118))
        (PORT d[0] (742:742:742) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (265:265:265) (274:274:274))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (268:268:268) (276:276:276))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (270:270:270) (278:278:278))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (587:587:587) (591:591:591))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT sload (669:669:669) (623:623:623))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (459:459:459) (462:462:462))
        (PORT d[1] (401:401:401) (426:426:426))
        (PORT clk (1214:1214:1214) (1168:1168:1168))
        (PORT ena (340:340:340) (302:302:302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (28:28:28))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (624:624:624))
        (PORT d[1] (552:552:552) (581:581:581))
        (PORT d[2] (554:554:554) (578:578:578))
        (PORT d[3] (520:520:520) (556:556:556))
        (PORT d[4] (489:489:489) (514:514:514))
        (PORT d[5] (405:405:405) (433:433:433))
        (PORT d[6] (1017:1017:1017) (1052:1052:1052))
        (PORT d[7] (409:409:409) (436:436:436))
        (PORT d[8] (893:893:893) (955:955:955))
        (PORT d[9] (900:900:900) (930:930:930))
        (PORT d[10] (918:918:918) (961:961:961))
        (PORT clk (1156:1156:1156) (1127:1127:1127))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (651:651:651) (660:660:660))
        (PORT clk (1148:1148:1148) (1112:1112:1112))
        (PORT ena (784:784:784) (760:760:760))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (SETUP ena (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (32:32:32))
      (HOLD ena (posedge clk) (32:32:32))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1168:1168:1168))
        (PORT d[0] (784:784:784) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1169:1169:1169))
        (IOPATH (posedge clk) pulse (0:0:0) (490:490:490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (822:822:822))
        (PORT d[1] (228:228:228) (231:231:231))
        (PORT d[2] (227:227:227) (229:229:229))
        (PORT d[3] (232:232:232) (238:238:238))
        (PORT d[4] (227:227:227) (229:229:229))
        (PORT d[5] (232:232:232) (238:238:238))
        (PORT d[6] (302:302:302) (313:313:313))
        (PORT d[7] (230:230:230) (245:245:245))
        (PORT d[8] (296:296:296) (308:308:308))
        (PORT d[9] (226:226:226) (229:229:229))
        (PORT d[10] (752:752:752) (814:814:814))
        (PORT clk (1147:1147:1147) (1113:1113:1113))
        (PORT ena (691:691:691) (676:676:676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
      (HOLD ena (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1113:1113:1113))
        (PORT d[0] (691:691:691) (676:676:676))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (153:153:153))
        (PORT datab (61:61:61) (78:78:78))
        (PORT datac (1832:1832:1832) (1756:1756:1756))
        (PORT datad (199:199:199) (194:194:194))
        (PORT datae (401:401:401) (405:405:405))
        (PORT dataf (257:257:257) (259:259:259))
        (PORT datag (135:135:135) (136:136:136))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (153:153:153))
        (PORT datab (63:63:63) (79:79:79))
        (PORT datac (137:137:137) (137:137:137))
        (PORT datad (198:198:198) (193:193:193))
        (PORT datae (394:394:394) (399:399:399))
        (PORT dataf (254:254:254) (257:257:257))
        (PORT datag (140:140:140) (141:141:141))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (151:151:151))
        (PORT datab (67:67:67) (80:80:80))
        (PORT datac (130:130:130) (129:129:129))
        (PORT datad (194:194:194) (191:191:191))
        (PORT datae (397:397:397) (402:402:402))
        (PORT dataf (232:232:232) (230:230:230))
        (PORT datag (144:144:144) (145:145:145))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (239:239:239))
        (PORT datab (139:139:139) (142:142:142))
        (PORT datac (134:134:134) (133:133:133))
        (PORT datad (74:74:74) (88:88:88))
        (PORT datae (379:379:379) (392:392:392))
        (PORT dataf (135:135:135) (135:135:135))
        (PORT datag (154:154:154) (153:153:153))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (330:330:330))
        (PORT datab (568:568:568) (574:574:574))
        (PORT datac (328:328:328) (322:322:322))
        (PORT datad (319:319:319) (319:319:319))
        (PORT datae (543:543:543) (540:540:540))
        (PORT dataf (325:325:325) (322:322:322))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (333:333:333))
        (PORT datab (312:312:312) (315:315:315))
        (PORT datad (303:303:303) (310:310:310))
        (PORT dataf (454:454:454) (455:455:455))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (463:463:463) (453:453:453))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (222:222:222) (219:219:219))
        (PORT ena (379:379:379) (345:345:345))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (333:333:333))
        (PORT datab (312:312:312) (315:315:315))
        (PORT datac (309:309:309) (318:318:318))
        (PORT dataf (454:454:454) (455:455:455))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (269:269:269) (276:276:276))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (329:329:329))
        (PORT datab (316:316:316) (320:320:320))
        (PORT datac (320:320:320) (320:320:320))
        (PORT datad (411:411:411) (409:409:409))
        (PORT dataf (452:452:452) (451:451:451))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (57:57:57) (71:71:71))
        (PORT datab (54:54:54) (69:69:69))
        (PORT datac (370:370:370) (377:377:377))
        (PORT datad (164:164:164) (182:182:182))
        (PORT dataf (55:55:55) (68:68:68))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT asdata (3289:3289:3289) (3223:3223:3223))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (723:723:723) (729:729:729))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (3670:3670:3670) (3620:3620:3620))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (3371:3371:3371) (3320:3320:3320))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (3374:3374:3374) (3337:3337:3337))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (3825:3825:3825) (3789:3789:3789))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (3629:3629:3629) (3579:3579:3579))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (266:266:266) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (623:623:623) (634:634:634))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (725:725:725) (730:730:730))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (721:721:721) (730:730:730))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT asdata (469:469:469) (465:465:465))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (734:734:734) (737:737:737))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (472:472:472) (460:460:460))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (679:679:679) (697:697:697))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT asdata (3796:3796:3796) (3773:3773:3773))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (3418:3418:3418) (3393:3393:3393))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT asdata (3304:3304:3304) (3251:3251:3251))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT asdata (3555:3555:3555) (3506:3506:3506))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT asdata (3541:3541:3541) (3487:3487:3487))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT asdata (3389:3389:3389) (3341:3341:3341))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT asdata (3549:3549:3549) (3506:3506:3506))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (3632:3632:3632) (3577:3577:3577))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (3390:3390:3390) (3328:3328:3328))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT asdata (322:322:322) (341:341:341))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT asdata (684:684:684) (698:698:698))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT asdata (515:515:515) (513:513:513))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (451:451:451) (464:464:464))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (455:455:455) (469:469:469))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (629:629:629) (629:629:629))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (632:632:632) (634:634:634))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (701:701:701) (707:707:707))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (480:480:480) (464:464:464))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (663:663:663) (689:689:689))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (569:569:569) (567:567:567))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (636:636:636) (646:646:646))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (414:414:414) (416:416:416))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1465:1465:1465) (1380:1380:1380))
        (PORT datad (363:363:363) (356:356:356))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (187:187:187) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (614:614:614) (573:573:573))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (400:400:400) (415:415:415))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (389:389:389))
        (PORT datab (279:279:279) (284:284:284))
        (PORT datac (287:287:287) (276:276:276))
        (PORT datad (269:269:269) (262:262:262))
        (PORT dataf (290:290:290) (283:283:283))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (102:102:102))
        (PORT datad (416:416:416) (401:401:401))
        (PORT datae (305:305:305) (301:301:301))
        (PORT dataf (124:124:124) (128:128:128))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (355:355:355) (318:318:318))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (547:547:547))
        (PORT datab (426:426:426) (429:429:429))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (354:354:354) (346:346:346))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (354:354:354) (346:346:346))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (354:354:354) (346:346:346))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (354:354:354) (346:346:346))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (334:334:334))
        (PORT datab (333:333:333) (326:326:326))
        (PORT datac (547:547:547) (539:539:539))
        (PORT datad (413:413:413) (399:399:399))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1068:1068:1068) (1025:1025:1025))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (275:275:275))
        (PORT datac (284:284:284) (284:284:284))
        (PORT dataf (401:401:401) (380:380:380))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (254:254:254) (258:258:258))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (319:319:319))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (308:308:308) (313:313:313))
        (PORT dataf (325:325:325) (323:323:323))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (352:352:352))
        (PORT datac (413:413:413) (415:415:415))
        (PORT datad (739:739:739) (742:742:742))
        (PORT dataf (356:356:356) (356:356:356))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (133:133:133))
        (PORT datab (138:138:138) (137:137:137))
        (PORT dataf (138:138:138) (135:135:135))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (152:152:152))
        (PORT datab (171:171:171) (188:188:188))
        (PORT datac (252:252:252) (268:268:268))
        (PORT datad (146:146:146) (149:149:149))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (614:614:614) (573:573:573))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1137:1137:1137))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1054:1054:1054) (1009:1009:1009))
        (PORT ena (473:473:473) (438:438:438))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (134:134:134))
        (PORT datab (411:411:411) (405:405:405))
        (PORT datac (331:331:331) (337:337:337))
        (PORT datad (263:263:263) (260:260:260))
        (PORT dataf (413:413:413) (399:399:399))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (239:239:239) (241:241:241))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (133:133:133))
        (PORT datab (133:133:133) (133:133:133))
        (PORT datac (481:481:481) (481:481:481))
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (390:390:390))
        (PORT dataf (336:336:336) (341:341:341))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1059:1059:1059) (1015:1015:1015))
        (PORT ena (727:727:727) (708:708:708))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1055:1055:1055) (1010:1010:1010))
        (PORT ena (727:727:727) (703:703:703))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1059:1059:1059) (1015:1015:1015))
        (PORT ena (727:727:727) (708:708:708))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (142:142:142))
        (PORT datab (260:260:260) (255:255:255))
        (PORT datac (347:347:347) (351:351:351))
        (PORT datad (147:147:147) (156:156:156))
        (PORT datae (147:147:147) (146:146:146))
        (PORT dataf (148:148:148) (144:144:144))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (139:139:139))
        (PORT datab (145:145:145) (142:142:142))
        (PORT datac (256:256:256) (258:258:258))
        (PORT datad (132:132:132) (130:130:130))
        (PORT datae (256:256:256) (251:251:251))
        (PORT dataf (255:255:255) (248:248:248))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT asdata (386:386:386) (394:394:394))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (621:621:621) (607:607:607))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (257:257:257))
        (PORT datab (139:139:139) (138:138:138))
        (PORT datac (139:139:139) (137:137:137))
        (PORT datad (266:266:266) (265:265:265))
        (PORT dataf (247:247:247) (237:237:237))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1059:1059:1059) (1015:1015:1015))
        (PORT ena (727:727:727) (708:708:708))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1059:1059:1059) (1015:1015:1015))
        (PORT ena (727:727:727) (708:708:708))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1059:1059:1059) (1015:1015:1015))
        (PORT ena (727:727:727) (708:708:708))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (128:128:128))
        (PORT datab (163:163:163) (168:168:168))
        (PORT datac (167:167:167) (172:172:172))
        (PORT datad (155:155:155) (153:153:153))
        (PORT datae (117:117:117) (112:112:112))
        (PORT dataf (159:159:159) (165:165:165))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (61:61:61) (75:75:75))
        (PORT datab (176:176:176) (189:189:189))
        (PORT datac (155:155:155) (159:159:159))
        (PORT datad (183:183:183) (189:189:189))
        (PORT dataf (109:109:109) (121:121:121))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (134:134:134))
        (PORT datab (134:134:134) (139:139:139))
        (PORT datac (133:133:133) (138:138:138))
        (PORT datad (122:122:122) (123:123:123))
        (PORT dataf (133:133:133) (136:136:136))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (142:142:142))
        (PORT datab (130:130:130) (135:135:135))
        (PORT datac (176:176:176) (174:174:174))
        (PORT datad (192:192:192) (187:187:187))
        (PORT dataf (117:117:117) (121:121:121))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (186:186:186))
        (PORT datac (153:153:153) (166:166:166))
        (PORT datad (81:81:81) (97:97:97))
        (PORT dataf (148:148:148) (155:155:155))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (75:75:75) (88:88:88))
        (PORT dataf (182:182:182) (192:192:192))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (267:267:267) (278:278:278))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (132:132:132))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (PORT datab (269:269:269) (268:268:268))
        (PORT datac (128:128:128) (127:127:127))
        (PORT datad (227:227:227) (234:234:234))
        (PORT dataf (361:361:361) (370:370:370))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (355:355:355) (318:318:318))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (139:139:139))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (399:399:399) (402:402:402))
        (PORT dataf (233:233:233) (238:238:238))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (530:530:530))
        (PORT datab (406:406:406) (410:410:410))
        (PORT datac (329:329:329) (327:327:327))
        (PORT datad (318:318:318) (306:306:306))
        (PORT dataf (335:335:335) (333:333:333))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (530:530:530))
        (PORT datab (406:406:406) (410:410:410))
        (PORT dataf (233:233:233) (230:230:230))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (547:547:547))
        (PORT datab (427:427:427) (429:429:429))
        (PORT datac (253:253:253) (249:249:249))
        (PORT dataf (258:258:258) (265:265:265))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (236:236:236))
        (PORT datab (548:548:548) (556:556:556))
        (PORT datac (164:164:164) (163:163:163))
        (PORT datad (401:401:401) (409:409:409))
        (PORT dataf (236:236:236) (241:241:241))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (75:75:75) (88:88:88))
        (PORT datac (185:185:185) (196:196:196))
        (PORT datad (60:60:60) (72:72:72))
        (PORT dataf (100:100:100) (114:114:114))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1029:1029:1029))
        (PORT ena (752:752:752) (718:718:718))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (132:132:132))
        (PORT datab (132:132:132) (131:131:131))
        (PORT datad (472:472:472) (473:473:473))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (90:90:90) (106:106:106))
        (PORT datab (172:172:172) (185:185:185))
        (PORT datac (79:79:79) (93:93:93))
        (PORT datad (433:433:433) (454:454:454))
        (PORT dataf (147:147:147) (154:154:154))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (111:111:111))
        (PORT datac (169:169:169) (174:174:174))
        (PORT dataf (195:195:195) (191:191:191))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (99:99:99))
        (PORT datad (185:185:185) (188:188:188))
        (PORT dataf (139:139:139) (143:143:143))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (764:764:764))
        (PORT datab (246:246:246) (258:258:258))
        (PORT datac (105:105:105) (114:114:114))
        (PORT dataf (244:244:244) (256:256:256))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (260:260:260) (266:266:266))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT asdata (591:591:591) (596:596:596))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT asdata (396:396:396) (397:397:397))
        (PORT ena (776:776:776) (759:759:759))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (152:152:152))
        (PORT datab (171:171:171) (188:188:188))
        (PORT datac (153:153:153) (157:157:157))
        (PORT dataf (53:53:53) (66:66:66))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (258:258:258) (269:269:269))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (501:501:501))
        (PORT dataf (501:501:501) (487:487:487))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (190:190:190))
        (PORT datab (92:92:92) (104:104:104))
        (PORT datac (413:413:413) (404:404:404))
        (PORT dataf (147:147:147) (153:153:153))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (190:190:190))
        (PORT datab (92:92:92) (104:104:104))
        (PORT datac (344:344:344) (359:359:359))
        (PORT datad (322:322:322) (334:334:334))
        (PORT dataf (147:147:147) (153:153:153))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (68:68:68) (81:81:81))
        (PORT datab (71:71:71) (81:81:81))
        (PORT datac (72:72:72) (85:85:85))
        (PORT datad (98:98:98) (108:108:108))
        (PORT dataf (159:159:159) (176:176:176))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (58:58:58) (74:74:74))
        (PORT datad (55:55:55) (71:71:71))
        (PORT dataf (57:57:57) (72:72:72))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (54:54:54) (68:68:68))
        (PORT datab (316:316:316) (332:332:332))
        (PORT datac (63:63:63) (78:78:78))
        (PORT datad (45:45:45) (56:56:56))
        (PORT dataf (342:342:342) (358:358:358))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1068:1068:1068) (1025:1025:1025))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (362:362:362))
        (PORT datab (128:128:128) (128:128:128))
        (PORT datac (173:173:173) (171:171:171))
        (PORT datad (139:139:139) (138:138:138))
        (PORT datae (119:119:119) (115:115:115))
        (PORT dataf (190:190:190) (186:186:186))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (154:154:154))
        (PORT datab (140:140:140) (139:139:139))
        (PORT datac (124:124:124) (123:123:123))
        (PORT datad (163:163:163) (161:161:161))
        (PORT datae (131:131:131) (126:126:126))
        (PORT dataf (260:260:260) (253:253:253))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (216:216:216))
        (PORT datab (142:142:142) (140:140:140))
        (PORT datac (130:130:130) (128:128:128))
        (PORT datad (160:160:160) (158:158:158))
        (PORT datae (121:121:121) (118:118:118))
        (PORT dataf (161:161:161) (158:158:158))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (129:129:129))
        (PORT datab (134:134:134) (133:133:133))
        (PORT datac (134:134:134) (133:133:133))
        (PORT datad (261:261:261) (256:256:256))
        (PORT datae (158:158:158) (153:153:153))
        (PORT dataf (145:145:145) (141:141:141))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (137:137:137))
        (PORT datab (132:132:132) (131:131:131))
        (PORT datac (665:665:665) (655:655:655))
        (PORT datad (130:130:130) (128:128:128))
        (PORT datae (295:295:295) (291:291:291))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (260:260:260))
        (PORT datab (281:281:281) (267:267:267))
        (PORT datad (269:269:269) (256:256:256))
        (PORT datae (134:134:134) (132:132:132))
        (PORT dataf (129:129:129) (128:128:128))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (294:294:294))
        (PORT datab (199:199:199) (201:201:201))
        (PORT datac (125:125:125) (123:123:123))
        (PORT datad (166:166:166) (179:179:179))
        (PORT datae (171:171:171) (171:171:171))
        (PORT dataf (336:336:336) (345:345:345))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (137:137:137))
        (PORT datac (158:158:158) (154:154:154))
        (PORT datae (125:125:125) (121:121:121))
        (PORT dataf (262:262:262) (257:257:257))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (138:138:138))
        (PORT datad (132:132:132) (130:130:130))
        (PORT datae (121:121:121) (117:117:117))
        (PORT dataf (134:134:134) (131:131:131))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (129:129:129))
        (PORT datab (187:187:187) (202:202:202))
        (PORT datac (507:507:507) (495:495:495))
        (PORT datad (302:302:302) (317:317:317))
        (PORT dataf (240:240:240) (233:233:233))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (336:336:336))
        (PORT datab (332:332:332) (337:337:337))
        (PORT datac (53:53:53) (67:67:67))
        (PORT datad (470:470:470) (454:454:454))
        (PORT dataf (400:400:400) (413:413:413))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (359:359:359) (375:375:375))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (458:458:458))
        (PORT datab (485:485:485) (489:489:489))
        (PORT datac (375:375:375) (363:363:363))
        (PORT dataf (131:131:131) (129:129:129))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (249:249:249) (247:247:247))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (261:261:261) (271:271:271))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (244:244:244) (245:245:245))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (258:258:258) (261:261:261))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (262:262:262) (269:269:269))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (256:256:256) (260:260:260))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (262:262:262) (269:269:269))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (255:255:255) (258:258:258))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (101:101:101))
        (PORT dataf (72:72:72) (88:88:88))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (111:111:111))
        (PORT datac (517:517:517) (530:530:530))
        (PORT dataf (199:199:199) (200:200:200))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (113:113:113))
        (PORT datab (172:172:172) (182:182:182))
        (PORT datac (104:104:104) (120:120:120))
        (PORT datad (160:160:160) (167:167:167))
        (PORT datae (419:419:419) (434:434:434))
        (PORT dataf (76:76:76) (90:90:90))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (126:126:126) (125:125:125))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (220:220:220) (230:230:230))
        (PORT dataf (69:69:69) (83:83:83))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (88:88:88) (110:110:110))
        (PORT datab (168:168:168) (178:178:178))
        (PORT datac (98:98:98) (116:116:116))
        (PORT datad (166:166:166) (176:176:176))
        (PORT datae (428:428:428) (448:448:448))
        (PORT dataf (76:76:76) (87:87:87))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (126:126:126) (125:125:125))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (113:113:113))
        (PORT datab (172:172:172) (182:182:182))
        (PORT datac (160:160:160) (167:167:167))
        (PORT datad (104:104:104) (119:119:119))
        (PORT datae (427:427:427) (443:443:443))
        (PORT dataf (148:148:148) (164:164:164))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (128:128:128) (125:125:125))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (91:91:91) (107:107:107))
        (PORT datab (166:166:166) (176:176:176))
        (PORT datac (170:170:170) (179:179:179))
        (PORT datad (99:99:99) (113:113:113))
        (PORT datae (439:439:439) (461:461:461))
        (PORT dataf (79:79:79) (90:90:90))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (128:128:128) (125:125:125))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (96:96:96) (106:106:106))
        (PORT datab (165:165:165) (172:172:172))
        (PORT datac (106:106:106) (120:120:120))
        (PORT datad (168:168:168) (171:171:171))
        (PORT datae (416:416:416) (437:437:437))
        (PORT dataf (142:142:142) (159:159:159))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (126:126:126) (125:125:125))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (72:72:72) (87:87:87))
        (PORT datab (455:455:455) (478:478:478))
        (PORT datac (73:73:73) (90:90:90))
        (PORT datad (177:177:177) (182:182:182))
        (PORT datae (64:64:64) (72:72:72))
        (PORT dataf (138:138:138) (148:148:148))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (91:91:91) (107:107:107))
        (PORT datab (166:166:166) (176:176:176))
        (PORT datac (99:99:99) (113:113:113))
        (PORT datad (170:170:170) (179:179:179))
        (PORT datae (431:431:431) (451:451:451))
        (PORT dataf (80:80:80) (91:91:91))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (126:126:126) (125:125:125))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (96:96:96) (106:106:106))
        (PORT datab (165:165:165) (172:172:172))
        (PORT datac (168:168:168) (171:171:171))
        (PORT datad (106:106:106) (120:120:120))
        (PORT datae (424:424:424) (446:446:446))
        (PORT dataf (142:142:142) (158:158:158))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (128:128:128) (125:125:125))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (88:88:88) (110:110:110))
        (PORT datab (168:168:168) (178:178:178))
        (PORT datac (166:166:166) (176:176:176))
        (PORT datad (98:98:98) (116:116:116))
        (PORT datae (436:436:436) (457:457:457))
        (PORT dataf (152:152:152) (168:168:168))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (128:128:128) (125:125:125))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (120:120:120))
        (PORT datab (435:435:435) (458:458:458))
        (PORT datac (91:91:91) (104:104:104))
        (PORT datad (158:158:158) (174:174:174))
        (PORT dataf (160:160:160) (165:165:165))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (258:258:258) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (245:245:245))
        (PORT datab (257:257:257) (270:270:270))
        (PORT datad (118:118:118) (114:114:114))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (355:355:355) (318:318:318))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (134:134:134))
        (PORT datab (411:411:411) (405:405:405))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1135:1135:1135))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1157:1157:1157))
        (PORT asdata (261:261:261) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1073:1073:1073) (1030:1030:1030))
        (PORT ena (614:614:614) (573:573:573))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (178:178:178))
        (PORT datac (419:419:419) (415:415:415))
        (PORT dataf (156:156:156) (160:160:160))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (138:138:138))
        (PORT datab (125:125:125) (130:130:130))
        (PORT datad (415:415:415) (403:403:403))
        (PORT dataf (144:144:144) (146:146:146))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT asdata (755:755:755) (773:773:773))
        (PORT ena (688:688:688) (654:654:654))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT asdata (759:759:759) (773:773:773))
        (PORT ena (681:681:681) (645:645:645))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (260:260:260) (271:271:271))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (259:259:259))
        (PORT datae (256:256:256) (249:249:249))
        (PORT dataf (140:140:140) (144:144:144))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT asdata (276:276:276) (283:283:283))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (267:267:267) (275:275:275))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (269:269:269) (273:273:273))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (135:135:135))
        (PORT datab (135:135:135) (137:137:137))
        (PORT datac (138:138:138) (139:139:139))
        (PORT datad (127:127:127) (125:125:125))
        (PORT datae (130:130:130) (126:126:126))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (260:260:260) (271:271:271))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (136:136:136))
        (PORT datac (131:131:131) (130:130:130))
        (PORT datad (134:134:134) (134:134:134))
        (PORT datae (133:133:133) (130:130:130))
        (PORT dataf (142:142:142) (139:139:139))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (259:259:259) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (275:275:275) (282:282:282))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (264:264:264) (268:268:268))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (243:243:243) (245:245:245))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (141:141:141))
        (PORT datab (129:129:129) (135:135:135))
        (PORT datac (139:139:139) (139:139:139))
        (PORT datad (139:139:139) (138:138:138))
        (PORT datae (132:132:132) (127:127:127))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (268:268:268) (274:274:274))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (258:258:258) (261:261:261))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (275:275:275) (279:279:279))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (135:135:135))
        (PORT datab (141:141:141) (140:140:140))
        (PORT datac (134:134:134) (133:133:133))
        (PORT datad (135:135:135) (134:134:134))
        (PORT datae (131:131:131) (126:126:126))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (246:246:246) (248:248:248))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (273:273:273) (280:280:280))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (135:135:135))
        (PORT datac (141:141:141) (139:139:139))
        (PORT datad (130:130:130) (128:128:128))
        (PORT datae (119:119:119) (115:115:115))
        (PORT dataf (128:128:128) (126:126:126))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT asdata (273:273:273) (274:274:274))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1162:1162:1162))
        (PORT asdata (569:569:569) (575:575:575))
        (PORT clrn (1084:1084:1084) (1041:1041:1041))
        (PORT ena (797:797:797) (797:797:797))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (261:261:261) (271:271:271))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (243:243:243) (239:239:239))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (408:408:408))
        (PORT datab (441:441:441) (440:440:440))
        (PORT datac (405:405:405) (398:398:398))
        (PORT datae (491:491:491) (478:478:478))
        (PORT dataf (126:126:126) (125:125:125))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (270:270:270) (280:280:280))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (273:273:273) (284:284:284))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (172:172:172))
        (PORT datac (132:132:132) (133:133:133))
        (PORT datad (137:137:137) (136:136:136))
        (PORT datae (135:135:135) (133:133:133))
        (PORT dataf (178:178:178) (178:178:178))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (263:263:263) (267:267:267))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (267:267:267) (277:277:277))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1057:1057:1057) (1062:1062:1062))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (137:137:137))
        (PORT datac (132:132:132) (132:132:132))
        (PORT datad (140:140:140) (139:139:139))
        (PORT datae (123:123:123) (120:120:120))
        (PORT dataf (131:131:131) (129:129:129))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (269:269:269) (276:276:276))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (273:273:273) (283:283:283))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (146:146:146))
        (PORT datab (130:130:130) (129:129:129))
        (PORT datac (138:138:138) (136:136:136))
        (PORT datad (127:127:127) (133:133:133))
        (PORT datae (134:134:134) (130:130:130))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (269:269:269) (275:275:275))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (274:274:274) (281:281:281))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (266:266:266) (272:272:272))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (135:135:135))
        (PORT datab (137:137:137) (136:136:136))
        (PORT datac (137:137:137) (136:136:136))
        (PORT datae (124:124:124) (121:121:121))
        (PORT dataf (130:130:130) (129:129:129))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (260:260:260) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (270:270:270) (277:277:277))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (854:854:854) (839:839:839))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (854:854:854) (839:839:839))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (420:420:420))
        (PORT datab (138:138:138) (137:137:137))
        (PORT datac (136:136:136) (135:135:135))
        (PORT datad (126:126:126) (132:132:132))
        (PORT datae (130:130:130) (124:124:124))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT asdata (270:270:270) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (272:272:272) (282:282:282))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (374:374:374) (388:388:388))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (258:258:258) (255:255:255))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (1016:1016:1016) (1024:1024:1024))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (144:144:144))
        (PORT datac (150:150:150) (148:148:148))
        (PORT datad (150:150:150) (148:148:148))
        (PORT datae (122:122:122) (119:119:119))
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT asdata (274:274:274) (284:284:284))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (266:266:266) (272:272:272))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (265:265:265) (272:272:272))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (255:255:255) (256:256:256))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (133:133:133))
        (PORT datab (139:139:139) (140:140:140))
        (PORT datac (145:145:145) (143:143:143))
        (PORT datae (122:122:122) (118:118:118))
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (273:273:273) (283:283:283))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (271:271:271) (268:268:268))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (272:272:272) (278:278:278))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (132:132:132))
        (PORT datab (134:134:134) (133:133:133))
        (PORT datac (133:133:133) (131:131:131))
        (PORT datad (139:139:139) (138:138:138))
        (PORT datae (138:138:138) (136:136:136))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1170:1170:1170))
        (PORT asdata (381:381:381) (391:391:391))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (275:275:275) (285:285:285))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (263:263:263) (270:270:270))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (291:291:291) (302:302:302))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (962:962:962) (977:977:977))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (125:125:125))
        (PORT datab (151:151:151) (155:155:155))
        (PORT datad (179:179:179) (175:175:175))
        (PORT datae (141:141:141) (139:139:139))
        (PORT dataf (255:255:255) (247:247:247))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (268:268:268) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (276:276:276) (286:286:286))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (288:288:288) (294:294:294))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (246:246:246) (247:247:247))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (149:149:149))
        (PORT datac (180:180:180) (177:177:177))
        (PORT datad (144:144:144) (145:145:145))
        (PORT datae (121:121:121) (117:117:117))
        (PORT dataf (176:176:176) (178:178:178))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (267:267:267) (277:277:277))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (315:315:315) (323:323:323))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (136:136:136))
        (PORT datab (153:153:153) (151:151:151))
        (PORT datac (127:127:127) (127:127:127))
        (PORT datad (130:130:130) (129:129:129))
        (PORT datae (132:132:132) (129:129:129))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (293:293:293) (302:302:302))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (272:272:272) (279:279:279))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (276:276:276) (284:284:284))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (136:136:136))
        (PORT datab (133:133:133) (133:133:133))
        (PORT datac (138:138:138) (137:137:137))
        (PORT datae (152:152:152) (146:146:146))
        (PORT dataf (155:155:155) (152:152:152))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT asdata (308:308:308) (312:312:312))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (266:266:266) (278:278:278))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1086:1086:1086) (1043:1043:1043))
        (PORT ena (972:972:972) (993:993:993))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (270:270:270))
        (PORT datac (462:462:462) (460:460:460))
        (PORT datad (131:131:131) (128:128:128))
        (PORT datae (178:178:178) (176:176:176))
        (PORT dataf (176:176:176) (174:174:174))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (268:268:268) (273:273:273))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (257:257:257) (261:261:261))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (298:298:298) (304:304:304))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (266:266:266) (271:271:271))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (134:134:134))
        (PORT datab (130:130:130) (129:129:129))
        (PORT datac (129:129:129) (128:128:128))
        (PORT datad (142:142:142) (142:142:142))
        (PORT datae (133:133:133) (129:129:129))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (276:276:276) (283:283:283))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (255:255:255) (259:259:259))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (279:279:279) (285:285:285))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (142:142:142))
        (PORT datac (180:180:180) (177:177:177))
        (PORT datad (140:140:140) (137:137:137))
        (PORT datae (119:119:119) (114:114:114))
        (PORT dataf (136:136:136) (139:139:139))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (248:248:248) (250:250:250))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (267:267:267) (276:276:276))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (271:271:271) (277:277:277))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (146:146:146))
        (PORT datac (148:148:148) (147:147:147))
        (PORT datad (131:131:131) (130:130:130))
        (PORT datae (129:129:129) (126:126:126))
        (PORT dataf (130:130:130) (128:128:128))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (262:262:262) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (266:266:266) (275:275:275))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (350:350:350) (361:361:361))
        (PORT datac (138:138:138) (140:140:140))
        (PORT datad (160:160:160) (156:156:156))
        (PORT dataf (134:134:134) (133:133:133))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (267:267:267) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (266:266:266) (275:275:275))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1161:1161:1161))
        (PORT asdata (268:268:268) (274:274:274))
        (PORT clrn (1083:1083:1083) (1040:1040:1040))
        (PORT ena (1029:1029:1029) (1049:1049:1049))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (413:413:413))
        (PORT datab (135:135:135) (134:134:134))
        (PORT datac (136:136:136) (135:135:135))
        (PORT datae (126:126:126) (120:120:120))
        (PORT dataf (351:351:351) (352:352:352))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (269:269:269) (275:275:275))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (245:245:245) (247:247:247))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (466:466:466) (475:475:475))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (136:136:136))
        (PORT datab (134:134:134) (133:133:133))
        (PORT datac (140:140:140) (144:144:144))
        (PORT datae (121:121:121) (124:124:124))
        (PORT dataf (355:355:355) (346:346:346))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (273:273:273) (270:270:270))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (265:265:265) (270:270:270))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (145:145:145))
        (PORT datab (132:132:132) (132:132:132))
        (PORT datad (128:128:128) (127:127:127))
        (PORT datae (123:123:123) (119:119:119))
        (PORT dataf (127:127:127) (125:125:125))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (262:262:262) (272:272:272))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (131:131:131))
        (PORT datab (153:153:153) (156:156:156))
        (PORT datac (135:135:135) (134:134:134))
        (PORT datad (138:138:138) (138:138:138))
        (PORT datae (127:127:127) (125:125:125))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1165:1165:1165))
        (PORT asdata (268:268:268) (274:274:274))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (270:270:270) (280:280:280))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT asdata (437:437:437) (441:441:441))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1080:1080:1080) (1037:1037:1037))
        (PORT ena (901:901:901) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (148:148:148))
        (PORT datac (136:136:136) (134:134:134))
        (PORT datad (138:138:138) (140:140:140))
        (PORT datae (142:142:142) (139:139:139))
        (PORT dataf (133:133:133) (132:132:132))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (266:266:266) (262:262:262))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (254:254:254) (249:249:249))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (132:132:132))
        (PORT datac (130:130:130) (129:129:129))
        (PORT datad (170:170:170) (173:173:173))
        (PORT datae (172:172:172) (166:166:166))
        (PORT dataf (156:156:156) (159:159:159))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (353:353:353) (362:362:362))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (1037:1037:1037) (1059:1059:1059))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (141:141:141))
        (PORT datac (231:231:231) (226:226:226))
        (PORT datad (138:138:138) (137:137:137))
        (PORT datae (130:130:130) (128:128:128))
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (277:277:277) (288:288:288))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (259:259:259) (268:268:268))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (131:131:131))
        (PORT datac (125:125:125) (130:130:130))
        (PORT datad (130:130:130) (130:130:130))
        (PORT datae (143:143:143) (140:140:140))
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (278:278:278) (286:286:286))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (273:273:273) (284:284:284))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (255:255:255) (258:258:258))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (262:262:262) (264:264:264))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (131:131:131))
        (PORT datac (140:140:140) (138:138:138))
        (PORT datad (145:145:145) (144:144:144))
        (PORT datae (127:127:127) (125:125:125))
        (PORT dataf (131:131:131) (130:130:130))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (267:267:267) (274:274:274))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (795:795:795) (775:775:775))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (132:132:132))
        (PORT datac (135:135:135) (134:134:134))
        (PORT datad (144:144:144) (142:142:142))
        (PORT datae (131:131:131) (129:129:129))
        (PORT dataf (266:266:266) (262:262:262))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (269:269:269) (276:276:276))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (265:265:265) (273:273:273))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (269:269:269) (272:272:272))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (143:143:143))
        (PORT datab (135:135:135) (135:135:135))
        (PORT datad (126:126:126) (124:124:124))
        (PORT datae (123:123:123) (117:117:117))
        (PORT dataf (128:128:128) (129:129:129))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (264:264:264) (274:274:274))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (273:273:273) (277:277:277))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (263:263:263) (266:266:266))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (264:264:264) (270:270:270))
        (PORT clrn (1085:1085:1085) (1042:1042:1042))
        (PORT ena (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (142:142:142))
        (PORT datab (215:215:215) (215:215:215))
        (PORT datac (141:141:141) (140:140:140))
        (PORT datad (128:128:128) (133:133:133))
        (PORT datae (129:129:129) (127:127:127))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1167:1167:1167))
        (PORT asdata (261:261:261) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (273:273:273) (281:281:281))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (141:141:141))
        (PORT datab (135:135:135) (133:133:133))
        (PORT datac (142:142:142) (140:140:140))
        (PORT datae (119:119:119) (115:115:115))
        (PORT dataf (219:219:219) (217:217:217))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (265:265:265) (271:271:271))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (245:245:245) (247:247:247))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (266:266:266) (276:276:276))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (132:132:132))
        (PORT datab (133:133:133) (132:132:132))
        (PORT datac (134:134:134) (133:133:133))
        (PORT datad (132:132:132) (131:131:131))
        (PORT datae (116:116:116) (118:118:118))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1154:1154:1154))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (270:270:270) (281:281:281))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (411:411:411) (419:419:419))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (274:274:274) (284:284:284))
        (PORT clrn (1065:1065:1065) (1021:1021:1021))
        (PORT ena (890:890:890) (899:899:899))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (133:133:133))
        (PORT datab (133:133:133) (132:132:132))
        (PORT datac (134:134:134) (132:132:132))
        (PORT datad (132:132:132) (131:131:131))
        (PORT datae (136:136:136) (133:133:133))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT asdata (249:249:249) (251:251:251))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1152:1152:1152))
        (PORT asdata (272:272:272) (278:278:278))
        (PORT clrn (1068:1068:1068) (1024:1024:1024))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1152:1152:1152))
        (PORT asdata (246:246:246) (247:247:247))
        (PORT clrn (1068:1068:1068) (1024:1024:1024))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1152:1152:1152))
        (PORT asdata (264:264:264) (271:271:271))
        (PORT clrn (1068:1068:1068) (1024:1024:1024))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (134:134:134))
        (PORT datab (132:132:132) (131:131:131))
        (PORT datac (131:131:131) (130:130:130))
        (PORT datad (138:138:138) (141:141:141))
        (PORT datae (119:119:119) (115:115:115))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1159:1159:1159))
        (PORT asdata (313:313:313) (322:322:322))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (251:251:251) (252:252:252))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (262:262:262) (272:272:272))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (137:137:137))
        (PORT datab (143:143:143) (140:140:140))
        (PORT datac (151:151:151) (149:149:149))
        (PORT datad (126:126:126) (125:125:125))
        (PORT datae (172:172:172) (165:165:165))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1068:1068:1068) (1024:1024:1024))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1153:1153:1153))
        (PORT asdata (274:274:274) (284:284:284))
        (PORT clrn (1069:1069:1069) (1025:1025:1025))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1152:1152:1152))
        (PORT asdata (287:287:287) (295:295:295))
        (PORT clrn (1068:1068:1068) (1024:1024:1024))
        (PORT ena (789:789:789) (793:793:793))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (138:138:138))
        (PORT datab (141:141:141) (138:138:138))
        (PORT datac (137:137:137) (135:135:135))
        (PORT datad (137:137:137) (135:135:135))
        (PORT datae (140:140:140) (134:134:134))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (273:273:273) (277:277:277))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (267:267:267) (278:278:278))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (139:139:139))
        (PORT datab (138:138:138) (137:137:137))
        (PORT datac (136:136:136) (136:136:136))
        (PORT datad (138:138:138) (137:137:137))
        (PORT datae (124:124:124) (122:122:122))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (285:285:285) (291:291:291))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (268:268:268) (277:277:277))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (167:167:167))
        (PORT datab (140:140:140) (139:139:139))
        (PORT datad (140:140:140) (146:146:146))
        (PORT datae (130:130:130) (128:128:128))
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (270:270:270) (273:273:273))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (267:267:267) (276:276:276))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (265:265:265) (277:277:277))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (268:268:268) (268:268:268))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (257:257:257))
        (PORT datab (132:132:132) (133:133:133))
        (PORT datad (282:282:282) (278:278:278))
        (PORT datae (132:132:132) (131:131:131))
        (PORT dataf (149:149:149) (152:152:152))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT asdata (381:381:381) (393:393:393))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (275:275:275) (280:280:280))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (132:132:132))
        (PORT datab (169:169:169) (165:165:165))
        (PORT datac (133:133:133) (133:133:133))
        (PORT datae (126:126:126) (122:122:122))
        (PORT dataf (273:273:273) (261:261:261))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT asdata (255:255:255) (259:259:259))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (393:393:393) (406:406:406))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (265:265:265) (270:270:270))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (262:262:262) (271:271:271))
        (PORT clrn (1067:1067:1067) (1023:1023:1023))
        (PORT ena (739:739:739) (734:734:734))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (127:127:127))
        (PORT datab (146:146:146) (145:145:145))
        (PORT datad (139:139:139) (139:139:139))
        (PORT datae (261:261:261) (259:259:259))
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (268:268:268) (279:279:279))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (445:445:445))
        (PORT datab (439:439:439) (431:431:431))
        (PORT datac (462:462:462) (465:465:465))
        (PORT datad (690:690:690) (687:687:687))
        (PORT datae (674:674:674) (656:656:656))
        (PORT dataf (165:165:165) (162:162:162))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (333:333:333))
        (PORT datab (332:332:332) (325:325:325))
        (PORT datac (561:561:561) (557:557:557))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (353:353:353))
        (PORT datab (243:243:243) (261:261:261))
        (PORT datad (174:174:174) (170:170:170))
        (PORT dataf (392:392:392) (389:389:389))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datae (60:60:60) (72:72:72))
        (PORT dataf (131:131:131) (135:135:135))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (133:133:133))
        (PORT datab (139:139:139) (138:138:138))
        (PORT datac (142:142:142) (140:140:140))
        (PORT datad (149:149:149) (146:146:146))
        (PORT dataf (163:163:163) (167:167:167))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1171:1171:1171))
        (PORT asdata (585:585:585) (604:604:604))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1153:1153:1153))
        (PORT asdata (600:600:600) (609:609:609))
        (PORT clrn (1070:1070:1070) (1026:1026:1026))
        (PORT ena (363:363:363) (325:325:325))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (245:245:245))
        (PORT datac (125:125:125) (131:131:131))
        (PORT datad (125:125:125) (123:123:123))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT asdata (245:245:245) (241:241:241))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (688:688:688) (654:654:654))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (681:681:681) (645:645:645))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1160:1160:1160))
        (PORT asdata (266:266:266) (276:276:276))
        (PORT clrn (1082:1082:1082) (1039:1039:1039))
        (PORT ena (737:737:737) (721:721:721))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (439:439:439))
        (PORT datab (701:701:701) (679:679:679))
        (PORT datac (453:453:453) (457:457:457))
        (PORT datad (705:705:705) (709:709:709))
        (PORT datae (484:484:484) (478:478:478))
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1158:1158:1158))
        (PORT asdata (306:306:306) (307:307:307))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT asdata (611:611:611) (612:612:612))
        (PORT ena (688:688:688) (654:654:654))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT asdata (610:610:610) (615:615:615))
        (PORT ena (681:681:681) (645:645:645))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (260:260:260) (270:270:270))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (439:439:439))
        (PORT datab (701:701:701) (679:679:679))
        (PORT datac (705:705:705) (709:709:709))
        (PORT datad (453:453:453) (457:457:457))
        (PORT datae (476:476:476) (468:468:468))
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1135:1135:1135))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (688:688:688) (654:654:654))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (681:681:681) (645:645:645))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (269:269:269) (276:276:276))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (718:718:718))
        (PORT datab (711:711:711) (694:694:694))
        (PORT datac (438:438:438) (443:443:443))
        (PORT datad (427:427:427) (436:436:436))
        (PORT datae (494:494:494) (487:487:487))
        (PORT dataf (211:211:211) (213:213:213))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (263:263:263) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (495:495:495) (502:502:502))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (489:489:489) (501:501:501))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (255:255:255) (259:259:259))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (718:718:718))
        (PORT datab (711:711:711) (694:694:694))
        (PORT datac (427:427:427) (436:436:436))
        (PORT datad (438:438:438) (443:443:443))
        (PORT datae (486:486:486) (478:478:478))
        (PORT dataf (216:216:216) (217:217:217))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (346:346:346) (349:349:349))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (437:437:437))
        (PORT datab (710:710:710) (694:694:694))
        (PORT datac (720:720:720) (715:715:715))
        (PORT datad (438:438:438) (444:444:444))
        (PORT datae (483:483:483) (475:475:475))
        (PORT dataf (123:123:123) (122:122:122))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT asdata (498:498:498) (507:507:507))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (268:268:268) (274:274:274))
        (PORT clrn (1066:1066:1066) (1022:1022:1022))
        (PORT ena (841:841:841) (822:822:822))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (437:437:437))
        (PORT datab (710:710:710) (694:694:694))
        (PORT datac (438:438:438) (444:444:444))
        (PORT datad (720:720:720) (715:715:715))
        (PORT datae (491:491:491) (484:484:484))
        (PORT dataf (152:152:152) (150:150:150))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (263:263:263) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (626:626:626) (587:587:587))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (597:597:597) (615:615:615))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (714:714:714))
        (PORT datab (710:710:710) (693:693:693))
        (PORT datac (426:426:426) (436:436:436))
        (PORT datad (445:445:445) (444:444:444))
        (PORT datae (480:480:480) (472:472:472))
        (PORT dataf (227:227:227) (222:222:222))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (266:266:266) (265:265:265))
        (PORT ena (548:548:548) (511:511:511))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (497:497:497) (501:501:501))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (714:714:714))
        (PORT datab (710:710:710) (693:693:693))
        (PORT datac (445:445:445) (444:444:444))
        (PORT datad (426:426:426) (436:436:436))
        (PORT datae (487:487:487) (481:481:481))
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (391:391:391) (411:411:411))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (291:291:291) (299:299:299))
        (PORT ena (548:548:548) (511:511:511))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (500:500:500) (510:510:510))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (712:712:712))
        (PORT datab (703:703:703) (690:690:690))
        (PORT datac (441:441:441) (446:446:446))
        (PORT datad (425:425:425) (434:434:434))
        (PORT datae (485:485:485) (478:478:478))
        (PORT dataf (149:149:149) (146:146:146))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (626:626:626) (587:587:587))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (712:712:712))
        (PORT datab (703:703:703) (690:690:690))
        (PORT datac (425:425:425) (434:434:434))
        (PORT datad (441:441:441) (446:446:446))
        (PORT datae (478:478:478) (469:469:469))
        (PORT dataf (127:127:127) (125:125:125))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1160:1160:1160))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (483:483:483) (455:455:455))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (697:697:697))
        (PORT datab (697:697:697) (679:679:679))
        (PORT datac (458:458:458) (462:462:462))
        (PORT datad (432:432:432) (442:442:442))
        (PORT datae (481:481:481) (474:474:474))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (203:203:203) (204:204:204))
        (IOPATH datab combout (198:198:198) (204:204:204))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datad combout (113:113:113) (128:128:128))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT asdata (299:299:299) (311:311:311))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (690:690:690) (658:658:658))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1149:1149:1149))
        (PORT asdata (588:588:588) (595:595:595))
        (PORT ena (686:686:686) (651:651:651))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (697:697:697))
        (PORT datab (697:697:697) (679:679:679))
        (PORT datac (432:432:432) (442:442:442))
        (PORT datad (458:458:458) (462:462:462))
        (PORT datae (473:473:473) (465:465:465))
        (PORT dataf (1709:1709:1709) (1634:1634:1634))
        (IOPATH dataa combout (201:201:201) (201:201:201))
        (IOPATH datab combout (195:195:195) (201:201:201))
        (IOPATH datac combout (121:121:121) (118:118:118))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (626:626:626) (587:587:587))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (626:626:626) (587:587:587))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1153:1153:1153))
        (PORT asdata (390:390:390) (398:398:398))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (1136:1136:1136) (1175:1175:1175))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (950:950:950) (1003:1003:1003))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1077:1077:1077) (1033:1033:1033))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (468:468:468) (480:480:480))
        (PORT ena (617:617:617) (581:581:581))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1146:1146:1146))
        (PORT asdata (468:468:468) (483:483:483))
        (PORT ena (632:632:632) (590:590:590))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (158:158:158))
        (PORT datab (245:245:245) (260:260:260))
        (PORT datad (159:159:159) (162:162:162))
        (PORT datae (158:158:158) (172:172:172))
        (PORT dataf (254:254:254) (253:253:253))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (371:371:371))
        (PORT datac (742:742:742) (746:746:746))
        (PORT datad (409:409:409) (409:409:409))
        (PORT dataf (356:356:356) (355:355:355))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (135:135:135))
        (PORT datab (132:132:132) (130:130:130))
        (PORT datac (134:134:134) (132:132:132))
        (PORT datad (129:129:129) (125:125:125))
        (PORT dataf (134:134:134) (131:131:131))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (179:179:179))
        (PORT datac (145:145:145) (156:156:156))
        (PORT datad (62:62:62) (76:76:76))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (500:500:500) (497:497:497))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (626:626:626) (587:587:587))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (592:592:592) (558:558:558))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datac (63:63:63) (77:77:77))
        (PORT datad (123:123:123) (136:136:136))
        (PORT dataf (190:190:190) (188:188:188))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT asdata (265:265:265) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (372:372:372))
        (PORT datab (248:248:248) (260:260:260))
        (PORT datac (186:186:186) (184:184:184))
        (PORT dataf (392:392:392) (387:387:387))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (182:182:182))
        (PORT datab (394:394:394) (391:391:391))
        (PORT datac (366:366:366) (369:369:369))
        (PORT datad (192:192:192) (191:191:191))
        (PORT datae (124:124:124) (138:138:138))
        (PORT dataf (240:240:240) (250:250:250))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1151:1151:1151))
        (PORT asdata (258:258:258) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT asdata (259:259:259) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (261:261:261) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT asdata (264:264:264) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (264:264:264) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (262:262:262) (272:272:272))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (257:257:257) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1158:1158:1158))
        (PORT asdata (271:271:271) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (263:263:263) (274:274:274))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (270:270:270) (280:280:280))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (261:261:261) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (263:263:263) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT asdata (261:261:261) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT asdata (259:259:259) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1151:1151:1151))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT asdata (260:260:260) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (259:259:259) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT asdata (257:257:257) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1162:1162:1162))
        (PORT asdata (255:255:255) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (256:256:256) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT asdata (266:266:266) (273:273:273))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (268:268:268) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT asdata (255:255:255) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (266:266:266) (276:276:276))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT asdata (268:268:268) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT asdata (268:268:268) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT asdata (263:263:263) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1169:1169:1169))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (258:258:258) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT asdata (269:269:269) (281:281:281))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (261:261:261) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (257:257:257) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (260:260:260) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (261:261:261) (272:272:272))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (256:256:256) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (260:260:260) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (261:261:261) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (272:272:272) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT asdata (257:257:257) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1155:1155:1155))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (255:255:255) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT asdata (258:258:258) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (265:265:265) (276:276:276))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1157:1157:1157))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (259:259:259) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT asdata (259:259:259) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (255:255:255) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (261:261:261) (272:272:272))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1168:1168:1168))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (272:272:272) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (316:316:316) (330:330:330))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (261:261:261) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (260:260:260) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1156:1156:1156))
        (PORT asdata (259:259:259) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1148:1148:1148))
        (PORT asdata (261:261:261) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (258:258:258) (265:265:265))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (268:268:268) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (257:257:257) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (266:266:266) (276:276:276))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT asdata (265:265:265) (276:276:276))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT asdata (257:257:257) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT asdata (263:263:263) (274:274:274))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT asdata (257:257:257) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT asdata (260:260:260) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1159:1159:1159))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (258:258:258) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (259:259:259) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (268:268:268) (279:279:279))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT asdata (260:260:260) (267:267:267))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (308:308:308) (314:314:314))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1163:1163:1163))
        (PORT asdata (264:264:264) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (262:262:262) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (255:255:255) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (267:267:267) (277:277:277))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (261:261:261) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (260:260:260) (266:266:266))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (268:268:268) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (270:270:270) (280:280:280))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (311:311:311) (322:322:322))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1170:1170:1170))
        (PORT asdata (359:359:359) (375:375:375))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (257:257:257) (264:264:264))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (1074:1074:1074) (1030:1030:1030))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (258:258:258) (268:268:268))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (265:265:265) (271:271:271))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (295:295:295) (306:306:306))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (65:65:65) (82:82:82))
        (PORT datac (184:184:184) (182:182:182))
        (PORT datad (132:132:132) (151:151:151))
        (PORT dataf (104:104:104) (119:119:119))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (259:259:259) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1166:1166:1166))
        (PORT asdata (262:262:262) (269:269:269))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (260:260:260) (270:270:270))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT asdata (264:264:264) (275:275:275))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1164:1164:1164))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (173:173:173))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (196:196:196))
        (IOPATH dataa combout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datae (323:323:323) (327:327:327))
        (IOPATH datae combout (87:87:87) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataf (202:202:202) (211:211:211))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataf (195:195:195) (195:195:195))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataf (208:208:208) (213:213:213))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (213:213:213))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataf (205:205:205) (209:209:209))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (198:198:198) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (190:190:190))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (208:208:208) (209:209:209))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataf (206:206:206) (216:216:216))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (334:334:334) (367:367:367))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (344:344:344) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (314:314:314) (347:347:347))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (314:314:314) (347:347:347))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (399:399:399) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (399:399:399) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (379:379:379) (413:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (324:324:324) (357:357:357))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (324:324:324) (357:357:357))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (304:304:304) (337:337:337))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (294:294:294) (327:327:327))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_out\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (389:389:389) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (399:399:399) (433:433:433))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE ad_13_14\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (379:379:379) (413:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE clk\~inputclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (287:287:287) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (1185:1185:1185) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (2263:2263:2263) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (384:384:384))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (402:402:402) (412:412:412))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (489:489:489) (484:484:484))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (448:448:448) (456:456:456))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (536:536:536) (537:537:537))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (360:360:360) (370:370:370))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (359:359:359) (369:369:369))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (394:394:394))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (425:425:425))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (359:359:359))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (484:484:484) (482:482:482))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (407:407:407))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (730:730:730) (726:726:726))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (795:795:795) (773:773:773))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (253:253:253))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (371:371:371))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (184:184:184) (175:175:175))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (300:300:300) (285:285:285))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (383:383:383) (382:382:382))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (310:310:310) (293:293:293))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (330:330:330) (314:314:314))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (826:826:826) (823:823:823))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (475:475:475) (472:472:472))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (352:352:352))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (357:357:357) (344:344:344))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (589:589:589) (577:577:577))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (598:598:598) (589:589:589))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (586:586:586) (569:569:569))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (426:426:426) (407:407:407))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (425:425:425) (406:406:406))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (387:387:387) (383:383:383))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (390:390:390) (383:383:383))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (57:57:57) (70:70:70))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (58:58:58) (72:72:72))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (296:296:296) (303:303:303))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (308:308:308))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (296:296:296) (303:303:303))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (297:297:297) (304:304:304))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (310:310:310) (316:316:316))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (301:301:301) (308:308:308))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1689:1689:1689) (1616:1616:1616))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (172:172:172) (167:167:167))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (262:262:262))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (129:129:129))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (255:255:255))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (413:413:413) (411:411:411))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (356:356:356))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (236:236:236))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (162:162:162) (158:158:158))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (692:692:692) (685:685:685))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (175:175:175) (185:185:185))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (63:63:63) (74:74:74))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (89:89:89) (100:100:100))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (103:103:103) (113:113:113))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (99:99:99) (110:110:110))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (95:95:95) (106:106:106))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (66:66:66) (80:80:80))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (66:66:66) (80:80:80))
        (IOPATH dataa combout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (353:353:353))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (345:345:345))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (344:344:344))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (58:58:58) (71:71:71))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (170:170:170) (185:185:185))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (162:162:162) (174:174:174))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (125:125:125) (124:124:124))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (170:170:170))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (239:239:239))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (130:130:130))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (254:254:254))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (130:130:130))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (231:231:231))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (129:129:129))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (414:414:414) (407:407:407))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (129:129:129))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (246:246:246))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (171:171:171) (167:167:167))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (124:124:124))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (249:249:249) (249:249:249))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (128:128:128))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (125:125:125))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (152:152:152) (148:148:148))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (139:139:139))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (221:221:221) (222:222:222))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (148:148:148) (144:144:144))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (156:156:156))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (126:126:126))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (222:222:222) (213:213:213))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (151:151:151) (148:148:148))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (129:129:129))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (171:171:171) (169:169:169))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (136:136:136))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (236:236:236))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (176:176:176) (172:172:172))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (149:149:149) (146:146:146))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (136:136:136))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (141:141:141))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (417:417:417))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (132:132:132))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (475:475:475) (460:460:460))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (128:128:128))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (453:453:453) (454:454:454))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (154:154:154) (153:153:153))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (170:170:170) (168:168:168))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (164:164:164) (162:162:162))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (172:172:172) (169:169:169))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (743:743:743) (729:729:729))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (376:376:376))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (384:384:384) (397:397:397))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (312:312:312))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (427:427:427))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (478:478:478))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (473:473:473) (483:483:483))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (472:472:472) (491:491:491))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (465:465:465))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (332:332:332))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (IOPATH dataa combout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (341:341:341))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (301:301:301) (297:297:297))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (115:115:115))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (216:216:216) (221:221:221))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (110:110:110) (122:122:122))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (228:228:228) (233:233:233))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (323:323:323))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (374:374:374) (375:375:375))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (315:315:315) (333:333:333))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (374:374:374) (384:384:384))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (108:108:108) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (212:212:212) (224:224:224))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (105:105:105) (117:117:117))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (217:217:217))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (456:456:456) (470:470:470))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (193:193:193) (201:201:201))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (222:222:222) (229:229:229))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (222:222:222))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (446:446:446))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (420:420:420))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (520:520:520) (533:533:533))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (388:388:388) (404:404:404))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (347:347:347))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (340:340:340) (361:361:361))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (337:337:337))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (404:404:404))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (304:304:304))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (408:408:408) (420:420:420))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (377:377:377))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (422:422:422) (431:431:431))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (104:104:104) (115:115:115))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (227:227:227))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (109:109:109) (122:122:122))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (223:223:223))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (362:362:362))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (129:129:129))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (148:148:148) (144:144:144))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (120:120:120) (118:118:118))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (128:128:128))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (124:124:124))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (131:131:131))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (126:126:126))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (406:406:406) (407:407:407))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (133:133:133))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (154:154:154) (150:150:150))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (126:126:126))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (133:133:133))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (132:132:132))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (131:131:131))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (140:140:140) (138:138:138))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (135:135:135))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (135:135:135))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (140:140:140))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (174:174:174) (168:168:168))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (128:128:128))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (139:139:139) (137:137:137))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (126:126:126))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (144:144:144) (142:142:142))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (153:153:153) (149:149:149))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (459:459:459) (455:455:455))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (124:124:124))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (273:273:273) (271:271:271))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (142:142:142))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (138:138:138) (137:137:137))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (126:126:126))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (125:125:125))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (242:242:242))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (131:131:131))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (476:476:476) (471:471:471))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (149:149:149))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (137:137:137) (135:135:135))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (159:159:159) (160:160:160))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (177:177:177) (176:176:176))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (142:142:142) (143:143:143))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (143:143:143) (144:144:144))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (133:133:133))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (410:410:410) (411:411:411))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (131:131:131))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (136:136:136))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (268:268:268) (263:263:263))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (161:161:161) (158:158:158))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (145:145:145) (141:141:141))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (126:126:126))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (126:126:126))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (130:130:130))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (407:407:407) (411:411:411))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (125:125:125))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (128:128:128))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (130:130:130))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (135:135:135) (134:134:134))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (130:130:130) (129:129:129))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (316:316:316) (321:321:321))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (137:137:137))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (134:134:134))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (264:264:264))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (213:213:213) (211:211:211))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (504:504:504) (500:500:500))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (132:132:132))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (133:133:133))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (133:133:133))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (132:132:132))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (165:165:165) (160:160:160))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (126:126:126))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (126:126:126))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (442:442:442) (433:433:433))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (441:441:441) (433:433:433))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (120:120:120))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (451:451:451))
        (IOPATH datab combout (192:192:192) (198:198:198))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (451:451:451))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (128:128:128))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (131:131:131))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (130:130:130))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (359:359:359))
        (IOPATH dataa combout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (359:359:359))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (134:134:134) (131:131:131))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (365:365:365) (366:366:366))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (368:368:368) (369:369:369))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (371:371:371) (364:364:364))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (479:479:479) (465:465:465))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (361:361:361))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (354:354:354))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (129:129:129))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (493:493:493))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (493:493:493))
        (IOPATH datab combout (192:192:192) (198:198:198))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (125:125:125))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (421:421:421) (401:401:401))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (418:418:418) (395:395:395))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (130:130:130) (129:129:129))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (459:459:459) (454:454:454))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (139:139:139) (137:137:137))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (423:423:423) (394:394:394))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (431:431:431) (401:401:401))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (129:129:129))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (IOPATH dataa combout (198:198:198) (197:197:197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (IOPATH dataa combout (195:195:195) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (224:224:224) (221:221:221))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (220:220:220) (217:217:217))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (135:135:135))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1055:1055:1055) (1016:1016:1016))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (230:230:230) (224:224:224))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (228:228:228))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (129:129:129))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (867:867:867) (816:816:816))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (125:125:125))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (128:128:128))
        (IOPATH datab combout (189:189:189) (196:196:196))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (821:821:821) (788:788:788))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (833:833:833) (801:801:801))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (124:124:124))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (128:128:128))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (130:130:130) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (120:120:120) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (126:126:126))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (121:121:121))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (130:130:130) (128:128:128))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (125:125:125))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (124:124:124))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (127:127:127) (126:126:126))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (124:124:124))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (133:133:133) (130:130:130))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (130:130:130))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (124:124:124))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (132:132:132) (128:128:128))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (120:120:120) (118:118:118))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (128:128:128))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (136:136:136) (132:132:132))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (120:120:120) (118:118:118))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (130:130:130) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (122:122:122) (120:120:120))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (121:121:121))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (127:127:127))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (120:120:120) (118:118:118))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (131:131:131) (129:129:129))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (123:123:123))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (155:155:155) (151:151:151))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (125:125:125) (124:124:124))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (129:129:129) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (126:126:126) (124:124:124))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (130:130:130) (127:127:127))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (121:121:121))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (121:121:121) (119:119:119))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (124:124:124) (122:122:122))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (128:128:128) (125:125:125))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (123:123:123) (120:120:120))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3284:3284:3284) (3342:3342:3342))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3323:3323:3323) (3384:3384:3384))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3228:3228:3228) (3295:3295:3295))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3693:3693:3693) (3746:3746:3746))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3103:3103:3103) (3167:3167:3167))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3674:3674:3674) (3723:3723:3723))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3364:3364:3364) (3412:3412:3412))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3358:3358:3358) (3423:3423:3423))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3292:3292:3292) (3360:3360:3360))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3241:3241:3241) (3296:3296:3296))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3112:3112:3112) (3178:3178:3178))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3098:3098:3098) (3164:3164:3164))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3120:3120:3120) (3189:3189:3189))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (943:943:943) (962:962:962))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (928:928:928) (951:951:951))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE da_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1039:1039:1039) (1008:1008:1008))
        (IOPATH i o (1370:1370:1370) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (1059:1059:1059))
        (IOPATH i o (1412:1412:1412) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2376:2376:2376) (2470:2470:2470))
        (IOPATH i o (1412:1412:1412) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2495:2495:2495) (2595:2595:2595))
        (IOPATH i o (1390:1390:1390) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1368:1368:1368) (1351:1351:1351))
        (IOPATH i o (1400:1400:1400) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2410:2410:2410) (2488:2488:2488))
        (IOPATH i o (1376:1376:1376) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1590:1590:1590) (1615:1615:1615))
        (IOPATH i o (1376:1376:1376) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2387:2387:2387) (2470:2470:2470))
        (IOPATH i o (1370:1370:1370) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2468:2468:2468) (2561:2561:2561))
        (IOPATH i o (1370:1370:1370) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1118:1118:1118) (1094:1094:1094))
        (IOPATH i o (1360:1360:1360) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2385:2385:2385) (2473:2473:2473))
        (IOPATH i o (1352:1352:1352) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2288:2288:2288) (2357:2357:2357))
        (IOPATH i o (1402:1402:1402) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE dac_in\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1767:1767:1767) (1768:1768:1768))
        (IOPATH i o (1382:1382:1382) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1470:1470:1470) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|pll\~FBOUTclkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (945:945:945) (949:949:949))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (419:419:419) (454:454:454))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_and2")
    (INSTANCE Clock_management_1\|altpll_component\|_clk0\~clkctrl.outclk_and)
    (DELAY
      (ABSOLUTE
        (IOPATH IN1 Y (892:892:892) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE address\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (147:147:147))
        (IOPATH datab sumout (432:432:432) (405:405:405))
        (IOPATH datab cout (322:322:322) (322:322:322))
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (395:395:395) (395:395:395))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (74:74:74) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1143:1143:1143))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (367:367:367) (378:378:378))
        (PORT d[1] (826:826:826) (855:855:855))
        (PORT d[2] (372:372:372) (393:393:393))
        (PORT d[3] (376:376:376) (404:404:404))
        (PORT d[4] (831:831:831) (838:838:838))
        (PORT d[5] (398:398:398) (429:429:429))
        (PORT d[6] (881:881:881) (902:902:902))
        (PORT d[7] (432:432:432) (466:466:466))
        (PORT d[8] (738:738:738) (783:783:783))
        (PORT d[9] (413:413:413) (427:427:427))
        (PORT d[10] (379:379:379) (401:401:401))
        (PORT d[11] (421:421:421) (449:449:449))
        (PORT clk (1155:1155:1155) (1126:1126:1126))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1126:1126:1126))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1127:1127:1127))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1089:1089:1089))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (275:275:275) (281:281:281))
        (PORT d[1] (332:332:332) (352:352:352))
        (PORT d[2] (273:273:273) (287:287:287))
        (PORT d[3] (337:337:337) (358:358:358))
        (PORT d[4] (285:285:285) (288:288:288))
        (PORT d[5] (330:330:330) (348:348:348))
        (PORT d[6] (320:320:320) (335:335:335))
        (PORT d[7] (332:332:332) (352:352:352))
        (PORT d[8] (325:325:325) (339:339:339))
        (PORT d[9] (284:284:284) (296:296:296))
        (PORT d[10] (740:740:740) (781:781:781))
        (PORT d[11] (418:418:418) (444:444:444))
        (PORT clk (1140:1140:1140) (1110:1110:1110))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1073:1073:1073))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (809:809:809))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (810:810:810))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (810:810:810))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (810:810:810))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (547:547:547))
        (PORT d[1] (610:610:610) (630:630:630))
        (PORT d[2] (509:509:509) (525:525:525))
        (PORT d[3] (613:613:613) (637:637:637))
        (PORT d[4] (878:878:878) (886:886:886))
        (PORT d[5] (594:594:594) (615:615:615))
        (PORT d[6] (578:578:578) (589:589:589))
        (PORT d[7] (503:503:503) (541:541:541))
        (PORT d[8] (591:591:591) (622:622:622))
        (PORT d[9] (511:511:511) (528:528:528))
        (PORT d[10] (577:577:577) (598:598:598))
        (PORT d[11] (491:491:491) (502:502:502))
        (PORT clk (1154:1154:1154) (1125:1125:1125))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1125:1125:1125))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1126:1126:1126))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1088:1088:1088))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (885:885:885))
        (PORT d[1] (948:948:948) (973:973:973))
        (PORT d[2] (613:613:613) (631:631:631))
        (PORT d[3] (995:995:995) (1014:1014:1014))
        (PORT d[4] (559:559:559) (570:570:570))
        (PORT d[5] (763:763:763) (787:787:787))
        (PORT d[6] (727:727:727) (748:748:748))
        (PORT d[7] (738:738:738) (762:762:762))
        (PORT d[8] (983:983:983) (1011:1011:1011))
        (PORT d[9] (436:436:436) (467:467:467))
        (PORT d[10] (582:582:582) (607:607:607))
        (PORT d[11] (636:636:636) (664:664:664))
        (PORT clk (1142:1142:1142) (1112:1112:1112))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1075:1075:1075))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (812:812:812))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (838:838:838))
        (PORT d[1] (887:887:887) (916:916:916))
        (PORT d[2] (537:537:537) (555:555:555))
        (PORT d[3] (878:878:878) (891:891:891))
        (PORT d[4] (612:612:612) (629:629:629))
        (PORT d[5] (569:569:569) (605:605:605))
        (PORT d[6] (563:563:563) (575:575:575))
        (PORT d[7] (592:592:592) (603:603:603))
        (PORT d[8] (852:852:852) (871:871:871))
        (PORT d[9] (518:518:518) (555:555:555))
        (PORT d[10] (588:588:588) (608:608:608))
        (PORT d[11] (510:510:510) (551:551:551))
        (PORT clk (1157:1157:1157) (1128:1128:1128))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1129:1129:1129))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1091:1091:1091))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (827:827:827))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (828:828:828))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (446:446:446) (447:447:447))
        (PORT d[1] (559:559:559) (579:579:579))
        (PORT d[2] (446:446:446) (457:457:457))
        (PORT d[3] (562:562:562) (582:582:582))
        (PORT d[4] (1018:1018:1018) (1034:1034:1034))
        (PORT d[5] (468:468:468) (491:491:491))
        (PORT d[6] (721:721:721) (744:744:744))
        (PORT d[7] (960:960:960) (1000:1000:1000))
        (PORT d[8] (542:542:542) (569:569:569))
        (PORT d[9] (435:435:435) (442:442:442))
        (PORT d[10] (778:778:778) (827:827:827))
        (PORT d[11] (440:440:440) (450:450:450))
        (PORT clk (1141:1141:1141) (1111:1111:1111))
        (PORT ena (278:278:278) (257:257:257))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (37:37:37))
      (HOLD d (posedge clk) (39:39:39))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (695:695:695))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1074:1074:1074))
        (IOPATH (posedge clk) q (61:61:61) (70:70:70))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (31:31:31))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_register")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (810:810:810))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (811:811:811))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_ram_pulse_generator")
    (INSTANCE ECHO\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (811:811:811))
        (IOPATH (posedge clk) pulse (0:0:0) (506:506:506))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (314:314:314) (347:347:347))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (379:379:379) (413:413:413))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (324:324:324) (357:357:357))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE altera_reserved_ntrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (359:359:359) (393:393:393))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (149:149:149))
        (PORT dataf (1422:1422:1422) (1382:1382:1382))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datae (1203:1203:1203) (1163:1163:1163))
        (PORT dataf (275:275:275) (270:270:270))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (158:158:158))
        (PORT dataf (254:254:254) (249:249:249))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1479:1479:1479) (1489:1489:1489))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1171:1171:1171))
        (PORT datab (137:137:137) (136:136:136))
        (PORT dataf (245:245:245) (247:247:247))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataf (226:226:226) (223:223:223))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1479:1479:1479) (1489:1489:1489))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1171:1171:1171))
        (PORT dataf (212:212:212) (209:209:209))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (158:158:158))
        (PORT datad (1186:1186:1186) (1146:1146:1146))
        (PORT dataf (212:212:212) (210:210:210))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (151:151:151))
        (PORT datae (1337:1337:1337) (1294:1294:1294))
        (PORT dataf (221:221:221) (227:227:227))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (128:128:128))
        (PORT datad (190:190:190) (186:186:186))
        (PORT dataf (1424:1424:1424) (1384:1384:1384))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (281:281:281))
        (PORT datac (143:143:143) (148:148:148))
        (PORT dataf (283:283:283) (279:279:279))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datac combout (146:146:146) (157:157:157))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (290:290:290))
        (PORT datac (133:133:133) (138:138:138))
        (PORT datad (1354:1354:1354) (1317:1317:1317))
        (PORT dataf (228:228:228) (236:236:236))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1329:1329:1329))
        (PORT datad (157:157:157) (152:152:152))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (128:128:128))
        (PORT datac (171:171:171) (170:170:170))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1692:1692:1692) (1700:1700:1700))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1617:1617:1617) (1532:1532:1532))
        (PORT dataf (331:331:331) (327:327:327))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1665:1665:1665) (1558:1558:1558))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1259:1259:1259) (1213:1213:1213))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (125:125:125))
        (PORT datac (157:157:157) (153:153:153))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1149:1149:1149))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (1564:1564:1564) (1482:1482:1482))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1177:1177:1177))
        (PORT datab (146:146:146) (143:143:143))
        (PORT dataf (269:269:269) (267:267:267))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (267:267:267) (277:277:277))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (210:210:210) (211:211:211))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (253:253:253) (255:255:255))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (257:257:257) (255:255:255))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (293:293:293) (298:298:298))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (278:278:278) (287:287:287))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (144:144:144) (143:143:143))
        (IOPATH datac combout (122:122:122) (119:119:119))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT asdata (271:271:271) (275:275:275))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (423:423:423) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (134:134:134))
        (PORT datab (137:137:137) (137:137:137))
        (PORT datac (168:168:168) (173:173:173))
        (PORT dataf (171:171:171) (167:167:167))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (135:135:135))
        (PORT datab (136:136:136) (136:136:136))
        (PORT datac (150:150:150) (146:146:146))
        (PORT datad (142:142:142) (141:141:141))
        (PORT datae (173:173:173) (169:169:169))
        (PORT dataf (107:107:107) (118:118:118))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (367:367:367) (329:329:329))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (138:138:138))
        (PORT datab (381:381:381) (364:364:364))
        (PORT datac (385:385:385) (387:387:387))
        (PORT datad (177:177:177) (176:176:176))
        (PORT dataf (1415:1415:1415) (1375:1375:1375))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (321:321:321) (327:327:327))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (356:356:356) (367:367:367))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (350:350:350) (350:350:350))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (416:416:416))
        (PORT datad (126:126:126) (132:132:132))
        (PORT datae (161:161:161) (170:170:170))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (138:138:138))
        (PORT datab (381:381:381) (364:364:364))
        (PORT datac (183:183:183) (184:184:184))
        (PORT dataf (1415:1415:1415) (1374:1374:1374))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (471:471:471) (484:484:484))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (285:285:285))
        (PORT datae (253:253:253) (246:246:246))
        (PORT dataf (294:294:294) (290:290:290))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1140:1140:1140))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (529:529:529) (512:512:512))
        (PORT ena (475:475:475) (452:452:452))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (249:249:249))
        (PORT datab (386:386:386) (388:388:388))
        (PORT datac (58:58:58) (72:72:72))
        (PORT datad (310:310:310) (293:293:293))
        (PORT dataf (213:213:213) (218:218:218))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (139:139:139) (149:149:149))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (354:354:354))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (173:173:173))
        (PORT datab (166:166:166) (178:178:178))
        (PORT datac (129:129:129) (134:134:134))
        (PORT datad (255:255:255) (258:258:258))
        (PORT datae (405:405:405) (408:408:408))
        (PORT dataf (381:381:381) (362:362:362))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (133:133:133) (137:137:137))
        (PORT datad (166:166:166) (172:172:172))
        (PORT dataf (219:219:219) (217:217:217))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (137:137:137))
        (PORT datad (173:173:173) (181:181:181))
        (PORT dataf (215:215:215) (220:220:220))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (134:134:134))
        (PORT datac (160:160:160) (162:162:162))
        (PORT datad (194:194:194) (200:200:200))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (348:348:348) (346:346:346))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (251:251:251))
        (PORT datab (396:396:396) (378:378:378))
        (PORT datac (423:423:423) (422:422:422))
        (PORT datad (160:160:160) (160:160:160))
        (PORT datae (128:128:128) (133:133:133))
        (PORT dataf (265:265:265) (262:262:262))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (176:176:176))
        (PORT datab (137:137:137) (134:134:134))
        (PORT datac (60:60:60) (74:74:74))
        (PORT datad (389:389:389) (372:372:372))
        (PORT dataf (252:252:252) (255:255:255))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (158:158:158))
        (PORT datad (188:188:188) (188:188:188))
        (PORT dataf (222:222:222) (229:229:229))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT asdata (370:370:370) (375:375:375))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (374:374:374) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (129:129:129))
        (PORT datad (168:168:168) (171:171:171))
        (PORT dataf (259:259:259) (262:262:262))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (PORT ena (438:438:438) (400:400:400))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (437:437:437))
        (PORT datae (168:168:168) (171:171:171))
        (PORT dataf (153:153:153) (147:147:147))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (409:409:409) (421:421:421))
        (PORT datac (185:185:185) (191:191:191))
        (PORT datad (328:328:328) (324:324:324))
        (PORT dataf (179:179:179) (187:187:187))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (413:413:413) (385:385:385))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (155:155:155))
        (PORT datac (59:59:59) (73:73:73))
        (PORT datad (344:344:344) (338:338:338))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (647:647:647) (603:603:603))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (168:168:168))
        (PORT dataf (238:238:238) (237:237:237))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1148:1148:1148))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1152:1152:1152))
        (PORT d (42:42:42) (40:40:40))
        (PORT asdata (680:680:680) (691:691:691))
        (PORT clrn (584:584:584) (549:549:549))
        (PORT sload (885:885:885) (851:851:851))
        (PORT ena (827:827:827) (807:807:807))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (138:138:138))
        (PORT datab (139:139:139) (139:139:139))
        (PORT datac (180:180:180) (178:178:178))
        (PORT datad (153:153:153) (151:151:151))
        (PORT datae (65:65:65) (78:78:78))
        (PORT dataf (139:139:139) (137:137:137))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1146:1146:1146))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (387:387:387) (366:366:366))
        (PORT ena (367:367:367) (329:329:329))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (470:470:470) (463:463:463))
        (PORT datac (431:431:431) (425:425:425))
        (PORT datad (439:439:439) (430:430:430))
        (PORT datae (445:445:445) (435:435:435))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (377:377:377) (327:327:327))
        (PORT ena (354:354:354) (316:316:316))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (377:377:377) (327:327:327))
        (PORT ena (354:354:354) (316:316:316))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (392:392:392))
        (PORT dataf (459:459:459) (460:460:460))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (146:146:146))
        (PORT datab (223:223:223) (226:226:226))
        (PORT datac (150:150:150) (153:153:153))
        (PORT datad (156:156:156) (159:159:159))
        (PORT datae (177:177:177) (190:190:190))
        (PORT dataf (153:153:153) (153:153:153))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (122:122:122) (119:119:119))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (377:377:377) (327:327:327))
        (PORT ena (354:354:354) (316:316:316))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (377:377:377) (327:327:327))
        (PORT ena (354:354:354) (316:316:316))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT sclr (377:377:377) (327:327:327))
        (PORT ena (354:354:354) (316:316:316))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sclr (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sclr (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (150:150:150) (150:150:150))
        (PORT datad (173:173:173) (178:178:178))
        (PORT dataf (159:159:159) (160:160:160))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (185:185:185))
        (PORT datab (459:459:459) (462:462:462))
        (PORT datac (1938:1938:1938) (1863:1863:1863))
        (PORT datad (132:132:132) (134:134:134))
        (PORT dataf (93:93:93) (107:107:107))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (445:445:445) (437:437:437))
        (PORT datac (490:490:490) (488:488:488))
        (PORT datae (455:455:455) (451:451:451))
        (PORT dataf (459:459:459) (458:458:458))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (373:373:373) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (146:146:146))
        (PORT datab (223:223:223) (233:233:233))
        (PORT datac (154:154:154) (154:154:154))
        (PORT datad (155:155:155) (159:159:159))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (200:200:200))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (133:133:133) (130:130:130))
        (PORT datad (446:446:446) (438:438:438))
        (PORT dataf (76:76:76) (87:87:87))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (373:373:373) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (146:146:146))
        (PORT datab (223:223:223) (233:233:233))
        (PORT datac (162:162:162) (167:167:167))
        (PORT datad (173:173:173) (180:180:180))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (185:185:185))
        (PORT datab (459:459:459) (462:462:462))
        (PORT datac (147:147:147) (143:143:143))
        (PORT datad (127:127:127) (125:125:125))
        (PORT dataf (125:125:125) (141:141:141))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (373:373:373) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (196:196:196))
        (PORT datab (159:159:159) (157:157:157))
        (PORT datac (135:135:135) (138:138:138))
        (PORT datad (150:150:150) (156:156:156))
        (PORT datae (451:451:451) (433:433:433))
        (PORT dataf (213:213:213) (223:223:223))
        (PORT datag (151:151:151) (155:155:155))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (373:373:373) (338:338:338))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (308:308:308))
        (PORT datac (1605:1605:1605) (1508:1508:1508))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (277:277:277))
        (PORT dataf (294:294:294) (289:289:289))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (441:441:441) (405:405:405))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (308:308:308))
        (PORT datad (173:173:173) (166:166:166))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (441:441:441) (405:405:405))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (297:297:297))
        (PORT datac (165:165:165) (161:161:161))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1138:1138:1138))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (441:441:441) (405:405:405))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (297:297:297))
        (PORT datad (116:116:116) (111:111:111))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datad combout (116:116:116) (99:99:99))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1140:1140:1140))
        (PORT asdata (214:214:214) (204:204:204))
        (PORT ena (380:380:380) (347:347:347))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (284:284:284))
        (PORT datac (126:126:126) (133:133:133))
        (PORT dataf (264:264:264) (255:255:255))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (284:284:284))
        (PORT datab (268:268:268) (261:261:261))
        (PORT datac (179:179:179) (179:179:179))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (107:107:107) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1862:1862:1862))
        (PORT datac (462:462:462) (462:462:462))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1144:1144:1144))
        (PORT d (42:42:42) (40:40:40))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (246:246:246))
        (PORT datab (139:139:139) (144:144:144))
        (PORT datac (293:293:293) (289:289:289))
        (PORT datad (305:305:305) (290:290:290))
        (PORT datae (404:404:404) (396:396:396))
        (PORT dataf (270:270:270) (258:258:258))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (2000:2000:2000) (2077:2077:2077))
        (PORT ena (548:548:548) (507:507:507))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (270:270:270) (276:276:276))
        (PORT ena (548:548:548) (507:507:507))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (261:261:261) (264:264:264))
        (PORT ena (548:548:548) (507:507:507))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (338:338:338) (339:339:339))
        (PORT datad (445:445:445) (447:447:447))
        (PORT datae (349:349:349) (350:350:350))
        (PORT dataf (478:478:478) (480:480:480))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (261:261:261) (267:267:267))
        (PORT ena (359:359:359) (321:321:321))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH cin sumout (164:164:164) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (511:511:511))
        (PORT datad (323:323:323) (318:318:318))
        (PORT datae (465:465:465) (462:462:462))
        (PORT dataf (453:453:453) (450:450:450))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datad combout (107:107:107) (122:122:122))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT sload (377:377:377) (306:306:306))
        (PORT ena (353:353:353) (315:315:315))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (179:179:179))
        (PORT datab (164:164:164) (165:165:165))
        (PORT datac (149:149:149) (146:146:146))
        (PORT datad (55:55:55) (69:69:69))
        (PORT datae (161:161:161) (158:158:158))
        (PORT dataf (164:164:164) (164:164:164))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT sload (377:377:377) (306:306:306))
        (PORT ena (353:353:353) (315:315:315))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT sload (377:377:377) (306:306:306))
        (PORT ena (353:353:353) (315:315:315))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (425:425:425) (409:409:409))
        (IOPATH datad cout (286:286:286) (286:286:286))
        (IOPATH cin sumout (164:164:164) (149:149:149))
        (IOPATH cin cout (10:10:10) (10:10:10))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT sload (377:377:377) (306:306:306))
        (PORT ena (353:353:353) (315:315:315))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1150:1150:1150))
        (PORT d (42:42:42) (40:40:40))
        (PORT sload (377:377:377) (306:306:306))
        (PORT ena (353:353:353) (315:315:315))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP sload (posedge clk) (35:35:35))
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD sload (posedge clk) (22:22:22))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (146:146:146))
        (PORT datab (159:159:159) (161:161:161))
        (PORT datac (164:164:164) (165:165:165))
        (PORT datad (170:170:170) (176:176:176))
        (PORT dataf (163:163:163) (164:164:164))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (153:153:153))
        (PORT datab (173:173:173) (169:169:169))
        (PORT datac (183:183:183) (186:186:186))
        (PORT datad (172:172:172) (168:168:168))
        (PORT dataf (177:177:177) (174:174:174))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (437:437:437))
        (PORT dataf (472:472:472) (474:474:474))
        (IOPATH datad combout (116:116:116) (99:99:99))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (133:133:133))
        (PORT datab (143:143:143) (141:141:141))
        (PORT datac (91:91:91) (102:102:102))
        (PORT datad (163:163:163) (176:176:176))
        (PORT dataf (49:49:49) (64:64:64))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (116:116:116) (102:102:102))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (481:481:481))
        (PORT datae (452:452:452) (450:450:450))
        (PORT dataf (450:450:450) (449:449:449))
        (IOPATH dataa combout (197:197:197) (198:198:198))
        (IOPATH datae combout (93:93:93) (95:95:95))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT d (42:42:42) (40:40:40))
        (PORT ena (365:365:365) (327:327:327))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (263:263:263) (269:269:269))
        (PORT ena (548:548:548) (507:507:507))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1142:1142:1142))
        (PORT asdata (256:256:256) (259:259:259))
        (PORT ena (359:359:359) (321:321:321))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (89:89:89) (101:101:101))
        (PORT datab (141:141:141) (139:139:139))
        (PORT datac (159:159:159) (175:175:175))
        (PORT dataf (68:68:68) (81:81:81))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (116:116:116) (112:112:112))
        (IOPATH datae combout (187:187:187) (192:192:192))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1140:1140:1140))
        (PORT asdata (388:388:388) (382:382:382))
        (PORT ena (541:541:541) (506:506:506))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
      )
    )
    (TIMINGCHECK
      (SETUP asdata (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD asdata (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (290:290:290))
        (PORT datab (139:139:139) (145:145:145))
        (PORT datac (316:316:316) (315:315:315))
        (PORT dataf (271:271:271) (267:267:267))
        (IOPATH dataa combout (198:198:198) (197:197:197))
        (IOPATH datab combout (192:192:192) (198:198:198))
        (IOPATH datac combout (104:104:104) (116:116:116))
        (IOPATH datad combout (222:222:222) (207:207:207))
        (IOPATH dataf combout (39:39:39) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (61:61:61) (75:75:75))
        (PORT datab (425:425:425) (420:420:420))
        (PORT datac (329:329:329) (328:328:328))
        (PORT datad (53:53:53) (67:67:67))
        (PORT datae (43:43:43) (54:54:54))
        (PORT dataf (287:287:287) (272:272:272))
        (PORT datag (55:55:55) (67:67:67))
        (IOPATH dataa combout (195:195:195) (195:195:195))
        (IOPATH datab combout (189:189:189) (196:196:196))
        (IOPATH datac combout (101:101:101) (112:112:112))
        (IOPATH datad combout (120:120:120) (119:119:119))
        (IOPATH datae combout (87:87:87) (89:89:89))
        (IOPATH dataf combout (39:39:39) (34:34:34))
        (IOPATH datag combout (118:118:118) (105:105:105))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataf (92:92:92) (102:102:102))
        (IOPATH dataf combout (39:39:39) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1165:1165:1165))
        (PORT d (42:42:42) (40:40:40))
        (PORT clrn (540:540:540) (506:506:506))
        (PORT ena (441:441:441) (405:405:405))
        (IOPATH (posedge clk) q (34:34:34) (34:34:34))
        (IOPATH (negedge clrn) q (102:102:102) (102:102:102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (22:22:22))
      (HOLD ena (posedge clk) (22:22:22))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (281:281:281) (269:269:269))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (450:450:450) (456:456:456))
      )
    )
  )
)
