vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/half_adder.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/muxn_1.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/full_adder.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/demux1_n.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_encoder.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/ripple_carry_adder.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/mux2_1.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/latch_d_en.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/edge_triggered_d_n.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/counter_mod2n.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/clock_filter.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/cathode_manager.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/anode_manager.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/shifter_a_sinistra.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/serial_div_restoring.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_on_board.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/contatore_modulo_4.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/add_sub.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/divisore_restoring.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/display_top_level.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/debounce.vhd"
vhdl work "/media/sf_ASE/VHDL/Milo/div_rest/div_rest/tester_dispositivi.vhd"
