{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1737405054761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737405054761 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dbg_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"dbg_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737405054787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737405054816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737405054817 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737405055194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737405055207 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737405055431 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737405055431 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 5644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737405055459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 5646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737405055459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 5648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737405055459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 5650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737405055459 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737405055459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1737405055466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737405055749 ""}
{ "Info" "ISTA_SDC_FOUND" "dbg_top.sdc " "Reading SDC File: 'dbg_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737405056665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737405056671 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1737405056683 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737405056684 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737405056684 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737405056684 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737405056684 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737405056684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737405056871 ""}  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 5640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737405056871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dbg_core:dbg_core_inst\|dbg_interface:dbg_if_inst\|res_n_int  " "Automatically promoted node dbg_core:dbg_core_inst\|dbg_interface:dbg_if_inst\|res_n_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|input_interceptor:switches_inst\|swic_state " "Destination node dbg_core:dbg_core_inst\|input_interceptor:switches_inst\|swic_state" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|input_interceptor:keys_inst\|swic_state " "Destination node dbg_core:dbg_core_inst\|input_interceptor:keys_inst\|swic_state" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[2\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[2\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[3\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[3\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[4\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[4\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[5\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[5\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[6\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[6\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[7\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[7\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[8\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[8\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[9\] " "Destination node dbg_core:dbg_core_inst\|uart_emulator:uart_emulator_inst\|clk_divisor\[9\]" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737405056872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737405056872 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737405056872 ""}  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737405056872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737405057229 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737405057232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737405057232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737405057237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737405057242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737405057247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737405057247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737405057249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737405057342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737405057345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737405057345 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737405057656 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737405057674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737405059235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737405059679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737405059709 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737405061442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737405061442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737405061856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737405064160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737405064160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737405064371 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737405064371 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737405064371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737405064373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737405064484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737405064498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737405064782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737405064783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737405065054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737405065503 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 Cyclone IV E " "55 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_gc_data 3.3-V LVTTL AD15 " "Pin emulated_gc_data uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVTTL AB28 " "Pin switches\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVTTL AC28 " "Pin switches\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVTTL AC27 " "Pin switches\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVTTL AD27 " "Pin switches\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVTTL AB27 " "Pin switches\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVTTL AC26 " "Pin switches\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVTTL AD26 " "Pin switches\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVTTL AB26 " "Pin switches\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[8\] 3.3-V LVTTL AC25 " "Pin switches\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[9\] 3.3-V LVTTL AB25 " "Pin switches\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[10\] 3.3-V LVTTL AC24 " "Pin switches\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[11\] 3.3-V LVTTL AB24 " "Pin switches\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[12\] 3.3-V LVTTL AB23 " "Pin switches\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[13\] 3.3-V LVTTL AA24 " "Pin switches\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[14\] 3.3-V LVTTL AA23 " "Pin switches\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[15\] 3.3-V LVTTL AA22 " "Pin switches\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[16\] 3.3-V LVTTL Y24 " "Pin switches\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[16] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[16\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[17\] 3.3-V LVTTL Y23 " "Pin switches\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { switches[17] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[17\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[0\] 2.5 V M23 " "Pin keys\[0\] uses I/O standard 2.5 V at M23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[1\] 2.5 V M21 " "Pin keys\[1\] uses I/O standard 2.5 V at M21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[2\] 2.5 V N21 " "Pin keys\[2\] uses I/O standard 2.5 V at N21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keys\[3\] 2.5 V R24 " "Pin keys\[3\] uses I/O standard 2.5 V at R24" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { keys[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "keys\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_snes_clk 3.3-V LVTTL AB22 " "Pin emulated_snes_clk uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_snes_clk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_snes_clk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "emulated_snes_latch 3.3-V LVTTL AB21 " "Pin emulated_snes_latch uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { emulated_snes_latch } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "emulated_snes_latch" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G12 " "Pin rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "snes_data 3.3-V LVTTL AE20 " "Pin snes_data uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { snes_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "snes_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gc_data 3.3-V LVTTL AH23 " "Pin gc_data uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wm8731_sdat 3.3-V LVTTL A8 " "Pin wm8731_sdat uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sdat } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sdat" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wm8731_sclk 3.3-V LVTTL B7 " "Pin wm8731_sclk uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sclk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sclk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[0\] 3.3-V LVTTL L3 " "Pin char_lcd_data\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[1\] 3.3-V LVTTL L1 " "Pin char_lcd_data\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[2\] 3.3-V LVTTL L2 " "Pin char_lcd_data\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[3\] 3.3-V LVTTL K7 " "Pin char_lcd_data\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[4\] 3.3-V LVTTL K1 " "Pin char_lcd_data\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[5\] 3.3-V LVTTL K2 " "Pin char_lcd_data\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[6\] 3.3-V LVTTL M3 " "Pin char_lcd_data\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "char_lcd_data\[7\] 3.3-V LVTTL M5 " "Pin char_lcd_data\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737405065869 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1737405065869 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "27 " "Following 27 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gc_data a permanently disabled " "Pin gc_data has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { gc_data } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gc_data" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "wm8731_sdat a permanently disabled " "Pin wm8731_sdat has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sdat } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sdat" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "wm8731_sclk a permanently disabled " "Pin wm8731_sclk has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { wm8731_sclk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "wm8731_sclk" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[0\] a permanently disabled " "Pin char_lcd_data\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[0\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[1\] a permanently disabled " "Pin char_lcd_data\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[1\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[2\] a permanently disabled " "Pin char_lcd_data\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[2\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[3\] a permanently disabled " "Pin char_lcd_data\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[3\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[4\] a permanently disabled " "Pin char_lcd_data\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[4\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[5\] a permanently disabled " "Pin char_lcd_data\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[5\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[6\] a permanently disabled " "Pin char_lcd_data\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[6\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "char_lcd_data\[7\] a permanently disabled " "Pin char_lcd_data\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { char_lcd_data[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "char_lcd_data\[7\]" } } } } { "../../../lib/top/src/dbg_top.vhd" "" { Text "/home/edauser/Documents/hwmod_ws2024/lib/top/src/dbg_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737405065871 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "Fitter" 0 -1 1737405065871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/output_files/dbg_top.fit.smsg " "Generated suppressed messages file /home/edauser/Documents/hwmod_ws2024/chapter3/pwm/quartus/output_files/dbg_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737405065994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1386 " "Peak virtual memory: 1386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737405066346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 15:31:06 2025 " "Processing ended: Mon Jan 20 15:31:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737405066346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737405066346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737405066346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737405066346 ""}
