// Seed: 2137663293
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri0  id_3
);
  logic [7:0] id_5;
  assign id_5[-1] = 1 !== id_5;
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd18,
    parameter id_16 = 32'd45
) (
    output wire id_0,
    output supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input wire id_13,
    input tri id_14,
    input supply1 _id_15,
    input wand _id_16
);
  wire [id_15 : id_16] id_18;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_19;
endmodule
