static void F_1 ( void T_1 * V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_3 ) ; V_2 ++ ) {\r\nF_3 ( V_1 + V_3 [ V_2 ] . V_4 ,\r\nV_3 [ V_2 ] . V_5 ,\r\nV_3 [ V_2 ] . V_6 ) ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_7 ) ; V_2 ++ ) {\r\nF_3 ( V_1 + V_7 [ V_2 ] . V_4 ,\r\nV_7 [ V_2 ] . V_5 ,\r\nV_7 [ V_2 ] . V_6 ) ;\r\n}\r\n}\r\nstatic void F_4 (\r\nvoid T_1 * V_1 , int V_8 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_9 ) ; V_2 ++ ) {\r\nF_3 ( V_1 +\r\nV_9 [ V_2 ] . V_4 +\r\n( 0x200 * V_8 ) ,\r\nV_9 [ V_2 ] . V_5 ,\r\nV_9 [ V_2 ] . V_6 ) ;\r\n}\r\nF_3 ( V_1 + ( 0x200 * V_8 ) + 0x0380 ,\r\n0x00000000 , 0x00000010 ) ;\r\nF_3 ( V_1 + ( 0x200 * V_8 ) + 0x03c0 ,\r\n0x00000000 , 0x00000200 ) ;\r\n}\r\nstatic void F_5 ( void T_1 * V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_10 ) ; V_2 ++ ) {\r\nF_3 ( V_1 + V_10 [ V_2 ] . V_4 ,\r\nV_10 [ V_2 ] . V_5 ,\r\nV_10 [ V_2 ] . V_6 ) ;\r\n}\r\n}\r\nstatic void F_6 (\r\nvoid T_1 * V_1 , int V_8 )\r\n{\r\nF_7 ( 0xe0e9e038 , V_1 + 0x1fe0 + ( 4 * V_8 ) ) ;\r\n}\r\nstatic void F_8 ( void T_1 * V_1 )\r\n{\r\nF_3 ( V_1 + 0x0a00 , 0x0000001f , 0x000000ff ) ;\r\n}\r\nstatic void F_9 ( void T_1 * V_1 )\r\n{\r\nF_7 ( 0x88000000 , V_1 + 0x1ff4 ) ;\r\n}\r\nstatic void F_10 ( void T_1 * V_1 )\r\n{\r\nF_8 ( V_1 ) ;\r\nF_7 ( 0xee000000 , V_1 + 0x1ff4 ) ;\r\n}\r\nstatic int F_11 ( void T_1 * V_11 )\r\n{\r\nunsigned long V_12 ;\r\nint V_13 = 0 ;\r\nT_2 V_14 , V_15 ;\r\nV_12 = V_16 + F_12 ( 500 ) ;\r\ndo {\r\nV_15 = ( F_13 ( V_11 + V_17 ) & F_14 ( 4 ) ) ;\r\nV_14 = ( F_13 ( V_11 + V_18 ) & F_14 ( 4 ) ) ;\r\nif ( V_14 && V_15 )\r\nreturn 0 ;\r\nif ( F_15 ( V_16 , V_12 ) ) {\r\nV_13 = - V_19 ;\r\nbreak;\r\n}\r\nF_16 () ;\r\n} while ( true );\r\nF_17 ( L_1 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic void F_18 ( void T_1 * V_11 )\r\n{\r\nF_7 ( 0x03 , V_11 + V_20 ) ;\r\n}\r\nstatic T_2 F_19 ( void T_1 * V_1 )\r\n{\r\nT_2 V_21 ;\r\nif ( F_20 ( V_1 ) ) {\r\nV_21 = ( F_13 ( V_1 + 0x0ec ) >> 24 ) & 0x0ff ;\r\nV_21 |= ( ( F_13 ( V_1 + 0x0fc ) >> 16 ) & 0x00f00 ) ;\r\n} else {\r\nV_21 = ( F_13 ( V_1 + 0x0f8 ) >> 16 ) & 0x0fff ;\r\n}\r\nreturn V_21 ;\r\n}\r\nstatic void F_21 ( void T_1 * V_1 ,\r\nint V_22 , int V_4 )\r\n{\r\nif ( F_20 ( V_1 ) ) {\r\nF_3 ( V_1 + 0x0008 , ( ( V_22 << 5 ) + V_4 ) << 24 ,\r\n~ 0x00ffffff ) ;\r\nreturn;\r\n}\r\nswitch ( V_22 ) {\r\ncase 1 :\r\nV_22 = 2 ;\r\nbreak;\r\ncase 2 :\r\nV_22 = 3 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_3 ( V_1 + 0x00fc , ( ( V_22 << 8 ) + V_4 ) << 16 , ~ 0xf800ffff ) ;\r\n}\r\nstatic T_2 F_22 ( void T_1 * V_1 ,\r\nint V_22 , int V_4 )\r\n{\r\nF_21 ( V_1 , V_22 , V_4 ) ;\r\nreturn F_19 ( V_1 ) ;\r\n}\r\nstatic void F_23 ( void T_1 * V_1 ,\r\nvoid T_1 * V_23 , int V_8 )\r\n{\r\nT_2 V_21 , V_24 , V_25 ;\r\nV_21 = F_22 (\r\nV_1 , V_8 + 1 , 5 ) ;\r\nV_24 = V_21 >> 2 ;\r\nif ( V_24 < 400 || V_24 > 700 ) {\r\nF_3 ( V_23 , F_24 ( 2 , 1 ) , F_25 ( 2 , 1 ) ) ;\r\nF_26 ( 1 ) ;\r\nF_3 ( V_23 , F_24 ( 0 , 1 ) , F_25 ( 2 , 1 ) ) ;\r\n} else {\r\nV_25 = F_22 ( V_1 , V_8 +\r\n1 , 0xe ) ;\r\nF_27 ( L_2 ,\r\nV_21 >> 2 , V_21 & 3 , ( V_25 >> 2 ) & 3 ) ;\r\n}\r\n}\r\nstatic int F_28 ( void T_1 * V_1 ,\r\nvoid T_1 * V_11 , T_2 V_26 ,\r\nT_2 * V_27 , T_2 * V_28 )\r\n{\r\nvoid T_1 * V_29 = V_11 + 0x0600 ;\r\nvoid T_1 * V_23 ;\r\nT_2 V_30 , V_31 , V_32 ;\r\nint V_33 , V_2 , V_34 = 1 ;\r\nfor ( V_2 = 0 ; V_2 < V_26 ; V_2 ++ ) {\r\nV_33 = F_13 ( V_1 + 0x1fc0 + 0x20 + ( V_2 * 0x04 ) ) & 0x1 ;\r\nV_30 = F_13 ( V_29 + 0x0c + ( V_2 * 0x80 ) ) ;\r\nV_31 = ( V_30 >> 30 ) & 0x1 ;\r\nV_32 = ( V_30 >> 16 ) & 0x0ff ;\r\nV_23 = V_1 + ( V_2 * 0x200 ) + 0x200 + 0x04 ;\r\nif ( V_32 == 0x0ff )\r\nV_31 = 0 ;\r\nswitch ( V_27 [ V_2 ] ) {\r\ncase 0 :\r\nif ( ! V_33 && V_31 ) {\r\nF_27 ( L_3 , V_2 ) ;\r\nF_3 ( V_23 , F_24 ( 3 , 1 ) ,\r\nF_25 ( 2 , 1 ) ) ;\r\nV_27 [ V_2 ] = 1 ;\r\n} else if ( ! V_31 ) {\r\nF_27 ( L_4 , V_2 ) ;\r\nF_23 ( V_1 ,\r\nV_23 , V_2 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nif ( ! V_31 ) {\r\nV_28 [ V_2 ] = 1 ;\r\nV_27 [ V_2 ] = 2 ;\r\n}\r\nbreak;\r\ncase 2 :\r\nif ( V_31 )\r\nV_27 [ V_2 ] = 1 ;\r\nelse {\r\nF_23 ( V_1 ,\r\nV_23 , V_2 ) ;\r\nV_27 [ V_2 ] = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( L_5 ,\r\nV_2 , V_27 [ V_2 ] ) ;\r\nbreak;\r\n}\r\nif ( V_32 > 0 ) {\r\nF_3 ( V_29 + 0x08 + ( V_2 * 0x80 ) , F_24 ( 0x19 , 0 ) ,\r\nF_25 ( 8 , 0 ) ) ;\r\nF_3 ( V_29 + 0x08 + ( V_2 * 0x80 ) , F_24 ( 0x00 , 0 ) ,\r\nF_25 ( 8 , 0 ) ) ;\r\n}\r\nV_34 &= ( V_27 [ V_2 ] == 1 ) ;\r\n}\r\nreturn V_34 ;\r\n}\r\nstatic int F_29 ( void T_1 * V_1 ,\r\nvoid T_1 * V_11 )\r\n{\r\nT_2 V_27 [ 2 ] = { 0 , 0 } ;\r\nint V_35 = 0 , V_36 ;\r\nT_2 V_28 [ 2 ] ;\r\ndo {\r\nV_28 [ 0 ] = 0 ;\r\nV_28 [ 1 ] = 0 ;\r\nV_36 = F_28 ( V_1 , V_11 , 2 ,\r\nV_27 ,\r\nV_28 ) ;\r\nif ( V_36 )\r\nbreak;\r\nif ( V_28 [ 0 ] )\r\nF_27 ( L_6 ) ;\r\nif ( V_28 [ 1 ] )\r\nF_27 ( L_7 ) ;\r\nif ( ++ V_35 > 1 ) {\r\nF_27 ( L_8 ) ;\r\nreturn - V_19 ;\r\n}\r\nF_26 ( 100 ) ;\r\n} while ( ! V_36 );\r\nF_27 ( L_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_30 ( void T_1 * V_1 ,\r\nint V_8 , int V_37 , int V_38 , int V_39 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < F_2 ( V_40 ) ; V_2 ++ ) {\r\nF_3 ( V_1 + V_40 [ V_2 ] . V_4 + ( 0x200 * V_8 ) ,\r\nV_40 [ V_2 ] . V_5 ,\r\nV_40 [ V_2 ] . V_6 ) ;\r\n}\r\n}\r\nstatic void F_31 ( void T_1 * V_1 )\r\n{\r\nF_3 ( V_1 + V_41 , V_42 , V_42 ) ;\r\nF_32 ( 10 , 100 ) ;\r\nF_3 ( V_1 + V_41 , 0 , V_42 ) ;\r\nF_32 ( 10 , 100 ) ;\r\n}\r\nstatic int F_33 ( void T_1 * V_1 ,\r\nvoid T_1 * V_11 )\r\n{\r\nT_2 V_13 , V_2 ;\r\nF_9 ( V_1 ) ;\r\nF_1 ( V_1 ) ;\r\nfor ( V_2 = 0 ; V_2 < 2 ; V_2 ++ )\r\nF_4 ( V_1 , V_2 ) ;\r\nF_5 ( V_1 ) ;\r\nfor ( V_2 = 0 ; V_2 < 2 ; V_2 ++ )\r\nF_30 ( V_1 , V_2 , 0 , 0 , 5 ) ;\r\nF_10 ( V_1 ) ;\r\nfor ( V_2 = 0 ; V_2 < 2 ; V_2 ++ )\r\nF_6 ( V_1 , V_2 ) ;\r\nV_13 = F_11 ( V_11 ) ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_18 ( V_11 ) ;\r\nF_29 ( V_1 , V_11 ) ;\r\nreturn V_13 ;\r\n}\r\nint F_34 ( void T_1 * V_1 , void T_1 * V_43 )\r\n{\r\nT_2 V_5 ;\r\nV_5 = F_13 ( V_1 + 0xa00 ) ;\r\nif ( V_5 & 0x1f ) {\r\nF_27 ( L_10 ) ;\r\nF_31 ( V_1 ) ;\r\n}\r\nreturn F_33 ( V_1 , V_43 ) ;\r\n}
