$date
	Mon Nov  3 23:28:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hazard_detection_unit_tb $end
$var wire 1 ! curr_state $end
$var wire 1 " stall $end
$var reg 1 # clk $end
$var reg 1 $ mem_read_ID_EX $end
$var reg 6 % rd_ID_EX [5:0] $end
$var reg 6 & rs1_IF_ID [5:0] $end
$var reg 6 ' rs2_IF_ID [5:0] $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ mem_read_ID_EX $end
$var wire 6 ) rd_ID_EX [5:0] $end
$var wire 6 * rs1_IF_ID [5:0] $end
$var wire 6 + rs2_IF_ID [5:0] $end
$var wire 1 ( rst $end
$var reg 1 , curr_stage $end
$var reg 1 - reg_eq_A $end
$var reg 1 . reg_eq_B $end
$var reg 1 " stall $end
$var reg 1 / to_stall $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
1.
1-
x,
b0 +
b0 *
b0 )
1(
b0 '
b0 &
b0 %
0$
0#
x"
x!
$end
#5000
0"
1#
#10000
0#
#15000
1#
#20000
0#
0(
#25000
0!
0,
1#
#30000
0.
0#
b10 '
b10 +
b1 &
b1 *
b1 %
b1 )
#35000
1#
#40000
0#
#45000
1#
#50000
1/
0#
b101 &
b101 *
b101 %
b101 )
1$
#55000
0/
1!
1,
1"
1#
#60000
0#
#65000
1/
0!
0,
0"
1#
#70000
0#
#75000
0/
1!
1,
1"
1#
#80000
0#
#85000
1/
0!
0,
0"
1#
#90000
1.
0-
0#
b1010 '
b1010 +
b1 &
b1 *
b1010 %
b1010 )
#95000
0/
1!
1,
1"
1#
#100000
0#
#105000
1/
0!
0,
0"
1#
#110000
0#
#115000
0/
1!
1,
1"
1#
#120000
0#
#125000
1/
0!
0,
0"
1#
#130000
1-
0#
b1111 '
b1111 +
b1111 &
b1111 *
b1111 %
b1111 )
#135000
0/
1!
1,
1"
1#
#140000
0#
#145000
1/
0!
0,
0"
1#
#150000
0#
#155000
0/
1!
1,
1"
1#
#160000
0#
#165000
1/
0!
0,
0"
1#
#170000
0/
0.
0#
b10 '
b10 +
b10101 &
b10101 *
b10101 %
b10101 )
0$
#175000
1#
#180000
0#
#185000
1#
#190000
0#
