<profile>

<section name = "Vitis HLS Report for 'calculateLayer4_Pipeline_calculateLayer4_loop'" level="0">
<item name = "Date">Thu Jan 16 14:20:44 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_lenet5</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 13.981 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2747, 2747, 54.940 us, 54.940 us, 2747, 2747, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_generic_tanh_double_s_fu_544">generic_tanh_double_s, 54, 54, 1.080 us, 1.080 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- calculateLayer4_loop">2745, 2745, 172, 26, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 654, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">5, 74, 11393, 12559, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 765, -</column>
<column name="Register">-, -, 2137, 320, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 33, 12, 26, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dmul_64ns_64ns_64_4_max_dsp_1_x_U34">dmul_64ns_64ns_64_4_max_dsp_1_x, 0, 11, 275, 558, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U30">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 403, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U31">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 320, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U33">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U32">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_generic_tanh_double_s_fu_544">generic_tanh_double_s, 5, 58, 10763, 11278, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln21_fu_630_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln30_10_fu_809_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_11_fu_824_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_12_fu_839_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_13_fu_854_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_14_fu_869_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_15_fu_884_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_16_fu_899_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_17_fu_914_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_18_fu_929_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_19_fu_944_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_1_fu_675_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_20_fu_959_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_21_fu_974_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_22_fu_989_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_23_fu_1004_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_24_fu_1019_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_2_fu_685_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_3_fu_704_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_4_fu_719_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_5_fu_734_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_6_fu_749_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_7_fu_764_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_8_fu_779_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_9_fu_794_p2">+, 0, 0, 24, 17, 11</column>
<column name="add_ln30_fu_645_p2">+, 0, 0, 24, 17, 11</column>
<column name="next_mul_fu_639_p2">+, 0, 0, 24, 17, 11</column>
<column name="icmp_ln21_fu_624_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer3_Weights_CPU_address0">121, 27, 17, 459</column>
<column name="ap_NS_fsm">121, 27, 1, 27</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_phi_mul_load">9, 2, 17, 34</column>
<column name="grp_fu_555_p0">31, 6, 32, 192</column>
<column name="grp_fu_555_p1">113, 25, 32, 800</column>
<column name="grp_fu_559_p0">117, 26, 32, 832</column>
<column name="grp_fu_559_p1">117, 26, 32, 832</column>
<column name="grp_fu_569_p0">14, 3, 64, 192</column>
<column name="grp_fu_569_p1">14, 3, 64, 192</column>
<column name="i_fu_164">9, 2, 7, 14</column>
<column name="phi_mul_fu_160">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer3_Weights_CPU_load_2_reg_1245">32, 0, 32, 0</column>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="conv_le_reg_1605">64, 0, 64, 0</column>
<column name="grp_generic_tanh_double_s_fu_544_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_1187">7, 0, 7, 0</column>
<column name="i_fu_164">7, 0, 7, 0</column>
<column name="icmp_ln21_reg_1192">1, 0, 1, 0</column>
<column name="mul24_113_le_reg_1270">32, 0, 32, 0</column>
<column name="mul24_1_1_le_reg_1340">32, 0, 32, 0</column>
<column name="mul24_1_2_le_reg_1355">32, 0, 32, 0</column>
<column name="mul24_1_3_le_reg_1370">32, 0, 32, 0</column>
<column name="mul24_1_4_le_reg_1385">32, 0, 32, 0</column>
<column name="mul24_1_4_le_reg_1385_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_1_le_reg_1325">32, 0, 32, 0</column>
<column name="mul24_222_le_reg_1285">32, 0, 32, 0</column>
<column name="mul24_2_1_le_reg_1415">32, 0, 32, 0</column>
<column name="mul24_2_1_le_reg_1415_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_2_2_le_reg_1430">32, 0, 32, 0</column>
<column name="mul24_2_2_le_reg_1430_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_2_3_le_reg_1445">32, 0, 32, 0</column>
<column name="mul24_2_3_le_reg_1445_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_2_4_le_reg_1460">32, 0, 32, 0</column>
<column name="mul24_2_4_le_reg_1460_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_2_le_reg_1400">32, 0, 32, 0</column>
<column name="mul24_2_le_reg_1400_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_3_1_le_reg_1490">32, 0, 32, 0</column>
<column name="mul24_3_1_le_reg_1490_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_3_2_le_reg_1505">32, 0, 32, 0</column>
<column name="mul24_3_3_le_reg_1520">32, 0, 32, 0</column>
<column name="mul24_3_4_le_reg_1535">32, 0, 32, 0</column>
<column name="mul24_3_le_reg_1475">32, 0, 32, 0</column>
<column name="mul24_3_le_reg_1475_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul24_440_le_reg_1310">32, 0, 32, 0</column>
<column name="mul24_4_1_le_reg_1565">32, 0, 32, 0</column>
<column name="mul24_4_2_le_reg_1580">32, 0, 32, 0</column>
<column name="mul24_4_3_le_reg_1590">32, 0, 32, 0</column>
<column name="mul24_4_4_le_reg_1600">32, 0, 32, 0</column>
<column name="mul24_4_le_reg_1550">32, 0, 32, 0</column>
<column name="phi_mul_fu_160">17, 0, 17, 0</column>
<column name="phi_mul_load_reg_1196">17, 0, 17, 0</column>
<column name="reg_575">32, 0, 32, 0</column>
<column name="reg_579">32, 0, 32, 0</column>
<column name="reg_584">32, 0, 32, 0</column>
<column name="reg_589">32, 0, 32, 0</column>
<column name="reg_594">32, 0, 32, 0</column>
<column name="reg_599">32, 0, 32, 0</column>
<column name="reg_605">64, 0, 64, 0</column>
<column name="tmp_reg_1610">64, 0, 64, 0</column>
<column name="i_1_reg_1187">64, 32, 7, 0</column>
<column name="icmp_ln21_reg_1192">64, 32, 1, 0</column>
<column name="mul24_3_2_le_reg_1505">64, 32, 32, 0</column>
<column name="mul24_3_3_le_reg_1520">64, 32, 32, 0</column>
<column name="mul24_3_4_le_reg_1535">64, 32, 32, 0</column>
<column name="mul24_4_1_le_reg_1565">64, 32, 32, 0</column>
<column name="mul24_4_2_le_reg_1580">64, 32, 32, 0</column>
<column name="mul24_4_3_le_reg_1590">64, 32, 32, 0</column>
<column name="mul24_4_4_le_reg_1600">64, 32, 32, 0</column>
<column name="mul24_4_le_reg_1550">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calculateLayer4_Pipeline_calculateLayer4_loop, return value</column>
<column name="Layer3_Weights_CPU_address0">out, 17, ap_memory, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_ce0">out, 1, ap_memory, Layer3_Weights_CPU, array</column>
<column name="Layer3_Weights_CPU_q0">in, 32, ap_memory, Layer3_Weights_CPU, array</column>
<column name="empty_36">in, 32, ap_none, empty_36, scalar</column>
<column name="empty_37">in, 32, ap_none, empty_37, scalar</column>
<column name="empty_38">in, 32, ap_none, empty_38, scalar</column>
<column name="empty_39">in, 32, ap_none, empty_39, scalar</column>
<column name="empty_40">in, 32, ap_none, empty_40, scalar</column>
<column name="empty_41">in, 32, ap_none, empty_41, scalar</column>
<column name="empty_42">in, 32, ap_none, empty_42, scalar</column>
<column name="empty_43">in, 32, ap_none, empty_43, scalar</column>
<column name="empty_44">in, 32, ap_none, empty_44, scalar</column>
<column name="empty_45">in, 32, ap_none, empty_45, scalar</column>
<column name="empty_46">in, 32, ap_none, empty_46, scalar</column>
<column name="empty_47">in, 32, ap_none, empty_47, scalar</column>
<column name="empty_48">in, 32, ap_none, empty_48, scalar</column>
<column name="empty_49">in, 32, ap_none, empty_49, scalar</column>
<column name="empty_50">in, 32, ap_none, empty_50, scalar</column>
<column name="empty_51">in, 32, ap_none, empty_51, scalar</column>
<column name="empty_52">in, 32, ap_none, empty_52, scalar</column>
<column name="empty_53">in, 32, ap_none, empty_53, scalar</column>
<column name="empty_54">in, 32, ap_none, empty_54, scalar</column>
<column name="empty_55">in, 32, ap_none, empty_55, scalar</column>
<column name="empty_56">in, 32, ap_none, empty_56, scalar</column>
<column name="empty_57">in, 32, ap_none, empty_57, scalar</column>
<column name="empty_58">in, 32, ap_none, empty_58, scalar</column>
<column name="empty_59">in, 32, ap_none, empty_59, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="Layer4_Neurons_CPU_address0">out, 7, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_ce0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_we0">out, 1, ap_memory, Layer4_Neurons_CPU, array</column>
<column name="Layer4_Neurons_CPU_d0">out, 32, ap_memory, Layer4_Neurons_CPU, array</column>
</table>
</item>
</section>
</profile>
