[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ10504TZ-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:VIN\nEN\nGNDFBVOUT\nLMZ10504VIN VOUT\nSSCinCO\nRfbt\nRcompCcomp\nRfbbCSS1\n2\n3 4, EP56, 7\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nLMZ10504 4-APower Module With5.5-VMaximum InputVoltage\n11Features\n1•Integrated Shielded Inductor\n•Flexible Start-Up Sequencing Using External Soft-\nStart, Tracking, andPrecision Enable\n•Protection Against In-Rush Currents andFaults\nSuch asInput UVLO andOutput Short Circuit\n•Single Exposed Pad andStandard Pinout forEasy\nMounting andManufacturing\n•Pin-to-Pin Compatible With\n–LMZ10503 (3-A/15-W Maximum)\n–LMZ10505 (5-A/25-W Maximum)\n•Fully Enable forWEBENCH®andPower Designer\n•Electrical Specifications\n–20-W Maximum Total Output Power\n–Upto4-AOutput Current\n–Input Voltage Range: 2.95 Vto5.5V\n–Output Voltage Range: 0.8Vto5V\n–±1.63% Feedback Voltage Accuracy Over\nTemperature\n•Performance Benefits\n–Operates atHigh Ambient Temperatures\n–High Efficiency upto96% Reduces System\nHeat Generation\n–Low Radiated Emissions (EMI) Tested to\nEN55022 Class BStandard (EN55022:2006,\n+A1:2007, FCC Part 15Subpart B:2007. See\nTable 9andLayout forInformation onDevice\nUnder Test.)\n–Passes 10-V/m Radiated Immunity EMI Tested\ntoStandard EN61000 4-3\n–Fast Transient Response forPowering FPGAs\nandASICs\n•Create aCustom Design Using theLMZ10504\nWith theWEBENCH®Power Designer2Applications\n•Point-of-Load Conversions from 3.3-V and5-V\nRails\n•Space-Constrained Applications\n•Noise-Sensitive Applications (Such as\nTransceiver, Medical)\n3Description\nThe LMZ10504 power module isacomplete, easy-to-\nuse, DC-DC solution capable ofdriving uptoa4-A\nload with exceptional power conversion efficiency,\noutput voltage accuracy, andlineandload regulation.\nThe LMZ10504 isavailable inaninnovative package\nthat enhances thermal performance and allows for\nhand ormachine soldering.\nThe LMZ10504 can accept aninput voltage rail\nbetween 2.95 Vand 5.5 V,and can deliver an\nadjustable and highly accurate output voltage aslow\nas0.8 V.1-MHz fixed-frequency PWM switching\nprovides apredictable EMI characteristic. Two\nexternal compensation components can beadjusted\ntosetthefastest response time, while allowing the\noption touseceramic orelectrolytic output capacitors.\nExternally programmable soft-start capacitor\nfacilitates controlled start-up. The LMZ10504 isa\nreliable and robust solution with the following\nfeatures: lossless cycle-by-cycle peak current limit to\nprotect forovercurrent orshort-circuit fault, thermal\nshutdown, input undervoltage lockout, and prebiased\nstart-up.\nDevice Information(1)(2)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMZ10504 TO-PMOD (7) 9.85 mm×10.16 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n(2)Peak reflow temperature equals 245°C.SeeDesign Summary\nLMZ1xxx and LMZ2xxx Power Module Family formore\ndetails.\nTypical Application Circuit Efficiency VOUT=3.3V\n2LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 10\n7.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 13\n8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 148.2 Typical Application .................................................. 14\n8.3 System Examples ................................................... 20\n9Power Supply Recommendations ...................... 23\n10Layout ................................................................... 23\n10.1 Layout Guidelines ................................................. 23\n10.2 Layout Examples ................................................... 24\n10.3 Estimate Power Dissipation andThermal\nConsiderations ......................................................... 26\n10.4 Power Module SMT Guidelines ............................ 27\n11Device andDocumentation Support ................. 28\n11.1 Device Support ...................................................... 28\n11.2 Documentation Support ........................................ 28\n11.3 Receiving Notification ofDocumentation Updates 28\n11.4 Community Resources .......................................... 29\n11.5 Trademarks ........................................................... 29\n11.6 Electrostatic Discharge Caution ............................ 29\n11.7 Glossary ................................................................ 29\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 29\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision O(June 2017) toRevision P Page\n•Editorial revision only; notechnical changes ......................................................................................................................... 1\nChanges from Revision N(September 2015) toRevision O Page\n•Changed language ofWEBENCH listitem; added additional content andlinks forWEBENCH further indata sheet ......... 1\nChanges from Revision M(October 2013) toRevision N Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................. 1\nChanges from Revision L(April 2013) toRevision M Page\n•Deleted 10mils....................................................................................................................................................................... 4\n•Changed 10mils................................................................................................................................................................... 23\n•Changed 10mils................................................................................................................................................................... 26\n•Added Power Module SMT Guidelines ................................................................................................................................. 27\nExposed Pad \nConnect to GND5   FB6   VOUT\n3   SS\n1   VIN2   EN4   GND7   VOUT\n3LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nNDW Package\n7-Lead TO-PMOD\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nEN 2 Analog Active-high enable input forthedevice.\nExposed Pad — GroundExposed padisused asathermal connection toremove heat from thedevice. Connect this\npadtothePCB ground plane inorder toreduce thermal resistance value. EPmust also\nprovide adirect electrical connection totheinput andoutput capacitors ground terminals.\nConnect EPtopin4.\nFB 5 AnalogFeedback pin.This istheinverting input oftheerror amplifier used forsensing theoutput\nvoltage. Keep thecopper area ofthisnode small.\nGND 4 GroundPower ground andsignal ground. Provide adirect connection totheEP.Place thebottom\nfeedback resistor asclose aspossible toGND andFBpin.\nSS 3 AnalogSoft-start control pin.Aninternal 2-µAcurrent source charges anexternal capacitor\nconnected between SSandGND pins tosettheoutput voltage ramp rateduring start-up.\nTheSSpincanalso beused toconfigure thetracking feature.\nVIN 1 PowerPower supply input. Alow-ESR input capacitance should belocated asclose aspossible to\ntheVINpinandexposed pad(EP).\nVOUT 6,7 PowerTheoutput terminal oftheinternal inductor. Connect theoutput filter capacitor between\nVOUT pinandEP.\n4LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/ Distributors foravailability and\nspecifications.\n(3) Forsoldering specifications, refer totheAbsolute Maximum Ratings forSoldering (SNOA549).6Specifications\n6.1 Absolute Maximum Ratings(1)(2)(3)\nMIN MAX UNIT\nVIN, VOUT, EN,FB,SStoGND –0.3 6 V\nPower dissipation Internally Limited\nJunction temperature 150 °C\nPeak reflow case temperature (30s) 245 °C\nStorage temperature, Tstg –65 150 °C\n(1) Thehuman body model isa100-pF capacitor discharged through a1.5-kΩresistor intoeach pin.Test method isperJESD22-AI14S.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVINtoGND 2.95 5.5 V\nJunction temperature (TJ) –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) RθJAmeasured ona2.25-in ×2.25-in (5.8cm×5.8cm)4-layer board, with 1-oz. copper, thirty sixthermal vias, noairflow, and1-W\npower dissipation. Refer toLayout Examples orAN-2022 LMZ1050x Evaluation Board (SNVA421).6.4 Thermal Information\nTHERMAL METRIC(1)LMZ10504\nUNIT NDW (TO-PMOD)\n7PINS\nRθJA Junction-to-ambient thermal resistance(2)20 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance (noairflow) 1.9 °C/W\n5LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) Minimum andmaximum limits are100% production tested atanambient temperature (TA)of25°C.Limits over theoperating\ntemperature range areensured through correlation using Statistical Quality Control (SQC) methods. Limits areused tocalculate\nAverage Outgoing Quality Level (AOQL).\n(2) Typical numbers areat25°Candrepresent themost likely parametric norm.6.5 Electrical Characteristics\nSpecifications areforTJ=25°Cunless otherwise specified. Minimum andmaximum limits areensured through test, design,\norstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. VIN=VEN=3.3V,unless otherwise indicated intheconditions column.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nSYSTEM PARAMETERS\nVFBTotal feedback voltage\nvariation including lineand\nload regulationVIN=2.95 Vto5.5V\nVOUT=2.5V\nIOUT=0Ato4A0.8\nV over theoperating junction\ntemperature range TJof\n–40°Cto125°C0.78 0.82\nVFB Feedback voltage variationVIN=3.3V,VOUT=2.5\nV\nIOUT=0A0.8\nVover theoperating junction\ntemperature range TJof\n–40°Cto125°C0.787 0.812\nVFB Feedback voltage variationVIN=3.3V,VOUT=2.5\nV\nIOUT=4A0.798\nV over theoperating junction\ntemperature range TJof\n–40°Cto125°C0.785 0.81\nVIN(UVLO)Input UVLO threshold\n(measured atVINpin)Rising2.6\nVover theoperating junction\ntemperature range TJof\n–40°Cto125°C2.95\nFalling2.4\nover theoperating junction\ntemperature range TJof\n–40°Cto125°C1.95\nISS Soft-start current Charging Current 2 µA\nIQ Non-switching input current VFB=1V1.7\nmA over theoperating junction\ntemperature range TJof\n–40°Cto125°C3\nISDShutdown quiescent\ncurrentVIN=5.5V,VEN=0V260\nµA over theoperating junction\ntemperature range TJof\n–40°Cto125°C500\nIOCLOutput current limit\n(average current)VOUT=2.5V5.5\nAover theoperating junction\ntemperature range TJof\n–40°Cto125°C4.1 6.7\nfFB Frequency foldback Incurrent limit 250 kHz\nPWM SECTION\nfSW Switching frequency1000\nkHz over theoperating junction temperature range TJof\n–40°Cto125°C750 1160\nDrange PWM duty cycle rangeover theoperating junction temperature range TJof\n–40°Cto125°C0% 100%\nENABLE CONTROL\nVEN-IH ENpinrising threshold1.23\nV over theoperating junction temperature range TJof\n–40°Cto125°C1.8\nVEN-IF ENpinfalling threshold1.06\nV over theoperating junction temperature range TJof\n–40°Cto125°C0.8\n6LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nSpecifications areforTJ=25°Cunless otherwise specified. Minimum andmaximum limits areensured through test, design,\norstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. VIN=VEN=3.3V,unless otherwise indicated intheconditions column.\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nTHERMAL CONTROL\nTSD TJforthermal shutdown 145 °C\nTSD-HYSHysteresis forthermal\nshutdown10 °C\nPERFORMANCE PARAMETERS\nΔVOUT Output voltage rippleRefer toTable 1\nVOUT=2.5V\nBandwidth Limit =2MHz10\nmVpk-pk\nRefer toTable 5bandwidth limit =20MHz 5\nΔVFB/\nVFBFeedback voltage line\nregulationΔVIN=2.95 Vto5.5V\nIOUT=0A0.04%\nIOUT=0Ato4A 0.25%\nΔVOUT/\nVOUTOutput voltage line\nregulationΔVIN=2.95 Vto5.5V\nIOUT=0A,VOUT=2.5V0.04%\nIOUT=0Ato4A\nVOUT=2.5V0.25%\nEFFICIENCY\nηPeak efficiency (1A)VIN=\n5VVOUT=3.3V 96.1%\nVOUT=2.5V 94.8%\nVOUT=1.8V 93.1%\nVOUT=1.5V 92%\nVOUT=1.2V 90.4%\nVOUT=0.8V 86.8%\nηPeak efficiency (1A)VIN=\n3.3VVOUT=2.5V 95.7%\nVOUT=1.8V 94.1%\nVOUT=1.5V 93%\nVOUT=1.2V 91.6%\nVOUT=0.8V 88.3%\nηFullload efficiency (4A)\nVIN=5VVOUT=3.3V 94.1%\nVOUT=2.5V 92.4%\nVOUT=1.8V 90%\nVOUT=1.5V 88.3%\nVOUT=1.2V 86.1%\nVOUT=0.8V 80.8%\nηFullload efficiency (4A)\nVIN=3.3VVOUT=2.5V 91.4%\nVOUT=1.8V 90%\nVOUT=1.5V 87.2%\nVOUT=1.2V 84.9%\nVOUT=0.8V 79.3%\n7LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated6.6 Typical Characteristics\nUnless otherwise specified, thefollowing conditions apply: VIN=VEN=5V,CINis47-µF10-V X5R ceramic capacitor; TA=\n25°Cforefficiency curves andwaveforms.\nVOUT=3.3V\nFigure 1.EfficiencyVOUT=2.5V\nFigure 2.Efficiency\nVOUT=1.8V\nFigure 3.EfficiencyVOUT=1.5V\nFigure 4.Efficiency\nVOUT=1.2V\nFigure 5.EfficiencyVOUT=0.8V\nFigure 6.Efficiency\n8LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=VEN=5V,CINis47-µF10-V X5R ceramic capacitor; TA=\n25°Cforefficiency curves andwaveforms.\nVIN=5V,RθJA=20°C/W\nFigure 7.Current DeratingVIN=3.3V,RθJA=20°C/W\nFigure 8.Current Derating\nVIN=5V,VOUT=2.5V,IOUT=4AEvaluation Board\nFigure 9.Radiated Emissions (EN55022, Class B)VOUT=2.5V,IOUT=0A\nFigure 10.Start-Up\nVOUT=2.5V,IOUT=0A\nFigure 11.Prebiased Start-UpVIN=3.3V,VOUT=2.5V,IOUT=0.4-A to3.6-A to0.4-A step\n20mV/DIV, 20-MHz Bandwidth Limited\nRefer toTable 5forBOM, includes optional components\nFigure 12.Load Transient Response\n9LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=VEN=5V,CINis47-µF10-V X5R ceramic capacitor; TA=\n25°Cforefficiency curves andwaveforms.\nVIN=5.0V,VOUT=2.5V,IOUT=0.4-A to3.6-A to0.4-A step\n20mV/DIV, 20-MHz Bandwidth Limited\nRefer toTable 5forBOM, includes optional components\nFigure 13.Load Transient ResponseVIN=3.3V,VOUT=2.5V,IOUT=4A,20mV/DIV\nRefer toTable 5forBOM\nFigure 14.Output Voltage Ripple\nVIN=5.0V,VOUT=2.5V,IOUT=4A,\n20mV/DIV, Refer toTable 5forBOM\nFigure 15.Output Voltage Ripple\nent enb\nIN(UVLO)\nenbR R V 1.23V  R\x0e u \nENVIN\nVoltage \nMode \nControlVOUT\nGNDSS\nFB1.5 PH2.2 PF2.2 PF1:1\n2\n3\n4, EP 56, 7Drivers\nP-MOSFET N-MOSFET\n10LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMZ10504 power module isacomplete, easy-to-use DC-DC solution capable ofdriving uptoa4-Aload\nwith exceptional power conversion efficiency, output voltage accuracy, lineandload regulation. TheLMZ10504 is\navailable inaninnovative package that enhances thermal performance and allows forhand ormachine\nsoldering. The LMZ10504 isareliable and robust solution with thefollowing features: lossless cycle-by-cycle\npeak current limit toprotect forovercurrent orshort-circuit fault, thermal shutdown, input undervoltage lockout,\nandprebiased start-up.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Enable\nThe LMZ10504 features anenable (EN) pinandassociated comparator toallow theuser toeasily sequence the\nLMZ10504 from anexternal voltage rail, ortomanually settheinput UVLO threshold. The turnon orrising\nthreshold andhysteresis forthiscomparator aretypically 1.23 Vand0.15 V,respectively. The precise reference\nfortheenable comparator allows theuser toensure that theLMZ10504 willbedisabled when thesystem\ndemands ittobe.\nTheENpinshould notbeleftfloating. Foralways-on operation, connect ENtoVIN.\n7.3.2 Enable andUVLO\nUsing aresistor divider from VINtoENasshown intheschematic diagram below, theinput voltage atwhich the\npartbegins switching canbeincreased above thenormal input UVLO level according to:\n(1)\nForexample, suppose that therequired input UVLO level is3.69 V.Choosing Renb=10kΩ,then wecalculate\nRent=20kΩ.\nSSC 2.5 nF / ms \nss ss\nSS\nFBt I CVu \nVIN\nEN\nGNDVOUT\nRenbRentVIN\nCin1VOUT1\nVOUT2\nCO1LMZ10504\nVIN\nEN\nGNDLMZ10504\nRenbRentVIN\nCin1\n11LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 16.Setting Enable andUVLO\nAlternatively, theENpincanbedriven from another voltage source tocater tosystem sequencing requirements\ncommonly found inFPGA andother multi-rail applications. Figure 17shows anLMZ10504 thatissequenced to\nstart based onthevoltage level ofamaster system rail(VOUT1).\nFigure 17.Setting Enable andUVLO Using External Power Supply\n7.3.3 Soft-Start\nThe LMZ10504 begins tooperate when both theVIN and EN, voltages exceed therising UVLO and enable\nthresholds, respectively. Acontrolled soft-start eliminates inrush currents during start-up and allows theuser\nmore control andflexibility when sequencing theLMZ10504 with other power supplies.\nIntheevent ofeither VINorENdecreasing below thefalling UVLO orenable threshold respectively, thevoltage\nonthesoft-start piniscollapsed bydischarging thesoft-start capacitor bya14-µA(typical) current sink to\nground.\n7.3.4 Soft-Start Capacitor\nDetermine thesoft-start capacitance with thefollowing relationship:\nwhere\n•VFBistheinternal reference voltage (nominally 0.8V),\n•ISSisthesoft-start charging current (nominally 2µA)\n•andCSSistheexternal soft-start capacitance. (2)\nThus, therequired soft-start capacitor perunitoutput voltage start-up time isgiven by:\n(3)\nForexample, a4-ms soft-start time willyield a10-nF capacitance. Theminimum soft-start capacitance is680pF.\nVOLTAGE\nTIMERATIOMETRIC STARTUP\nVOUT2\nENVOUT1\ntrkt\ntrkb\nOUT1RRV 1.0V \x10\nVIN\nEN\nGNDSS\nRtrkbRtrktVIN\nCin1Master Power \nSupply\nVOUT1\nVOUT2\nCO1\nVSSLMZ10504VOUT\n12LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.5 Tracking\nTheLMZ10504 cantrack theoutput ofamaster power supply during soft-start byconnecting aresistor divider to\ntheSSpin.Inthisway, theoutput voltage slew rate oftheLMZ10504 willbecontrolled byamaster supply for\nloads that require precise sequencing. When thetracking function isused, asmall value soft-start capacitor\nshould beconnected totheSSpintoalleviate output voltage overshoot when recovering from acurrent limit\nfault.\nFigure 18.Tracking Using External Power Supply\n7.3.6 Tracking -Equal Soft-Start Time\nOne way tousethetracking feature istodesign thetracking resistor divider sothat themaster supply output\nvoltage, VOUT1,andtheLMZ10504 output voltage, VOUT2,both risetogether andreach their target values atthe\nsame time. This istermed ratiometric start-up. Forthiscase, theequation governing thevalues oftracking divider\nresistors RtrkbandRtrktisgiven by:\n(4)\nThe above equation includes anoffset voltage, of200 mV, toensure that thefinal value oftheSSpinvoltage\nexceeds thereference voltage oftheLMZ10504. This offset willcause theLMZ10504 output voltage toreach\nregulation slightly before themaster supply. Foravalue of33kΩ,1%isrecommended forRtrktasacompromise\nbetween high-precision andlow-quiescent current through thedivider while minimizing theeffect ofthe2-µAsoft-\nstart current source.\nForexample, ifthemaster supply voltage VOUT1 is3.3VandtheLMZ10504 output voltage was 1.8V,then the\nvalue ofRtrkbneeded togive thetwosupplies identical soft-start times would be14.3 kΩ.Figure 19shows an\nexample oftracking using theequal soft-start time.\nFigure 19.Timing Diagram forTracking Using Equal Soft-Start Time\nVOLTAGE\nTIMESIMULTANEOUS STARTUP\nVOUT2\nENVOUT1\nOUT2 OUT1V 0.8  V\x1f u \ntrkb trkt\nOUT20.8VR R V 0.8V u \x10\n13LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Tracking -Equal Slew Rates\nAlternatively, thetracking feature canbeused tohave similar output voltage ramp rates. This isreferred toas\nsimultaneous start-up. Inthiscase, thetracking resistors canbedetermined based onEquation 5:\n(5)\nandtoensure proper overdrive oftheSSpin\n(6)\nFortheexample case ofVOUT1 =5VandVOUT2 =2.5V,with Rtrktsetto33kΩasbefore, Rtrkbiscalculated from\ntheabove equation tobe15.5 kΩ.Figure 20shows anexample oftracking using theequal slew rates.\nFigure 20.Timing Diagram forTracking Using Equal Slew Rates\n7.3.8 Current Limit\nWhen acurrent greater than theoutput current limit (IOCL)issensed, theON-time isimmediately terminated and\nthelow-side MOSFET isactivated. The low-side MOSFET stays onfortheentire next four switching cycles.\nDuring these skipped pulses, thevoltage onthesoft-start pinisreduced bydischarging thesoft-start capacitor by\nacurrent sink onthesoft-start pinofnominally 14µA.Subsequent overcurrent events willdrain more andmore\ncharge from thesoft-start capacitor, effectively decreasing thereference voltage astheoutput droops duetothe\npulse skipping. Reactivation ofthesoft-start circuitry ensures thatwhen theovercurrent situation isremoved, the\npartwillresume normal operation smoothly.\n7.3.9 Overtemperature Protection\nWhen theLMZ10504 senses ajunction temperature greater than 145°C(typical), both switching MOSFETs are\nturned offand thepart enters astandby state. Upon sensing ajunction temperature below 135°C(typical), the\npartwillre-initiate thesoft-start sequence andbegin switching once again.\n7.4 Device Functional Modes\n7.4.1 Prebias Start-Up Capability\nAtstart-up, theLMZ10504 isinaprebiased state when theoutput voltage isgreater than zero. This often occurs\ninmany multi-rail applications such aswhen powering anASIC, FPGA, orDSP. The output canbeprebiased in\nthese applications through parasitic conduction paths from one supply railtoanother. Even though the\nLMZ10504 isasynchronous converter, itwillnotpull theoutput lowwhen aprebias condition exists. The\nLMZ10504 willnotsink current during start-up until thesoft-start voltage exceeds thevoltage ontheFBpin.\nBecause thedevice does notsink current itprotects theload from damage thatmight otherwise occur ifcurrent\nisconducted through theparasitic paths oftheload.\nVIN\nEN\nGNDFBVIN\nVOUT\nSSCin1CO1\nRfbt\nRcomp Ccomp\nRfbbCSSU1\nVOUT\nLMZ105041\n2\n3 4, EP56, 7\n14LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ10504 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of4A.The following design procedure canbeused toselect\ncomponents fortheLMZ10504. Alternately, theWEBENCH software may beused togenerate complete designs.\nWhen generating adesign, the WEBENCH software uses iterative design procedure and accesses\ncomprehensive databases ofcomponents. Please gotowww.ti.com formore details.\n8.2 Typical Application\nThis section provides several application solutions with anassociated billofmaterials. The compensation for\neach solution was optimized towork over thefullinput range. Many applications have afixed input voltage rail.It\nispossible tomodify thecompensation toobtain afaster transient response foragiven input voltage operating\npoint.\nFigure 21.Typical Applications Schematic\n8.2.1 Design Requirements\nForthisexample thefollowing application parameters exist.\n•VIN=5V\n•VOUT=2.5V\n•IOUT=4A\n•ΔVOUT=20mV pk-pk\n•ΔVo_tran =±20mV pk-pk\nTable 1.BillofMaterials, VIN=3.3Vto5V,VOUT=2.5V,IOUT (MAX) =4A,Optimized forElectrolytic Input\nandOutput Capacitance\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nU1 Power Module PFM-7 Texas Instruments LMZ10504TZ-ADJ 1\nCin1 150µF,6.3V,18mΩ C2,6.0x3.2x1.8mm Sanyo 6TPE150MIC2 1\nCO1 330µF,6.3V,18mΩD3L, 7.3x4.3x2.8\nmmSanyo 6TPE330MIL 1\nRfbt 100kΩ 0603 Vishay Dale CRCW0603100KFKEA 1\n15LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Application (continued)\nTable 1.BillofMaterials, VIN=3.3Vto5V,VOUT=2.5V,IOUT (MAX) =4A,Optimized forElectrolytic Input\nandOutput Capacitance (continued)\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nRfbb 47.5 kΩ 0603 Vishay Dale CRCW060347K5FKEA 1\nRcomp 15kΩ 0603 Vishay Dale CRCW060315K0FKEA 1\nCcomp 330pF,±5%,C0G, 50V 0603 TDK C1608C0G1H331J 1\nCSS 10nF,±10%, X7R, 16V 0603 Murata GRM188R71C103KA01 1\n(1) Inthecase where theoutput voltage is0.8V,TIrecommends removing Rfbbandkeep Rfbt,Rcomp,andCcomp foratype III\ncompensation.Table 2.BillofMaterials, VIN=3.3V,VOUT=0.8V,IOUT (MAX) =4A,Optimized forSolution Size and\nTransient Response(1)\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nU1 Power Module PFM-7 Texas Instruments LMZ10504TZ-ADJ 1\nCin1,CO1 47µF,X5R, 6.3V 1206 TDK C3216X5R0J476M 2\nRfbt 110kΩ 0402 Vishay Dale CRCW0402100KFKED 1\nRcomp 1.0kΩ 0402 Vishay Dale CRCW04021K00FKED 1\nCcomp 27pF,±5%,C0G, 50V 0402 Murata GRM1555C1H270JZ01 1\nCSS 10nF,±10%, X7R, 16V 0402 Murata GRM155R71C103KA01 1\n8.2.2 Detailed Design Procedure\nLMZ10504 isfully supported byWEBENCH and offers thefollowing: component selection, performance,\nelectrical, andthermal simulations aswell astheBuild-It board, forareduced design time. Ontheother hand, all\nexternal components canbecalculated byfollowing thedesign procedure below.\n1.Determine theinput voltage and output voltage. Also, make note oftheripple voltage and voltage transient\nrequirements.\n2.Determine thenecessary input andoutput capacitance.\n3.Calculate thefeedback resistor divider.\n4.Select theoptimized compensation component values.\n5.Estimate thepower dissipation andboard thermal requirements.\n6.Follow thePCB design guideline.\n7.Learn about theLMZ10504 features such asenable, input UVLO, soft start, tracking, prebiased start-up,\ncurrent limit, andthermal shutdown.\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ10504 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\nIN OUT\nL\nsw(V V ) DiL f \x10 u \'  u\n> @L\nO\nsw OUT L ESRiC8 f V ( i R )\'tu u \' \x10 \' u\nCin(RMS)2.5V 2.5VI 4A 1 2A5V 5V§ ·  u \x10  ¨ ¸ © ¹ \nCin(RMS) OUTI I D(1 D) u \x10\nin2.5V 2.5V4A 15V 5VC 20 F1 MHz 50mV   § · § ·u u \x10¨ ¸ ¨ ¸© ¹ © ¹t t Pu\nOUT\nINVDV \nOUT\nin\nsw INI D (1 D)Cf V u u \x10tu\'\n16LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated8.2.2.2 Input Capacitor Selection\nA22-µFor47-µFhigh-quality dielectric (X5R, X7R) ceramic capacitor rated attwice themaximum input voltage\nistypically sufficient. The input capacitor must beplaced asclose aspossible totheVINpinandGND exposed\npad tosubstantially eliminate theparasitic effects ofanystray inductance orresistance onthePCB and supply\nlines.\nNeglecting capacitor equivalent series resistance (ESR), theresultant input capacitor ACripple voltage isa\ntriangular waveform. The minimum input capacitance foragiven peak-to-peak value (ΔVIN)ofVINisspecified as\nfollows:\nwhere\n•thePWM duty cycle, D,isgiven byEquation 8 (7)\n(8)\nIfΔVINis1%ofVIN,thisequals to50mVandfSW=1MHz.\n(9)\nAsecond criteria before finalizing theCinbypass capacitor istheRMS current capability. The necessary RMS\ncurrent rating oftheinput capacitor toabuck regulator canbeestimated by:\n(10)\n(11)\nWith this high ACcurrent present intheinput capacitor, theRMS current rating becomes animportant\nparameter. The maximum input capacitor ripple voltage and RMS current occur at50% duty cycle. Select an\ninput capacitor rated foratleast themaximum calculated ICin(RMS) .\nAdditional bulk capacitance with higher ESR may berequired todamp any resonance effects oftheinput\ncapacitance andparasitic inductance.\n8.2.2.3 Output Capacitor Selection\nIngeneral, 22-µFto100-µF,high-quality dielectric (X5R, X7R) ceramic capacitor rated attwice themaximum\noutput voltage issufficient given theoptimal high-frequency characteristics and lowESR ofceramic dielectrics.\nAlthough, theoutput capacitor canalso beofelectrolytic chemistry forincreased capacitance density.\nTwo output capacitance equations arerequired todetermine theminimum output capacitance. One equation\ndetermines theoutput capacitance (CO)based onPWM ripple voltage. The second equation determines CO\nbased ontheload transient characteristics. Select thelargest capacitance value ofthetwo.\nThe minimum capacitance, given themaximum output voltage ripple (ΔVOUT)requirement, isdetermined bythe\nfollowing equation:\nwhere\n•thepeak topeak inductor current ripple (ΔiL)isequal toEquation 13: (12)\n(13)\nfbt fbb\nOUT\nfbbR R V 0.8VR\x0e u \nOC 39 F t P \nO3.2A 0.8V 1.5 H 5VC4 2.5V (5V 2.5V) 20mVu u P utu u \x10 u\nstep FB IN\nO\nOUT IN OUTI V L V\nC4 V (V V ) Vo_tranu u u\ntu u \x10 u\'\nOC 6 F t P \n\x0b \x0cO833 mAC\n8 1 MHz 20 mV 833 mA 3 m t\nª º u u \x10 u :¬ ¼ \n2.5V\n5V\nL(5V 2.5V)\ni 833 mA1.5 H 1 MHz     \x10 u \n\'   P u \n17LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedRESRisthetotal output capacitor ESR, Listheinductance value oftheinternal power inductor, where L=1.5\nµH,andfSW=1MHz. Therefore, perthedesign example:\n(14)\nTheminimum output capacitance requirement duetothePWM ripple voltage is:\n(15)\n(16)\nThree mΩisatypical RESRvalue forceramic capacitors.\nEquation 17provides agood firstpass capacitance requirement foraload transient:\nwhere\n•Istepisthepeak topeak load step,\n•VFB=0.8V,\n•andΔVo_tran isthemaximum output voltage deviation, which is±20mV. (17)\nTherefore thecapacitance requirement forthegiven design parameters is:\n(18)\n(19)\nInthisparticular design theoutput capacitance isdetermined bytheload transient requirements.\nTable 3listssome examples ofcommercially available capacitors thatcanbeused with theLMZ10504.\nTable 3.Recommended Output Filter Capacitors\nCO(µF) VOLTAGE (V),RESR(mΩ) MAKE MANUFACTURER PART NUMBER CASE SIZE\n22 6.3,<5 Ceramic, X5R TDK C3216X5R0J226M 1206\n47 6.3,<5 Ceramic, X5R TDK C3216X5R0J476M 1206\n47 6.3,<5 Ceramic, X5R TDK C3225X5R0J476M 1210\n47 10.0, <5 Ceramic, X5R TDK C3225X5R1A476M 1210\n100 6.3,<5 Ceramic, X5R TDK C3225X5R0J107M 1210\n100 6.3,50 Tantalum AVX TPSD157M006#0050 D,7.5×4.3×2.9mm\n100 6.3,25 Organic Polymer Sanyo 6TPE100MPB2 B2,3.5×2.8×1.9mm\n150 6.3,18 Organic Polymer Sanyo 6TPE150MIC2 C2,6.0×3.2×1.8mm\n330 6.3,18 Organic Polymer Sanyo 6TPE330MILD3L, 7.3×4.3×2.8\nmm\n470 6.3,23 Niobium Oxide AVX NOME37M006#0023 E,7.3×4.3×4.1mm\n8.2.2.3.1 Output Voltage Setting\nAresistor divider network from VOUTtotheFBpindetermines thedesired output voltage asfollows:\n(20)\nRfbtisdefined based onthevoltage loop requirements and Rfbbisthen selected forthedesired output voltage.\nResistors arenormally selected as0.5% or1%tolerance. Higher accuracy resistors such as0.1% arealso\navailable.\nVIN\nEN\nGNDFBLMZ10504Rfbt\nRcompCcomp\nRfbbVIN\nVOUT\n18LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) Inthespecial case where theoutput voltage is0.8V,TIrecommends toremove Rfbbandkeep Rfbt,Rcomp,andCcomp foratype III\ncompensation.The feedback voltage (atVOUT=2.5V)isaccurate towithin –2.5% /+2.5% over temperature andover lineand\nload regulation. Additionally, theLMZ10504 contains error nulling circuitry tosubstantially eliminate thefeedback\nvoltage variation over temperature aswell asthelong-term aging effects oftheinternal amplifiers. Inaddition the\nzero nulling circuit dramatically reduces the1/fnoise ofthebandgap amplifier and reference. The manifestation\nofthiscircuit action isthattheduty cycle willhave twoslightly different butdistinct operating points, each evident\nevery other switching cycle.\n8.2.2.4 Loop Compensation\nTheLMZ10504 preserves flexibility byintegrating thecontrol components around theinternal error amplifier while\nusing three small external compensation components from VOUTtoFB.Anintegrated type II(two pole, onezero)\nvoltage-mode compensation network isfeatured. Toensure stability, anexternal resistor and small value\ncapacitor canbeadded across theupper feedback resistor asapole-zero pairtocomplete atype III(three pole,\ntwo zero) compensation network. The compensation components recommended inTable 4provide type III\ncompensation atanoptimal control loop performance. The typical phase margin is45°with abandwidth of80\nkHz. Calculated output capacitance values notlisted inTable 4should beverified before designing into\nproduction. The detailed application note AN-2013 LMZ1050x/LMZ1050xEXT SIMPLE SWITCHER Power\nModule (SNVA417) isavailable toprovide verification support. .Ingeneral, calculated output capacitance values\nbelow the suggested value will have reduced phase margin and higher control loop bandwidth. Output\ncapacitance values above thesuggested values willexperience alower bandwidth andincreased phase margin.\nHigher bandwidth isassociated with faster system response tosudden changes such asload transients. Phase\nmargin changes thecharacteristics oftheresponse. Lower phase margin isassociated with underdamped ringing\nand higher phase margin isassociated with overdamped response. Losing allphase margin willcause the\nsystem tobeunstable; anoptimized area ofoperation is30°to60°ofphase margin, with abandwidth of100\nkHz±20kHz.\nFigure 22.Loop Compensation Control Components\nTable 4.LMZ10504 Compensation Component Values\nVIN(V) CO(µF)ESR (mΩ)\nRfbt(kΩ)(1)Ccomp (pF)(1)Rcomp (kΩ)(1)\nMIN MAX\n522 2 20 200 27 1.5\n47 2 20 124 68 1.4\n100 1 10 82.5 150 0.681\n150 1 5 63.4 220 1\n150 10 25 63.4 220 3.48\n150 26 50 226 62 12.1\n220 15 30 150 100 6.98\n220 31 60 316 560 14\n19LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTable 4.LMZ10504 Compensation Component Values (continued)\nVIN(V) CO(µF)ESR (mΩ)\nRfbt(kΩ)(1)Ccomp (pF)(1)Rcomp (kΩ)(1)\nMIN MAX\n3.322 2 20 118 43 9.09\n47 2 20 76.8 100 3.32\n100 1 10 49.9 180 2.49\n150 1 5 40.2 330 1\n150 10 25 43.2 330 4.99\n150 26 50 143 100 7.5\n220 15 30 100 180 4.99\n220 31 60 200 100 8.06\n8.2.3 Application Curves\nVOUT=3.3V\nFigure 23.Current DeratingVOUT=3.3V\nFigure 24.Efficiency\nFigure 25.Radiated Emissions (EN55022, Class B)\nVIN\nEN\nGNDFBVINVOUT\nSSCin1CO1\nRfbt\nRcompCcomp\nRfbbCSSU1\nVOUT\nLMZ10504CO2CO31\n2\n3 4, EP56, 7Optional\n+Cin2\nOptional\n20LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) *Optional components, include forlowinput andoutput voltage ripple.8.3 System Examples\n8.3.1 Application Schematic for3.3-V to5-VInput and2.5-V Output With Optimized Ripple andTransient\nResponse\nThecompensation foreach solution was optimized towork over thestated input range. Many applications have a\nfixed input voltage rail.Itispossible tomodify thecompensation toobtain afaster transient response foragiven\ninput voltage operating point. This schematic isintended toserve asahelpful starting point towards anoptimized\ndesign.\nFigure 26.Schematic for2.5-V Output Based on3.3-V to5-VInput\nTable 5.BillofMaterials, VIN=3.3Vto5V,VOUT=2.5V,IOUT (MAX) =4A,\nOptimized forLow Input andOutput Ripple Voltage andFast Transient Response(1)\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nU1 Power Module PFM-7 Texas Instruments LMZ10504TZ-ADJ 1\nCin1 22µF,X5R, 10V 1210 AVX 1210ZD226MAT 2\nCin2 220µF,10V,AL-Elec E Panasonic EEE1AA221AP 1*\nCO1 4.7µF,X5R, 10V 0805 AVX 0805ZD475MAT 1*\nCO2 22µF,X5R, 6.3V 1206 AVX 12066D226MAT 1*\nCO3 100µF,X5R, 6.3V 1812 AVX 18126D107MAT 1\nRfbt 75kΩ 0402 Vishay Dale CRCW040275K0FKED 1\nRfbb 34.8 kΩ 0402 Vishay Dale CRCW040234K8FKED 1\nRcomp 1.0kΩ 0402 Vishay Dale CRCW04021K00FKED 1\nCcomp 100pF,±5%,C0G, 50V 0402 Murata GRM1555C1H101JZ01 1\nCSS 10nF,±10%, X7R, 16V 0402 Murata GRM155R71C103KA01 1\nTable 6.Output Voltage Setting (Rfbt=75kΩ)\nVOUT Rfbb\n2.5V 34.8 kΩ\n1.8V 59kΩ\n1.5V 84.5 kΩ\n1.2V 150kΩ\n0.9V 590kΩ\nVIN\nEN\nGNDFBVINVOUT\nSSCin1CO1\nRfbt\nRcompCcomp\nRfbbCSSU1\nVOUT\nLMZ10504\nCin2 Cin3CO2CO3\nCin4 Cin5+Ren11\n2\n3 4, EP56, 7\n21LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated8.3.2 Application Schematic for3.3-V to5-VInput and2.5-V Output\nThecompensation foreach solution was optimized towork over thestated input range. Many applications have a\nfixed input voltage rail.Itispossible tomodify thecompensation toobtain afaster transient response foragiven\ninput voltage operating point. This schematic isintended toserve asahelpful starting point towards anoptimized\ndesign.\nFigure 27.Schematic for2.5-V Output Based on3.3-V to5-VInput\nTable 7.BillofMaterials, VIN=3.3Vto5V,VOUT=2.5V,IOUT (MAX) =4A\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nU1 Power Module PFM-7 Texas Instruments LMZ10504TZ-ADJ 1\nCin1 1µF,X7R, 16V 0805 TDK C2012X7R1C105K 1\nCin2,CO1 4.7µF,X5R, 6.3V 0805 TDK C2012X5R0J475K 2\nCin3,CO2 22µF,X5R, 16V 1210 TDK C3225X5R1C226M 2\nCin4 47µF,X5R, 6.3V 1210 TDK C3225X5R0J476M 1\nCin5 220µF,10V,AL-Elec E Panasonic EEE1AA221AP 1\nCO3 100µF,X5R, 6.3V 1812 TDK C4532X5R0J107M 1\nRfbt 75kΩ 0805 Vishay Dale CRCW080575K0FKEA 1\nRfbb 34.8 kΩ 0805 Vishay Dale CRCW080534K8FKEA 1\nRcomp 1.1kΩ 0805 Vishay Dale CRCW08051K10FKEA 1\nCcomp 180pF,±5%,C0G, 50V 0603 TDK C1608C0G1H181J 1\nRen1 100kΩ 0805 Vishay Dale CRCW0805100KFKEA 1\nCSS 10nF,±5%,C0G, 50V 0805 TDK C2012C0G1H103J 1\nTable 8.Output Voltage Setting (Rfbt=75kΩ)\nVOUT Rfbb\n3.3V 23.7 kΩ\n2.5V 34.8 kΩ\n1.8V 59kΩ\n1.5V 84.5 kΩ\n1.2V 150kΩ\n0.9V 590kΩ\nVIN\nEN\nGNDFBVINVOUT\nSSCin1CO1\nRfbt\nRcompCcomp\nRfbbCSSU1\nVOUT\nLMZ10504\nCin2 Cin31\n2\n34, EP56, 7\n22LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated8.3.3 EMITested Schematic for2.5-V Output Based on3.3-V to5-VInput\nThecompensation foreach solution was optimized towork over thestated input range. Many applications have a\nfixed input voltage rail.Itispossible tomodify thecompensation toobtain afaster transient response foragiven\ninput voltage operating point. This schematic isintended toserve asahelpful starting point towards anoptimized\ndesign.\nFigure 28.EMITested Schematic for2.5-V Output Based on3.3-V to5-VInput\nTable 9.BillofMaterials, VIN=5V,VOUT=2.5V,IOUT (MAX) =4A,\nTested With EN55022 Class BRadiated Emissions\nDESIGNATOR DESCRIPTION CASE SIZE MANUFACTURER MANUFACTURER P/N QUANTITY\nU1 Power Module PFM-7 Texas Instruments LMZ10504TZ-ADJ 1\nCin1 1µF,X7R, 16V 0805 TDK C2012X7R1C105K 1\nCin2 4.7µF,X5R, 6.3V 0805 TDK C2012X5R0J475K 1\nCin3 47µF,X5R, 6.3V 1210 TDK C3225X5R0J476M 1\nCO1 100µF,X5R, 6.3V 1812 TDK C4532X5R0J107M 1\nRfbt 75kΩ 0805 Vishay Dale CRCW080575K0FKEA 1\nRfbb 34.8 kΩ 0805 Vishay Dale CRCW080534K8FKEA 1\nRcomp 1.1kΩ 0805 Vishay Dale CRCW08051K10FKEA 1\nCcomp 180pF,±5%,C0G, 50V 0603 TDK C1608C0G1H181J 1\nCSS 10nF,±5%,C0G, 50V 0805 TDK C2012C0G1H103J 1\nTable 10.Output Voltage Setting (Rfbt=75kΩ)\nVOUT Rfbb\n3.3V 23.7 kΩ\n2.5V 34.8 kΩ\n1.8V 59kΩ\n1.5V 84.5 kΩ\n1.2V 150kΩ\n0.9V 590kΩ\n23LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nTheLMZ10504 device isdesigned tooperate from aninput voltage supply range between 2.95 Vand5.5V.This\ninput supply should bewell regulated and able towithstand maximum input current and maintain astable\nvoltage. The resistance oftheinput supply railshould belowenough that aninput current transient does not\ncause ahigh enough drop attheLMZ10504 supply voltage that can cause afalse UVLO fault triggering and\nsystem reset. Iftheinput supply ismore than afewinches from theLMZ10504, additional bulk capacitance may\nberequired inaddition totheceramic bypass capacitors. Theamount ofbulk capacitance isnotcritical, buta47-\nμFor100-μFelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nPCB layout isanimportant part ofDC-DC converter design. Poor board layout candisrupt theperformance ofa\nDC-DC converter and surrounding circuitry bycontributing toEMI, ground bounce and resistive voltage drop in\nthetraces. These cansend erroneous signals totheDC-DC converter resulting inpoor regulation orinstability.\nGood layout canbeimplemented byfollowing afewsimple design rules.\n1.Minimize area ofswitched current loops.\nFrom anEMI reduction standpoint, itisimperative tominimize thehigh di/dt current paths. The high current\nthatdoes notoverlap contains high di/dt, seeFigure 29.Therefore physically place input capacitor (Cin1)as\nclose aspossible totheLMZ10504 VINpinandGND exposed padtoavoid observable high-frequency noise\nontheoutput pin.This willminimize thehigh di/dt area andreduce radiated EMI. Additionally, grounding for\nboth theinput and output capacitor should consist ofalocalized topside plane that connects totheGND\nexposed pad(EP).\n2.Have asingle point ground.\nThe ground connections forthefeedback, soft-start, and enable components should berouted only tothe\nGND pinofthedevice. This prevents anyswitched orload currents from flowing intheanalog ground traces.\nIfnotproperly placed, poor grounding canresult indegraded load regulation orerratic output voltage ripple\nbehavior. Provide thesingle point ground connection from pin4toEP.\n3.Minimize trace length totheFBpin.\nBoth feedback resistors, Rfbtand Rfbb,and thecompensation components, Rcomp and Ccomp,should be\nlocated close totheFBpin. Since theFBnode ishigh impedance, keep thecopper area assmall as\npossible. This ismost important asrelatively high-value resistors areused tosettheoutput voltage.\n4.Make input andoutput busconnections aswide aspossible.\nThis reduces anyvoltage drops ontheinput oroutput oftheconverter andmaximizes efficiency. Tooptimize\nvoltage accuracy attheload, ensure thataseparate feedback voltage sense trace ismade attheload. Doing\nsowillcorrect forvoltage drops andprovide optimum output accuracy.\n5.Provide adequate device heat-sinking.\nUse anarray ofheat-sinking vias toconnect theexposed padtotheground plane onthebottom PCB layer.\nIfthePCB hasmultiple copper layers, thermal vias canalso beemployed tomake connection toinner layer\nheat-spreading ground planes. Forbest results usea6×6viaarray with minimum viadiameter of8mils\nthermal vias spaced 59mils (1.5 mm). Ensure enough copper area isused forheat-sinking tokeep the\njunction temperature below 125°C.\nSSFB\nGND\nVIN1 2 3 4 5 6 7Top View\nVINCOUT\nVOUT\nRENTGNDThermal ViasVOUTCINGND\nRENBCFFRFBT\nRFBB\nGND PlaneEXPOSED PAD\nCSSENVOUT\nVIN\nGNDVIN\nVOUT\nCin1 CO1\nLoop 1 Loop 2LMZ10504\nVOUT\ndI\ndtHigh \n24LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated10.2 Layout Examples\nFigure 29.Critical Current Loops toMinimize\nFigure 30.PCB Layout Guide\nFigure 31.TopCopper\n25LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedLayout Examples (continued)\nFigure 32.Internal Layer 1(Ground)\nFigure 33.Internal Layer 2(Ground andSignal Traces)\no\no2\n2500 C cmBoard Area_cmW 41 Cut u \no 2\n2\nCA500 C cmBoard Area_cmWut u T\no\no2\n2500 C cmBoard Area_cmW 41 Cut u \nJ(MAX) A(MAX)\nCA JC\nIC_LOSST T \nP\x10\nT t \x10T\n26LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedLayout Examples (continued)\nFigure 34.Bottom Copper\n10.3 Estimate Power Dissipation andThermal Considerations\nUse thecurrent derating curves intheTypical Characteristics section toobtain anestimate ofpower loss\n(PIC_LOSS ).Forthedesign case ofVIN=5V,VOUT=2.5V,IOUT=4A,TA(MAX) =85°C,andTJ(MAX) =125°C,the\ndevice must seeathermal resistance from case-to-ambient (θCA)ofless than:\n(21)\n(22)\nGiven thetypical thermal resistance from junction tocase (θJC)tobe1.9°C/W (typical). Continuously operating at\naTJgreater than 125°Cwillhave ashorten lifespan.\nToreachθCA=41°C/W, thePCB isrequired todissipate heat effectively. With noairflow andnoexternal heat, a\ngood estimate oftherequired board area covered by1-oz. copper onboth thetopandbottom metal layers is:\n(23)\n(24)\nAsaresult, approximately 12square cmof1-oz. copper ontopand bottom layers isrequired forthePCB\ndesign.\nThe PCB copper heat sink must beconnected totheexposed pad(EP). Approximately thirty six,8mils thermal\nvias spaced 59mils (1.5 mm) apart must connect thetopcopper tothebottom copper. For anextended\ndiscussion and formulations ofthermal rules ofthumb, refer toAN-2020 Thermal Design ByInsight, Not\nHindsight (SNVA419) and foranexample ofahigh thermal performance PCB layout, refer totheevaluation\nboard application note AN-2022 LMZ1050x Evaluation Board (SNVA421).\n27LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated10.4 Power Module SMT Guidelines\nTherecommendations below areforastandard module surface mount assembly.\n•Land Pattern –Follow thePCB land pattern with either soldermask defined ornon-soldermask defined pads\n•Stencil Aperture\n–Fortheexposed dieattach pad(DAP), adjust thestencil forapproximately 80% coverage ofthePCB land\npattern\n–Forallother I/Opads usea1:1ratio between theaperture andtheland pattern recommendation\n•Solder Paste –Use astandard SAC Alloy such asSAC 305, type 3orhigher\n•Stencil Thickness –0.125 to0.15 mm\n•Reflow -Refer tosolder paste supplier recommendation andoptimized perboard size anddensity\n•Maximum number ofreflows allowed isone\n•Refer toDesign Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214) forreflow information.\nFigure 35.Sample Reflow Profile\nTable 11.Sample Reflow Profile Table\nPROBEMAX TEMP\n(°C)REACHED\nMAX TEMPTIME ABOVE\n235°CREACHED\n235°CTIME ABOVE\n245°CREACHED\n245°CTIME ABOVE\n260°CREACHED\n260°C\n1 242.5 6.58 0.49 6.39 0.00 – 0.00 –\n2 242.5 7.10 0.55 6.31 0.00 7.10 0.00 –\n3 241.0 7.09 0.42 6.44 0.00 – 0.00 –\n28LMZ10504\nSNVS610P –DECEMBER 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\n11.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMZ10504 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•AN-2027 Inverting Application fortheLMZ14203 SIMPLE SWITCHER Power Module (SNVA425)\n•Absolute Maximum Ratings forSoldering (SNOA549)\n•AN-2013 LMZ1050x/LMZ1050xEXT SIMPLE SWITCHER Power Module (SNVA417)\n•AN-2022 LMZ1050x Evaluation Board (SNVA421)\n•AN-2024 LMZ1420x /LMZ1200x Evaluation Board (SNVA422)\n•AN-2020 Thermal Design ByInsight, NotHindsight (SNVA419)\n•AN-2026 Effect ofPCB Design onThermal Performance ofSIMPLE SWITCHER Power Modules (SNVA424)\n•Design Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n29LMZ10504\nwww.ti.com SNVS610P –DECEMBER 2009 –REVISED APRIL 2019\nProduct Folder Links: LMZ10504Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead/Ball Finish\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ10504TZ-ADJ/NOPB ACTIVE TO-PMOD NDW 7250RoHS Exempt\n& GreenSN Level-3-245C-168 HR -40 to 125 LMZ10504\nTZ-ADJ\nLMZ10504TZE-ADJ/NOPB ACTIVE TO-PMOD NDW 745RoHS Exempt\n& GreenSN Level-3-245C-168 HR -40 to 125 LMZ10504\nTZ-ADJ\nLMZ10504TZX-ADJ/NOPB ACTIVE TO-PMOD NDW 7500RoHS Exempt\n& GreenSN Level-3-245C-168 HR -40 to 125 LMZ10504\nTZ-ADJ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish\nvalue exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ10504TZ-ADJ/NOPB TO-\nPMODNDW 7250 330.0 24.410.614.225.016.024.0 Q2\nLMZ10504TZX-\nADJ/NOPBTO-\nPMODNDW 7500 330.0 24.410.614.225.016.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ10504TZ-ADJ/NOPB TO-PMOD NDW 7250 367.0 367.0 45.0\nLMZ10504TZX-ADJ/NOPB TO-PMOD NDW 7500 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMZ10504TZE-ADJ/NOPB NDW TO-PMOD 7 45 502 17 6700 8.4\nPack Materials-Page 3\nMECHANICAL  DATA\nNDW0007A\nwww .ti.comTZA07A (Rev D)TOP SIDE OF P ACKA GEBOTTOM SIDE OF P ACKA GE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ10504TZ-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.95 V to 5.5 V
  - Output Voltage Range: 0.8 V to 5 V
- **Current Ratings:**
  - Maximum Output Current: 4 A
  - Maximum Total Output Power: 20 W
- **Power Consumption:**
  - Non-switching Input Current: 1.7 mA (typical)
  - Shutdown Quiescent Current: 260 µA (max)
- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 125 °C
- **Package Type:**
  - TO-PMOD (7 pins)
  - Dimensions: 9.85 mm x 10.16 mm
- **Special Features:**
  - Integrated shielded inductor
  - Flexible start-up sequencing with external soft-start and tracking
  - Protection against in-rush currents, input undervoltage lockout (UVLO), and output short circuit
  - High efficiency (up to 96%)
  - Low radiated emissions (EMI) tested to EN55022 Class B
  - Fast transient response suitable for powering FPGAs and ASICs
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3, according to JEDEC J-STD-020E

#### Description:
The **LMZ10504** is a step-down DC-DC power module designed to provide a compact and efficient solution for converting higher DC voltages to lower DC voltages. It is capable of delivering up to 4 A of output current with high efficiency and excellent output voltage accuracy. The module integrates a shielded inductor, which helps minimize electromagnetic interference (EMI) and allows for a simplified design process.

#### Typical Applications:
- **Point-of-Load Conversions:** Ideal for converting 3.3 V and 5 V rails to lower voltages required by various components in electronic systems.
- **Space-Constrained Applications:** Its compact design makes it suitable for applications where board space is limited.
- **Noise-Sensitive Applications:** The low EMI characteristics make it suitable for use in medical devices, transceivers, and other sensitive electronic equipment.
- **Power Management:** The LMZ10504 can be used in power management systems for FPGAs, ASICs, and other digital circuits requiring precise voltage regulation.

This module is particularly beneficial in applications where efficiency, thermal performance, and compactness are critical, making it a versatile choice for modern electronic designs.