{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 7.6000"
  ],
  "cts__clock__skew__hold": 1.50717,
  "cts__clock__skew__hold__post_repair": 1.48077,
  "cts__clock__skew__hold__pre_repair": 1.50842,
  "cts__clock__skew__setup": 7.35235,
  "cts__clock__skew__setup__post_repair": 8.13998,
  "cts__clock__skew__setup__pre_repair": 8.13998,
  "cts__design__core__area": 3046030.0,
  "cts__design__core__area__post_repair": 3046030.0,
  "cts__design__core__area__pre_repair": 3046030.0,
  "cts__design__die__area": 3120000.0,
  "cts__design__die__area__post_repair": 3120000.0,
  "cts__design__die__area__pre_repair": 3120000.0,
  "cts__design__instance__area": 1848600.0,
  "cts__design__instance__area__macros": 665405,
  "cts__design__instance__area__macros__post_repair": 665405,
  "cts__design__instance__area__macros__pre_repair": 665405,
  "cts__design__instance__area__post_repair": 1839710.0,
  "cts__design__instance__area__pre_repair": 1839690.0,
  "cts__design__instance__area__stdcell": 1183190.0,
  "cts__design__instance__area__stdcell__post_repair": 1174300.0,
  "cts__design__instance__area__stdcell__pre_repair": 1174280.0,
  "cts__design__instance__count": 156119,
  "cts__design__instance__count__hold_buffer": 435.0,
  "cts__design__instance__count__macros": 37,
  "cts__design__instance__count__macros__post_repair": 37,
  "cts__design__instance__count__macros__pre_repair": 37,
  "cts__design__instance__count__post_repair": 155072,
  "cts__design__instance__count__pre_repair": 155071,
  "cts__design__instance__count__setup_buffer": 612.0,
  "cts__design__instance__count__stdcell": 156082,
  "cts__design__instance__count__stdcell__post_repair": 155035,
  "cts__design__instance__count__stdcell__pre_repair": 155034,
  "cts__design__instance__displacement__max": 140.863,
  "cts__design__instance__displacement__mean": 0.2215,
  "cts__design__instance__displacement__total": 34598.2,
  "cts__design__instance__utilization": 0.606888,
  "cts__design__instance__utilization__post_repair": 0.603968,
  "cts__design__instance__utilization__pre_repair": 0.603963,
  "cts__design__instance__utilization__stdcell": 0.49701,
  "cts__design__instance__utilization__stdcell__post_repair": 0.493274,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.493267,
  "cts__design__io": 495,
  "cts__design__io__post_repair": 495,
  "cts__design__io__pre_repair": 495,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 6729330.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2776,
  "cts__timing__drv__hold_violation_count__pre_repair": 2371,
  "cts__timing__drv__max_cap": 2,
  "cts__timing__drv__max_cap__post_repair": 3,
  "cts__timing__drv__max_cap__pre_repair": 3,
  "cts__timing__drv__max_cap_limit": -0.0185842,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0156488,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0156488,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 17,
  "cts__timing__drv__max_slew__post_repair": 56,
  "cts__timing__drv__max_slew__pre_repair": 56,
  "cts__timing__drv__max_slew_limit": -0.00713183,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0125716,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0125716,
  "cts__timing__drv__setup_violation_count": 2439,
  "cts__timing__drv__setup_violation_count__post_repair": 6605,
  "cts__timing__drv__setup_violation_count__pre_repair": 6603,
  "cts__timing__setup__tns": -752.241,
  "cts__timing__setup__tns__post_repair": -18734.5,
  "cts__timing__setup__tns__pre_repair": -18729.2,
  "cts__timing__setup__ws": -0.536692,
  "cts__timing__setup__ws__post_repair": -6.73618,
  "cts__timing__setup__ws__pre_repair": -6.73618,
  "detailedplace__cpu__total": 120.39,
  "detailedplace__design__core__area": 3046030.0,
  "detailedplace__design__die__area": 3120000.0,
  "detailedplace__design__instance__area": 1835530.0,
  "detailedplace__design__instance__area__macros": 665405,
  "detailedplace__design__instance__area__stdcell": 1170130.0,
  "detailedplace__design__instance__count": 154205,
  "detailedplace__design__instance__count__macros": 37,
  "detailedplace__design__instance__count__stdcell": 154168,
  "detailedplace__design__instance__displacement__max": 208.632,
  "detailedplace__design__instance__displacement__mean": 2.7055,
  "detailedplace__design__instance__displacement__total": 417230,
  "detailedplace__design__instance__utilization": 0.602598,
  "detailedplace__design__instance__utilization__stdcell": 0.491521,
  "detailedplace__design__io": 495,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 1233956.0,
  "detailedplace__route__wirelength__estimated": 6615150.0,
  "detailedplace__runtime__total": "2:01.83",
  "detailedplace__timing__drv__hold_violation_count": 42,
  "detailedplace__timing__drv__max_cap": 3,
  "detailedplace__timing__drv__max_cap_limit": -0.0156488,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 55,
  "detailedplace__timing__drv__max_slew_limit": -0.0125716,
  "detailedplace__timing__drv__setup_violation_count": 6367,
  "detailedplace__timing__setup__tns": -18419.1,
  "detailedplace__timing__setup__ws": -6.75675,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 77770,
  "detailedroute__route__drc_errors__iter:10": 5,
  "detailedroute__route__drc_errors__iter:11": 3,
  "detailedroute__route__drc_errors__iter:12": 3,
  "detailedroute__route__drc_errors__iter:13": 1,
  "detailedroute__route__drc_errors__iter:14": 0,
  "detailedroute__route__drc_errors__iter:2": 15379,
  "detailedroute__route__drc_errors__iter:3": 13964,
  "detailedroute__route__drc_errors__iter:4": 310,
  "detailedroute__route__drc_errors__iter:5": 119,
  "detailedroute__route__drc_errors__iter:6": 42,
  "detailedroute__route__drc_errors__iter:7": 21,
  "detailedroute__route__drc_errors__iter:8": 13,
  "detailedroute__route__drc_errors__iter:9": 7,
  "detailedroute__route__net": 144425,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 1190146,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 1190146,
  "detailedroute__route__wirelength": 8445416,
  "detailedroute__route__wirelength__iter:1": 8471937,
  "detailedroute__route__wirelength__iter:10": 8445417,
  "detailedroute__route__wirelength__iter:11": 8445417,
  "detailedroute__route__wirelength__iter:12": 8445417,
  "detailedroute__route__wirelength__iter:13": 8445417,
  "detailedroute__route__wirelength__iter:14": 8445416,
  "detailedroute__route__wirelength__iter:2": 8452503,
  "detailedroute__route__wirelength__iter:3": 8445457,
  "detailedroute__route__wirelength__iter:4": 8445453,
  "detailedroute__route__wirelength__iter:5": 8445454,
  "detailedroute__route__wirelength__iter:6": 8445444,
  "detailedroute__route__wirelength__iter:7": 8445435,
  "detailedroute__route__wirelength__iter:8": 8445430,
  "detailedroute__route__wirelength__iter:9": 8445420,
  "finish__clock__skew__hold": 1.64574,
  "finish__clock__skew__setup": 6.2538,
  "finish__cpu__total": 350.94,
  "finish__design__core__area": 3046030.0,
  "finish__design__die__area": 3120000.0,
  "finish__design__instance__area": 1848600.0,
  "finish__design__instance__area__macros": 665405,
  "finish__design__instance__area__stdcell": 1183190.0,
  "finish__design__instance__count": 156119,
  "finish__design__instance__count__macros": 37,
  "finish__design__instance__count__stdcell": 156082,
  "finish__design__instance__utilization": 0.606888,
  "finish__design__instance__utilization__stdcell": 0.49701,
  "finish__design__io": 495,
  "finish__mem__peak": 2634648.0,
  "finish__runtime__total": "6:51.48",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0890847,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.111585,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.169807,
  "finish__timing__wns_percent_delay": 1.912895,
  "floorplan__cpu__total": 308.57,
  "floorplan__design__core__area": 3046030.0,
  "floorplan__design__die__area": 3120000.0,
  "floorplan__design__instance__area": 1558290.0,
  "floorplan__design__instance__area__macros": 665405,
  "floorplan__design__instance__area__stdcell": 892886,
  "floorplan__design__instance__count": 131439,
  "floorplan__design__instance__count__macros": 37,
  "floorplan__design__instance__count__stdcell": 131402,
  "floorplan__design__instance__utilization": 0.511581,
  "floorplan__design__instance__utilization__stdcell": 0.375064,
  "floorplan__design__io": 495,
  "floorplan__mem__peak": 1435020.0,
  "floorplan__runtime__total": "1:37.20",
  "floorplan__timing__setup__tns": -385212,
  "floorplan__timing__setup__ws": -27.0305,
  "globalplace__cpu__total": 111.88,
  "globalplace__design__core__area": 3046030.0,
  "globalplace__design__die__area": 3120000.0,
  "globalplace__design__instance__area": 1571960.0,
  "globalplace__design__instance__area__macros": 665405,
  "globalplace__design__instance__area__stdcell": 906559,
  "globalplace__design__instance__count": 145681,
  "globalplace__design__instance__count__macros": 37,
  "globalplace__design__instance__count__stdcell": 145644,
  "globalplace__design__instance__utilization": 0.516069,
  "globalplace__design__instance__utilization__stdcell": 0.380807,
  "globalplace__design__io": 495,
  "globalplace__mem__peak": 1106764.0,
  "globalplace__runtime__total": "2:04.37",
  "globalplace__timing__setup__tns": -1137560.0,
  "globalplace__timing__setup__ws": -69.5698,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 1.53618,
  "globalroute__clock__skew__setup": 7.541,
  "globalroute__design__core__area": 3046030.0,
  "globalroute__design__die__area": 3120000.0,
  "globalroute__design__instance__area": 1848600.0,
  "globalroute__design__instance__area__macros": 665405,
  "globalroute__design__instance__area__stdcell": 1183190.0,
  "globalroute__design__instance__count": 156119,
  "globalroute__design__instance__count__macros": 37,
  "globalroute__design__instance__count__stdcell": 156082,
  "globalroute__design__instance__utilization": 0.606888,
  "globalroute__design__instance__utilization__stdcell": 0.49701,
  "globalroute__design__io": 495,
  "globalroute__timing__clock__slack": -0.983,
  "globalroute__timing__drv__hold_violation_count": 19,
  "globalroute__timing__drv__max_cap": 6,
  "globalroute__timing__drv__max_cap_limit": -0.0966796,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 852,
  "globalroute__timing__drv__max_slew_limit": -0.0579159,
  "globalroute__timing__drv__setup_violation_count": 3138,
  "globalroute__timing__setup__tns": -1764.39,
  "globalroute__timing__setup__ws": -0.983167,
  "placeopt__cpu__total": 111.88,
  "placeopt__design__core__area": 3046030.0,
  "placeopt__design__core__area__pre_opt": 3046030.0,
  "placeopt__design__die__area": 3120000.0,
  "placeopt__design__die__area__pre_opt": 3120000.0,
  "placeopt__design__instance__area": 1835530.0,
  "placeopt__design__instance__area__macros": 665405,
  "placeopt__design__instance__area__macros__pre_opt": 665405,
  "placeopt__design__instance__area__pre_opt": 1571960.0,
  "placeopt__design__instance__area__stdcell": 1170130.0,
  "placeopt__design__instance__area__stdcell__pre_opt": 906559,
  "placeopt__design__instance__count": 154205,
  "placeopt__design__instance__count__macros": 37,
  "placeopt__design__instance__count__macros__pre_opt": 37,
  "placeopt__design__instance__count__pre_opt": 145681,
  "placeopt__design__instance__count__stdcell": 154168,
  "placeopt__design__instance__count__stdcell__pre_opt": 145644,
  "placeopt__design__instance__utilization": 0.602598,
  "placeopt__design__instance__utilization__pre_opt": 0.516069,
  "placeopt__design__instance__utilization__stdcell": 0.491521,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.380807,
  "placeopt__design__io": 495,
  "placeopt__design__io__pre_opt": 495,
  "placeopt__mem__peak": 1106764.0,
  "placeopt__runtime__total": "2:04.37",
  "placeopt__timing__drv__hold_violation_count": 43,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.000964705,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0015434,
  "placeopt__timing__drv__setup_violation_count": 6344,
  "placeopt__timing__setup__tns": -18210.3,
  "placeopt__timing__setup__tns__pre_opt": -1137560.0,
  "placeopt__timing__setup__ws": -6.71864,
  "placeopt__timing__setup__ws__pre_opt": -69.5698,
  "run__flow__design": "ariane",
  "run__flow__generate_date": "2023-05-03 10:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-8026-gefb53e8ee",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "0e8ccac8a84d32bc40211e4193212d8c25ba7ace",
  "run__flow__scripts_commit": "ba96a52835cae062bc3742f14284d8bf09844f08",
  "run__flow__uuid": "9a0c75b4-5d0d-4b54-b062-f7ae9b9c7456",
  "run__flow__variant": "base",
  "synth__cpu__total": 1183.44,
  "synth__design__instance__area__stdcell": 1629458.345,
  "synth__design__instance__count__stdcell": 148765.0,
  "synth__mem__peak": 1477704.0,
  "synth__runtime__total": "23:38.13",
  "total_time": "0:38:17.380000"
}