aes128
======

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation only supports a 128 bit key. The implementation is iterative but process all bytes in parallel and with 16 S-boxes.


## Status ##

***(2014-02-21***:

Initial commit. Nothing really here yet.

