
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Project\RIDE\STM3210C-EVAL\stm32f10x_tim.o:     file format elf32-littlearm
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Project\RIDE\STM3210C-EVAL\stm32f10x_tim.o

Disassembly of section .text.TIM_TimeBaseInit:

00000000 <TIM_TimeBaseInit>:
TIM_TimeBaseInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:252
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
   0:	8803      	ldrh	r3, [r0, #0]
   2:	f003 038f 	and.w	r3, r3, #143	; 0x8f
   6:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:253
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
   8:	8803      	ldrh	r3, [r0, #0]
   a:	88ca      	ldrh	r2, [r1, #6]
   c:	b29b      	uxth	r3, r3
   e:	4313      	orrs	r3, r2
  10:	884a      	ldrh	r2, [r1, #2]
  12:	4313      	orrs	r3, r2
  14:	b29b      	uxth	r3, r3
  16:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:257
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
  18:	888b      	ldrh	r3, [r1, #4]
  1a:	8583      	strh	r3, [r0, #44]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:260
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
  1c:	880b      	ldrh	r3, [r1, #0]
  1e:	8503      	strh	r3, [r0, #40]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:262
    
  if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
  20:	4b06      	ldr	r3, [pc, #24]	(3c <TIM_TimeBaseInit+0x3c>)
  22:	4298      	cmp	r0, r3
  24:	d003      	beq.n	2e <TIM_TimeBaseInit+0x2e>
  26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  2a:	4298      	cmp	r0, r3
  2c:	d101      	bne.n	32 <TIM_TimeBaseInit+0x32>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:265
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  2e:	7a0b      	ldrb	r3, [r1, #8]
  30:	8603      	strh	r3, [r0, #48]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:269
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
  32:	f04f 0301 	mov.w	r3, #1	; 0x1
  36:	8283      	strh	r3, [r0, #20]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:270
}
  38:	4770      	bx	lr
  3a:	46c0      	nop			(mov r8, r8)
  3c:	40012c00 	.word	0x40012c00
Disassembly of section .text.TIM_OC1Init:

00000000 <TIM_OC1Init>:
TIM_OC1Init():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:290
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:281
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
   2:	b5f0      	push	{r4, r5, r6, r7, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:290
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
   4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
   8:	041b      	lsls	r3, r3, #16
   a:	0c1b      	lsrs	r3, r3, #16
   c:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:281
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
   e:	460c      	mov	r4, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:293
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  10:	8c01      	ldrh	r1, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:295
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  12:	8883      	ldrh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:309
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  14:	8922      	ldrh	r2, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:295
  TIMx->CCER &= CCER_CC1E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  16:	b29d      	uxth	r5, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:298
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
  18:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:307
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  1a:	f021 0102 	bic.w	r1, r1, #2	; 0x2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:298
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
  1e:	b29e      	uxth	r6, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:309
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  20:	8863      	ldrh	r3, [r4, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:307
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  22:	0409      	lsls	r1, r1, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:309
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  24:	4313      	orrs	r3, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:307
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
  26:	0c09      	lsrs	r1, r1, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:309
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  28:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:312
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  2a:	ea43 0c01 	orr.w	ip, r3, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:314
 
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  2e:	4b15      	ldr	r3, [pc, #84]	(84 <TIM_OC1Init+0x84>)
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:304
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  30:	8827      	ldrh	r7, [r4, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:314
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  32:	4298      	cmp	r0, r3
  34:	d003      	beq.n	3e <TIM_OC1Init+0x3e>
  36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  3a:	4298      	cmp	r0, r3
  3c:	d116      	bne.n	6c <TIM_OC1Init+0x6c>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:324
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
  3e:	8963      	ldrh	r3, [r4, #10]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:322
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
  40:	f64f 72f7 	movw	r2, #65527	; 0xfff7
  44:	ea0c 0202 	and.w	r2, ip, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:324
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
  48:	431a      	orrs	r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:326
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
  4a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
  4e:	ea02 0303 	and.w	r3, r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:329
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
  52:	88a2      	ldrh	r2, [r4, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:332
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
  54:	f647 41ff 	movw	r1, #31999	; 0x7cff
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:329
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
  58:	ea43 0c02 	orr.w	ip, r3, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:334
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
  5c:	89e3      	ldrh	r3, [r4, #14]
  5e:	89a2      	ldrh	r2, [r4, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:332
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
  60:	ea05 0101 	and.w	r1, r5, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:334
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
  64:	4313      	orrs	r3, r2
  66:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:336
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  68:	ea43 0501 	orr.w	r5, r3, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:301
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
  6c:	f64f 738c 	movw	r3, #65420	; 0xff8c
  70:	ea06 0303 	and.w	r3, r6, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:304
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  74:	433b      	orrs	r3, r7
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:339
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  76:	8085      	strh	r5, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:342
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  78:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:345

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  7a:	88e3      	ldrh	r3, [r4, #6]
  7c:	8683      	strh	r3, [r0, #52]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:348
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
  7e:	f8a0 c020 	strh.w	ip, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:349
}
  82:	bdf0      	pop	{r4, r5, r6, r7, pc}
  84:	40012c00 	.word	0x40012c00
Disassembly of section .text.TIM_OC2Init:

00000000 <TIM_OC2Init>:
TIM_OC2Init():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:369
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:360
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
   2:	b570      	push	{r4, r5, r6, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:369
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
   4:	f023 0310 	bic.w	r3, r3, #16	; 0x10
   8:	041b      	lsls	r3, r3, #16
   a:	0c1b      	lsrs	r3, r3, #16
   c:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:372
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
   e:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:374
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  10:	8882      	ldrh	r2, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:386
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  12:	f023 0320 	bic.w	r3, r3, #32	; 0x20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:374
  TIMx->CCER &= CCER_CC2E_Reset;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  16:	b294      	uxth	r4, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:377
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
  18:	8b02      	ldrh	r2, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:386
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  1a:	041b      	lsls	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:377
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
  1c:	b295      	uxth	r5, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:388
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  1e:	890a      	ldrh	r2, [r1, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:386
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  20:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:388
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  22:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:391
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  26:	884a      	ldrh	r2, [r1, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:388
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  28:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:391
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
  2a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  2e:	fa1f fc83 	uxth.w	ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:393
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  32:	4b19      	ldr	r3, [pc, #100]	(98 <TIM_OC2Init+0x98>)
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:383

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  34:	880e      	ldrh	r6, [r1, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:393
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  36:	4298      	cmp	r0, r3
  38:	d003      	beq.n	42 <TIM_OC2Init+0x42>
  3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  3e:	4298      	cmp	r0, r3
  40:	d11b      	bne.n	7a <TIM_OC2Init+0x7a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:403
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
  42:	894b      	ldrh	r3, [r1, #10]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:401
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
  44:	f64f 727f 	movw	r2, #65407	; 0xff7f
  48:	ea0c 0202 	and.w	r2, ip, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:403
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
  4c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:405
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
  50:	f64f 73bf 	movw	r3, #65471	; 0xffbf
  54:	ea02 0303 	and.w	r3, r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:408
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
  58:	888a      	ldrh	r2, [r1, #4]
  5a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  5e:	fa1f fc83 	uxth.w	ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:413
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
  62:	898a      	ldrh	r2, [r1, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:411
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
  64:	f247 33ff 	movw	r3, #29695	; 0x73ff
  68:	ea04 0303 	and.w	r3, r4, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:413
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
  6c:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:415
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  70:	89ca      	ldrh	r2, [r1, #14]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:413
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
  72:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:415
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  74:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
  78:	b29c      	uxth	r4, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:380
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
  7a:	f648 43ff 	movw	r3, #36095	; 0x8cff
  7e:	ea05 0303 	and.w	r3, r5, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:383
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  82:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  86:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:418
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  88:	8084      	strh	r4, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:421
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  8a:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:424

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  8c:	88cb      	ldrh	r3, [r1, #6]
  8e:	8703      	strh	r3, [r0, #56]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:427
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
  90:	f8a0 c020 	strh.w	ip, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:428
}
  94:	bd70      	pop	{r4, r5, r6, pc}
  96:	46c0      	nop			(mov r8, r8)
  98:	40012c00 	.word	0x40012c00
Disassembly of section .text.TIM_OC3Init:

00000000 <TIM_OC3Init>:
TIM_OC3Init():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:448
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:439
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
   2:	b570      	push	{r4, r5, r6, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:448
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
   4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   8:	041b      	lsls	r3, r3, #16
   a:	0c1b      	lsrs	r3, r3, #16
   c:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:451
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
   e:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:453
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  10:	8882      	ldrh	r2, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:465
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  12:	f423 7300 	bic.w	r3, r3, #512	; 0x200
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:453
  TIMx->CCER &= CCER_CC3E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  16:	b294      	uxth	r4, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:456
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
  18:	8b82      	ldrh	r2, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:465
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  1a:	041b      	lsls	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:456
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
  1c:	b295      	uxth	r5, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:467
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  1e:	890a      	ldrh	r2, [r1, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:465
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  20:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:467
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  22:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:470
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  26:	884a      	ldrh	r2, [r1, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:467
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  28:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:470
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
  2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  2e:	fa1f fc83 	uxth.w	ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:472
   
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  32:	4b18      	ldr	r3, [pc, #96]	(94 <TIM_OC3Init+0x94>)
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:462
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  34:	880e      	ldrh	r6, [r1, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:472
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
   
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  36:	4298      	cmp	r0, r3
  38:	d003      	beq.n	42 <TIM_OC3Init+0x42>
  3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  3e:	4298      	cmp	r0, r3
  40:	d11b      	bne.n	7a <TIM_OC3Init+0x7a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:482
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
  42:	894b      	ldrh	r3, [r1, #10]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:480
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
  44:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
  48:	ea0c 0202 	and.w	r2, ip, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:482
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
  4c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:484
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
  50:	f64f 33ff 	movw	r3, #64511	; 0xfbff
  54:	ea02 0303 	and.w	r3, r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:487
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
  58:	888a      	ldrh	r2, [r1, #4]
  5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  5e:	fa1f fc83 	uxth.w	ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:492
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
  62:	898a      	ldrh	r2, [r1, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:490
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
  64:	f644 73ff 	movw	r3, #20479	; 0x4fff
  68:	ea04 0303 	and.w	r3, r4, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:492
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
  6c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:494
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  70:	89ca      	ldrh	r2, [r1, #14]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:492
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
  72:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:494
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  74:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  78:	b29c      	uxth	r4, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:459
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
  7a:	f64f 738c 	movw	r3, #65420	; 0xff8c
  7e:	ea05 0303 	and.w	r3, r5, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:462
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  82:	4333      	orrs	r3, r6
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:497
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  84:	8084      	strh	r4, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:500
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  86:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:503

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  88:	88cb      	ldrh	r3, [r1, #6]
  8a:	8783      	strh	r3, [r0, #60]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:506
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
  8c:	f8a0 c020 	strh.w	ip, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:507
}
  90:	bd70      	pop	{r4, r5, r6, pc}
  92:	46c0      	nop			(mov r8, r8)
  94:	40012c00 	.word	0x40012c00
Disassembly of section .text.TIM_OC4Init:

00000000 <TIM_OC4Init>:
TIM_OC4Init():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:527
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:518
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
   2:	b5f0      	push	{r4, r5, r6, r7, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:527
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
   4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8:	041b      	lsls	r3, r3, #16
   a:	0c1b      	lsrs	r3, r3, #16
   c:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:530
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
   e:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:541
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
   
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  10:	880c      	ldrh	r4, [r1, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:530
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  12:	b29f      	uxth	r7, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:532
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  14:	8883      	ldrh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:546
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  16:	890d      	ldrh	r5, [r1, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:532
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  18:	b29a      	uxth	r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:535
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
  1a:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:549
  tmpccer &= CCER_CC4P_Reset;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  1c:	884e      	ldrh	r6, [r1, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:535
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
  1e:	fa1f fc83 	uxth.w	ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:551
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  22:	4b12      	ldr	r3, [pc, #72]	(6c <TIM_OC4Init+0x6c>)
  24:	4298      	cmp	r0, r3
  26:	d003      	beq.n	30 <TIM_OC4Init+0x30>
  28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
  2c:	4298      	cmp	r0, r3
  2e:	d105      	bne.n	3c <TIM_OC4Init+0x3c>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:555
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
  30:	0493      	lsls	r3, r2, #18
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:557
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  32:	898a      	ldrh	r2, [r1, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:555
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
  34:	0c9b      	lsrs	r3, r3, #18
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:557
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  36:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
  3a:	b29a      	uxth	r2, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:538
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
  3c:	f648 43ff 	movw	r3, #36095	; 0x8cff
  40:	ea0c 0303 	and.w	r3, ip, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:541
   
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  44:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  48:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:560
    tmpcr2 &= CR2_OIS4_Reset;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  4a:	8082      	strh	r2, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:563
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  4c:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:566

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  4e:	88cb      	ldrh	r3, [r1, #6]
  50:	f8a0 3040 	strh.w	r3, [r0, #64]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:544
   
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
  54:	f64d 73ff 	movw	r3, #57343	; 0xdfff
  58:	ea07 0303 	and.w	r3, r7, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:546
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  5c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  60:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:549
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  62:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  66:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:569

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
  68:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:570
}
  6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  6c:	40012c00 	.word	0x40012c00
Disassembly of section .text.TIM_BDTRConfig:

00000000 <TIM_BDTRConfig>:
TIM_BDTRConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:706
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
   0:	880a      	ldrh	r2, [r1, #0]
   2:	884b      	ldrh	r3, [r1, #2]
   4:	4313      	orrs	r3, r2
   6:	888a      	ldrh	r2, [r1, #4]
   8:	4313      	orrs	r3, r2
   a:	88ca      	ldrh	r2, [r1, #6]
   c:	4313      	orrs	r3, r2
   e:	890a      	ldrh	r2, [r1, #8]
  10:	4313      	orrs	r3, r2
  12:	894a      	ldrh	r2, [r1, #10]
  14:	4313      	orrs	r3, r2
  16:	898a      	ldrh	r2, [r1, #12]
  18:	4313      	orrs	r3, r2
  1a:	b29b      	uxth	r3, r3
  1c:	f8a0 3044 	strh.w	r3, [r0, #68]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:710
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
  20:	4770      	bx	lr
  22:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_TimeBaseStructInit:

00000000 <TIM_TimeBaseStructInit>:
TIM_TimeBaseStructInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:721
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
   0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   4:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:722
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
   6:	2300      	movs	r3, #0
   8:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:723
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
   a:	80c3      	strh	r3, [r0, #6]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:724
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
   c:	8043      	strh	r3, [r0, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:725
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
   e:	7203      	strb	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:726
}
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OCStructInit:

00000000 <TIM_OCStructInit>:
TIM_OCStructInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:737
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
   0:	2300      	movs	r3, #0
   2:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:738
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
   4:	8043      	strh	r3, [r0, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:739
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
   6:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:740
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
   8:	80c3      	strh	r3, [r0, #6]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:741
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
   a:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:742
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
   c:	8143      	strh	r3, [r0, #10]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:743
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
   e:	8183      	strh	r3, [r0, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:744
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
  10:	81c3      	strh	r3, [r0, #14]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:745
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_ICStructInit:

00000000 <TIM_ICStructInit>:
TIM_ICStructInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:756
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
   0:	2300      	movs	r3, #0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:758
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
   2:	f04f 0201 	mov.w	r2, #1	; 0x1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:756
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
   6:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:757
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
   8:	8043      	strh	r3, [r0, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:758
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
   a:	8082      	strh	r2, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:759
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
   c:	80c3      	strh	r3, [r0, #6]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:760
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
   e:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:761
}
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_BDTRStructInit:

00000000 <TIM_BDTRStructInit>:
TIM_BDTRStructInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:772
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
   0:	2300      	movs	r3, #0
   2:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:773
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
   4:	8043      	strh	r3, [r0, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:774
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
   6:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:775
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
   8:	80c3      	strh	r3, [r0, #6]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:776
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
   a:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:777
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
   c:	8143      	strh	r3, [r0, #10]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:778
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
   e:	8183      	strh	r3, [r0, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:779
}
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_Cmd:

00000000 <TIM_Cmd>:
TIM_Cmd():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:794
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
   0:	b121      	cbz	r1, c <TIM_Cmd+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:797
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
   2:	8803      	ldrh	r3, [r0, #0]
   4:	b29b      	uxth	r3, r3
   6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   a:	e004      	b.n	16 <TIM_Cmd+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:802
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
   c:	8803      	ldrh	r3, [r0, #0]
   e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  12:	059b      	lsls	r3, r3, #22
  14:	0d9b      	lsrs	r3, r3, #22
  16:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:804
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CtrlPWMOutputs:

00000000 <TIM_CtrlPWMOutputs>:
TIM_CtrlPWMOutputs():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:818
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
   0:	b139      	cbz	r1, 12 <TIM_CtrlPWMOutputs+0x12>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:821
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
   2:	f8b0 3044 	ldrh.w	r3, [r0, #68]
   6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
   a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
   e:	b29b      	uxth	r3, r3
  10:	e003      	b.n	1a <TIM_CtrlPWMOutputs+0x1a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:826
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
  12:	f8b0 3044 	ldrh.w	r3, [r0, #68]
  16:	045b      	lsls	r3, r3, #17
  18:	0c5b      	lsrs	r3, r3, #17
  1a:	f8a0 3044 	strh.w	r3, [r0, #68]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:828
  }  
}
  1e:	4770      	bx	lr
Disassembly of section .text.TIM_ITConfig:

00000000 <TIM_ITConfig>:
TIM_ITConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:857
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
   0:	b122      	cbz	r2, c <TIM_ITConfig+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:860
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
   2:	8983      	ldrh	r3, [r0, #12]
   4:	b29b      	uxth	r3, r3
   6:	ea41 0303 	orr.w	r3, r1, r3
   a:	e003      	b.n	14 <TIM_ITConfig+0x14>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:865
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
   c:	8983      	ldrh	r3, [r0, #12]
   e:	b29b      	uxth	r3, r3
  10:	ea23 0301 	bic.w	r3, r3, r1
  14:	8183      	strh	r3, [r0, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:867
  }
}
  16:	4770      	bx	lr
Disassembly of section .text.TIM_GenerateEvent:

00000000 <TIM_GenerateEvent>:
TIM_GenerateEvent():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:894
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
   0:	8281      	strh	r1, [r0, #20]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:895
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_DMAConfig:

00000000 <TIM_DMAConfig>:
TIM_DMAConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:921
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
   0:	430a      	orrs	r2, r1
   2:	f8a0 2048 	strh.w	r2, [r0, #72]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:922
}
   6:	4770      	bx	lr
Disassembly of section .text.TIM_DMACmd:

00000000 <TIM_DMACmd>:
TIM_DMACmd():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:947
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
   0:	b122      	cbz	r2, c <TIM_DMACmd+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:950
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
   2:	8983      	ldrh	r3, [r0, #12]
   4:	b29b      	uxth	r3, r3
   6:	ea41 0303 	orr.w	r3, r1, r3
   a:	e003      	b.n	14 <TIM_DMACmd+0x14>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:955
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
   c:	8983      	ldrh	r3, [r0, #12]
   e:	b29b      	uxth	r3, r3
  10:	ea23 0301 	bic.w	r3, r3, r1
  14:	8183      	strh	r3, [r0, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:957
  }
}
  16:	4770      	bx	lr
Disassembly of section .text.TIM_InternalClockConfig:

00000000 <TIM_InternalClockConfig>:
TIM_InternalClockConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:969
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
   0:	8903      	ldrh	r3, [r0, #8]
   2:	f023 0307 	bic.w	r3, r3, #7	; 0x7
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:970
}
   c:	4770      	bx	lr
   e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ETRConfig:

00000000 <TIM_ETRConfig>:
TIM_ETRConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1125
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
   0:	b510      	push	{r4, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1132
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
   2:	8904      	ldrh	r4, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1136
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
   4:	b2e4      	uxtb	r4, r4
   6:	4321      	orrs	r1, r4
   8:	430a      	orrs	r2, r1
   a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
   e:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1138
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
  10:	8102      	strh	r2, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1139
}
  12:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_ETRClockMode2Config:

00000000 <TIM_ETRClockMode2Config>:
TIM_ETRClockMode2Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1094
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1101
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
   4:	f7ff fffe 	bl	0 <TIM_ETRClockMode2Config>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1103
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
   8:	8923      	ldrh	r3, [r4, #8]
   a:	b29b      	uxth	r3, r3
   c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  10:	8123      	strh	r3, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1104
}
  12:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_ETRClockMode1Config:

00000000 <TIM_ETRClockMode1Config>:
TIM_ETRClockMode1Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1052
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1060
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
   4:	f7ff fffe 	bl	0 <TIM_ETRClockMode1Config>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1063
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
   8:	8923      	ldrh	r3, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1067
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
   a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
   e:	041b      	lsls	r3, r3, #16
  10:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1070
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
  12:	f043 0377 	orr.w	r3, r3, #119	; 0x77
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1072
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
  16:	8123      	strh	r3, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1073
}
  18:	bd10      	pop	{r4, pc}
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_PrescalerConfig:

00000000 <TIM_PrescalerConfig>:
TIM_PrescalerConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1157
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
   0:	8501      	strh	r1, [r0, #40]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1159
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
   2:	8282      	strh	r2, [r0, #20]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1160
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CounterModeConfig:

00000000 <TIM_CounterModeConfig>:
TIM_CounterModeConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1180
{
  uint16_t tmpcr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
   0:	8803      	ldrh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1182
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
   2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   6:	059b      	lsls	r3, r3, #22
   8:	0d9b      	lsrs	r3, r3, #22
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1184
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1186
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
   c:	8001      	strh	r1, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1187
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_SelectInputTrigger:

00000000 <TIM_SelectInputTrigger>:
TIM_SelectInputTrigger():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1211
  uint16_t tmpsmcr = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
   0:	8903      	ldrh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1213
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
   2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1215
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1217
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
   c:	8101      	strh	r1, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1218
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ITRxExternalClockConfig:

00000000 <TIM_ITRxExternalClockConfig>:
TIM_ITRxExternalClockConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:984
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:989
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
   4:	f7ff fffe 	bl	0 <TIM_ITRxExternalClockConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:991
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
   8:	8923      	ldrh	r3, [r4, #8]
   a:	b29b      	uxth	r3, r3
   c:	f043 0307 	orr.w	r3, r3, #7	; 0x7
  10:	8123      	strh	r3, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:992
}
  12:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_EncoderInterfaceConfig:

00000000 <TIM_EncoderInterfaceConfig>:
TIM_EncoderInterfaceConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1241
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
   0:	b570      	push	{r4, r5, r6, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1253
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
   2:	8904      	ldrh	r4, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1256

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
   4:	8b05      	ldrh	r5, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1259

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
   6:	8c06      	ldrh	r6, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1266
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
   8:	f425 7540 	bic.w	r5, r5, #768	; 0x300
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1259

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
   c:	b2b6      	uxth	r6, r6
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1266
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
   e:	f025 0503 	bic.w	r5, r5, #3	; 0x3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1262

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  12:	f024 0407 	bic.w	r4, r4, #7	; 0x7
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1266
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  16:	042d      	lsls	r5, r5, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1271
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
  18:	f026 0622 	bic.w	r6, r6, #34	; 0x22
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1262

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  1c:	0424      	lsls	r4, r4, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1266
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  1e:	0c2d      	lsrs	r5, r5, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1271
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
  20:	4332      	orrs	r2, r6
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1262

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  22:	0c24      	lsrs	r4, r4, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1267
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  24:	f445 7580 	orr.w	r5, r5, #256	; 0x100
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1271

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
  28:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1263
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
  2c:	4321      	orrs	r1, r4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1267

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
  2e:	f045 0501 	orr.w	r5, r5, #1	; 0x1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1271

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
  32:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1274

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
  34:	8101      	strh	r1, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1277

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
  36:	8305      	strh	r5, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1280

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
  38:	8402      	strh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1281
}
  3a:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_ForcedOC1Config:

00000000 <TIM_ForcedOC1Config>:
TIM_ForcedOC1Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1298
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1300
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
   2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1302
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1304
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
   c:	8301      	strh	r1, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1305
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ForcedOC2Config:

00000000 <TIM_ForcedOC2Config>:
TIM_ForcedOC2Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1317
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1324
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
   2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1326
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1328
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
  10:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1329
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_ForcedOC3Config:

00000000 <TIM_ForcedOC3Config>:
TIM_ForcedOC3Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1341
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1348
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
   2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1350
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1352
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
   c:	8381      	strh	r1, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1353
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ForcedOC4Config:

00000000 <TIM_ForcedOC4Config>:
TIM_ForcedOC4Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1365
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1372
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
   2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1374
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1376
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
  10:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1377
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_ARRPreloadConfig:

00000000 <TIM_ARRPreloadConfig>:
TIM_ARRPreloadConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1387
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <TIM_ARRPreloadConfig+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1394
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
   2:	8803      	ldrh	r3, [r0, #0]
   4:	b29b      	uxth	r3, r3
   6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   a:	e004      	b.n	16 <TIM_ARRPreloadConfig+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1399
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
   c:	8803      	ldrh	r3, [r0, #0]
   e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  12:	059b      	lsls	r3, r3, #22
  14:	0d9b      	lsrs	r3, r3, #22
  16:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1401
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectCOM:

00000000 <TIM_SelectCOM>:
TIM_SelectCOM():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1415
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
   0:	b121      	cbz	r1, c <TIM_SelectCOM+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1418
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
   2:	8883      	ldrh	r3, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
   a:	e004      	b.n	16 <TIM_SelectCOM+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1423
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
   c:	8883      	ldrh	r3, [r0, #4]
   e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  12:	041b      	lsls	r3, r3, #16
  14:	0c1b      	lsrs	r3, r3, #16
  16:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1425
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectCCDMA:

00000000 <TIM_SelectCCDMA>:
TIM_SelectCCDMA():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1435
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <TIM_SelectCCDMA+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1442
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
   2:	8883      	ldrh	r3, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	f043 0308 	orr.w	r3, r3, #8	; 0x8
   a:	e004      	b.n	16 <TIM_SelectCCDMA+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1447
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
   c:	8883      	ldrh	r3, [r0, #4]
   e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
  12:	041b      	lsls	r3, r3, #16
  14:	0c1b      	lsrs	r3, r3, #16
  16:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1449
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_CCPreloadControl:

00000000 <TIM_CCPreloadControl>:
TIM_CCPreloadControl():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1459
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
   0:	b121      	cbz	r1, c <TIM_CCPreloadControl+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1466
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
   2:	8883      	ldrh	r3, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   a:	e004      	b.n	16 <TIM_CCPreloadControl+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1471
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
   c:	8883      	ldrh	r3, [r0, #4]
   e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  12:	041b      	lsls	r3, r3, #16
  14:	0c1b      	lsrs	r3, r3, #16
  16:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1473
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_OC1PreloadConfig:

00000000 <TIM_OC1PreloadConfig>:
TIM_OC1PreloadConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1485
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1492
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
   2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1494
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1496
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
   c:	8301      	strh	r1, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1497
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC2PreloadConfig:

00000000 <TIM_OC2PreloadConfig>:
TIM_OC2PreloadConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1509
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1516
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
   2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1518
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1520
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
  10:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1521
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC3PreloadConfig:

00000000 <TIM_OC3PreloadConfig>:
TIM_OC3PreloadConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1533
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1540
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
   2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1542
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1544
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
   c:	8381      	strh	r1, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1545
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC4PreloadConfig:

00000000 <TIM_OC4PreloadConfig>:
TIM_OC4PreloadConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1557
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1564
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
   2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1566
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1568
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
  10:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1569
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC1FastConfig:

00000000 <TIM_OC1FastConfig>:
TIM_OC1FastConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1581
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1589
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
   2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1591
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1593
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
   c:	8301      	strh	r1, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1594
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC2FastConfig:

00000000 <TIM_OC2FastConfig>:
TIM_OC2FastConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1606
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1614
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
   2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1616
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1618
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
  10:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1619
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC3FastConfig:

00000000 <TIM_OC3FastConfig>:
TIM_OC3FastConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1631
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1639
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
   2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1641
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1643
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
   c:	8381      	strh	r1, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1644
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC4FastConfig:

00000000 <TIM_OC4FastConfig>:
TIM_OC4FastConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1656
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1664
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
   2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1666
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1668
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
  10:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1669
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_ClearOC1Ref:

00000000 <TIM_ClearOC1Ref>:
TIM_ClearOC1Ref():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1681
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1688
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
   2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1690
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1692
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
   c:	8301      	strh	r1, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1693
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ClearOC2Ref:

00000000 <TIM_ClearOC2Ref>:
TIM_ClearOC2Ref():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1705
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
   0:	8b03      	ldrh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1712
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
   2:	045b      	lsls	r3, r3, #17
   4:	0c5b      	lsrs	r3, r3, #17
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1714
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
   6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   a:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1716
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
   c:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1717
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ClearOC3Ref:

00000000 <TIM_ClearOC3Ref>:
TIM_ClearOC3Ref():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1729
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1736
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
   2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1738
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1740
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
   c:	8381      	strh	r1, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1741
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_ClearOC4Ref:

00000000 <TIM_ClearOC4Ref>:
TIM_ClearOC4Ref():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1753
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
   0:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1760
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
   2:	045b      	lsls	r3, r3, #17
   4:	0c5b      	lsrs	r3, r3, #17
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1762
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
   6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   a:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1764
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
   c:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1765
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC1PolarityConfig:

00000000 <TIM_OC1PolarityConfig>:
TIM_OC1PolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1777
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1784
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
   2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1785
  tmpccer |= TIM_OCPolarity;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1787
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
   c:	8401      	strh	r1, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1788
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC1NPolarityConfig:

00000000 <TIM_OC1NPolarityConfig>:
TIM_OC1NPolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1800
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1808
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
   2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1809
  tmpccer |= TIM_OCNPolarity;
   a:	4319      	orrs	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1811
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
   c:	8401      	strh	r1, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1812
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_OC2PolarityConfig:

00000000 <TIM_OC2PolarityConfig>:
TIM_OC2PolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1824
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1831
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
   2:	f023 0320 	bic.w	r3, r3, #32	; 0x20
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1832
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
   a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1834
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
  10:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1835
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC2NPolarityConfig:

00000000 <TIM_OC2NPolarityConfig>:
TIM_OC2NPolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1847
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1855
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
   2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1856
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
   a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1858
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
  10:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1859
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC3PolarityConfig:

00000000 <TIM_OC3PolarityConfig>:
TIM_OC3PolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1871
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1878
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
   2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1879
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1881
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
  10:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1882
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC3NPolarityConfig:

00000000 <TIM_OC3NPolarityConfig>:
TIM_OC3NPolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1894
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1903
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
   2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1904
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
   a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1906
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
  10:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1907
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_OC4PolarityConfig:

00000000 <TIM_OC4PolarityConfig>:
TIM_OC4PolarityConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1919
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
   0:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1926
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
   2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1927
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
   a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
   e:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1929
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
  10:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1930
}
  12:	4770      	bx	lr
Disassembly of section .text.TIM_CCxCmd:

00000000 <TIM_CCxCmd>:
TIM_CCxCmd():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1946
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
   0:	2301      	movs	r3, #1
   2:	408b      	lsls	r3, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1960

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
   4:	408a      	lsls	r2, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1946
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
   6:	b510      	push	{r4, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1957
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
   8:	8c04      	ldrh	r4, [r0, #32]
   a:	b2a4      	uxth	r4, r4
   c:	ea24 0403 	bic.w	r4, r4, r3
  10:	8404      	strh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1960

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
  12:	8c03      	ldrh	r3, [r0, #32]
  14:	431a      	orrs	r2, r3
  16:	b292      	uxth	r2, r2
  18:	8402      	strh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1961
}
  1a:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_CCxNCmd:

00000000 <TIM_CCxNCmd>:
TIM_CCxNCmd():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1976
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
   0:	2304      	movs	r3, #4
   2:	408b      	lsls	r3, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1990

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
   4:	408a      	lsls	r2, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1976
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
   6:	b510      	push	{r4, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1987
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
   8:	8c04      	ldrh	r4, [r0, #32]
   a:	b2a4      	uxth	r4, r4
   c:	ea24 0403 	bic.w	r4, r4, r3
  10:	8404      	strh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1990

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
  12:	8c03      	ldrh	r3, [r0, #32]
  14:	431a      	orrs	r2, r3
  16:	b292      	uxth	r2, r2
  18:	8402      	strh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1991
}
  1a:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_SelectOCxM:

00000000 <TIM_SelectOCxM>:
TIM_SelectOCxM():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2017
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
   0:	2301      	movs	r3, #1
   2:	408b      	lsls	r3, r1
   4:	b510      	push	{r4, lr}
   6:	4614      	mov	r4, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2032
  tmp += CCMR_Offset;

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
   8:	8c02      	ldrh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2027
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_Offset;
   a:	f100 0c18 	add.w	ip, r0, #24	; 0x18
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2032

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
   e:	b292      	uxth	r2, r2
  10:	ea22 0203 	bic.w	r2, r2, r3
  14:	8402      	strh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2034

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  16:	b109      	cbz	r1, 1c <TIM_SelectOCxM+0x1c>
  18:	2908      	cmp	r1, #8
  1a:	d10e      	bne.n	3a <TIM_SelectOCxM+0x3a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2039
  {
    tmp += (TIM_Channel>>1);

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_Mask;
  1c:	084a      	lsrs	r2, r1, #1
  1e:	f852 100c 	ldr.w	r1, [r2, ip]
  22:	f64f 738f 	movw	r3, #65423	; 0xff8f
  26:	ea01 0303 	and.w	r3, r1, r3
  2a:	f842 300c 	str.w	r3, [r2, ip]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2042
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
  2e:	f852 300c 	ldr.w	r3, [r2, ip]
  32:	4323      	orrs	r3, r4
  34:	f842 300c 	str.w	r3, [r2, ip]
  38:	e011      	b.n	5e <TIM_SelectOCxM+0x5e>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2049
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_Mask;
  3a:	3904      	subs	r1, #4
  3c:	f3c1 014e 	ubfx	r1, r1, #1, #15
  40:	f851 200c 	ldr.w	r2, [r1, ip]
  44:	f648 73ff 	movw	r3, #36863	; 0x8fff
  48:	ea02 0303 	and.w	r3, r2, r3
  4c:	f841 300c 	str.w	r3, [r1, ip]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2052
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
  50:	f851 200c 	ldr.w	r2, [r1, ip]
  54:	0223      	lsls	r3, r4, #8
  56:	b29b      	uxth	r3, r3
  58:	431a      	orrs	r2, r3
  5a:	f841 200c 	str.w	r2, [r1, ip]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2054
  }
}
  5e:	bd10      	pop	{r4, pc}
Disassembly of section .text.TIM_UpdateDisableConfig:

00000000 <TIM_UpdateDisableConfig>:
TIM_UpdateDisableConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2064
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <TIM_UpdateDisableConfig+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2071
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
   2:	8803      	ldrh	r3, [r0, #0]
   4:	b29b      	uxth	r3, r3
   6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
   a:	e004      	b.n	16 <TIM_UpdateDisableConfig+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2076
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
   c:	8803      	ldrh	r3, [r0, #0]
   e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
  12:	059b      	lsls	r3, r3, #22
  14:	0d9b      	lsrs	r3, r3, #22
  16:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2078
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_UpdateRequestConfig:

00000000 <TIM_UpdateRequestConfig>:
TIM_UpdateRequestConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2096
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
   0:	b121      	cbz	r1, c <TIM_UpdateRequestConfig+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2099
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
   2:	8803      	ldrh	r3, [r0, #0]
   4:	b29b      	uxth	r3, r3
   6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
   a:	e004      	b.n	16 <TIM_UpdateRequestConfig+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2104
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
   c:	8803      	ldrh	r3, [r0, #0]
   e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  12:	059b      	lsls	r3, r3, #22
  14:	0d9b      	lsrs	r3, r3, #22
  16:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2106
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectHallSensor:

00000000 <TIM_SelectHallSensor>:
TIM_SelectHallSensor():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2116
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
   0:	b121      	cbz	r1, c <TIM_SelectHallSensor+0xc>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2123
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
   2:	8883      	ldrh	r3, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   a:	e004      	b.n	16 <TIM_SelectHallSensor+0x16>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2128
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
   c:	8883      	ldrh	r3, [r0, #4]
   e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  12:	041b      	lsls	r3, r3, #16
  14:	0c1b      	lsrs	r3, r3, #16
  16:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2130
  }
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectOnePulseMode:

00000000 <TIM_SelectOnePulseMode>:
TIM_SelectOnePulseMode():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2142
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
   0:	8803      	ldrh	r3, [r0, #0]
   2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
   6:	059b      	lsls	r3, r3, #22
   8:	0d9b      	lsrs	r3, r3, #22
   a:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2149
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
   c:	8803      	ldrh	r3, [r0, #0]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8001      	strh	r1, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2150
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectOutputTrigger:

00000000 <TIM_SelectOutputTrigger>:
TIM_SelectOutputTrigger():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2174
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
   0:	8883      	ldrh	r3, [r0, #4]
   2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8083      	strh	r3, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2181
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
   c:	8883      	ldrh	r3, [r0, #4]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8081      	strh	r1, [r0, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2182
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectSlaveMode:

00000000 <TIM_SelectSlaveMode>:
TIM_SelectSlaveMode():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2197
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
   0:	8903      	ldrh	r3, [r0, #8]
   2:	f023 0307 	bic.w	r3, r3, #7	; 0x7
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2204
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
   c:	8903      	ldrh	r3, [r0, #8]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8101      	strh	r1, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2205
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SelectMasterSlaveMode:

00000000 <TIM_SelectMasterSlaveMode>:
TIM_SelectMasterSlaveMode():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2218
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
   0:	8903      	ldrh	r3, [r0, #8]
   2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8103      	strh	r3, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2226
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
   c:	8903      	ldrh	r3, [r0, #8]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8101      	strh	r1, [r0, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2227
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetCounter:

00000000 <TIM_SetCounter>:
TIM_SetCounter():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2236
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
   0:	8481      	strh	r1, [r0, #36]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2241
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_SetAutoreload:

00000000 <TIM_SetAutoreload>:
TIM_SetAutoreload():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2250
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
   0:	8581      	strh	r1, [r0, #44]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2255
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_SetCompare1:

00000000 <TIM_SetCompare1>:
TIM_SetCompare1():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2264
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
   0:	8681      	strh	r1, [r0, #52]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2269
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_SetCompare2:

00000000 <TIM_SetCompare2>:
TIM_SetCompare2():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2278
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
   0:	8701      	strh	r1, [r0, #56]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2283
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_SetCompare3:

00000000 <TIM_SetCompare3>:
TIM_SetCompare3():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2292
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
   0:	8781      	strh	r1, [r0, #60]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2297
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
}
   2:	4770      	bx	lr
Disassembly of section .text.TIM_SetCompare4:

00000000 <TIM_SetCompare4>:
TIM_SetCompare4():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2306
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
   0:	f8a0 1040 	strh.w	r1, [r0, #64]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2311
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
}
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC1Prescaler:

00000000 <TIM_SetIC1Prescaler>:
TIM_SetIC1Prescaler():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2325
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
   0:	8b03      	ldrh	r3, [r0, #24]
   2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2332
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
   c:	8b03      	ldrh	r3, [r0, #24]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8301      	strh	r1, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2333
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC2Prescaler:

00000000 <TIM_SetIC2Prescaler>:
TIM_SetIC2Prescaler():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2347
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
   0:	8b03      	ldrh	r3, [r0, #24]
   2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2354
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
   c:	8b03      	ldrh	r3, [r0, #24]
   e:	b29b      	uxth	r3, r3
  10:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  14:	b29b      	uxth	r3, r3
  16:	8303      	strh	r3, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2355
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC3Prescaler:

00000000 <TIM_SetIC3Prescaler>:
TIM_SetIC3Prescaler():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2369
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
   0:	8b83      	ldrh	r3, [r0, #28]
   2:	f023 030c 	bic.w	r3, r3, #12	; 0xc
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2376
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
   c:	8b83      	ldrh	r3, [r0, #28]
   e:	b29b      	uxth	r3, r3
  10:	4319      	orrs	r1, r3
  12:	8381      	strh	r1, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2377
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetIC4Prescaler:

00000000 <TIM_SetIC4Prescaler>:
TIM_SetIC4Prescaler():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2391
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
   0:	8b83      	ldrh	r3, [r0, #28]
   2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
   6:	041b      	lsls	r3, r3, #16
   8:	0c1b      	lsrs	r3, r3, #16
   a:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2398
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
   c:	8b83      	ldrh	r3, [r0, #28]
   e:	b29b      	uxth	r3, r3
  10:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  14:	b29b      	uxth	r3, r3
  16:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2399
}
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_SetClockDivision:

00000000 <TIM_SetClockDivision>:
TIM_SetClockDivision():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2412
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
   0:	8803      	ldrh	r3, [r0, #0]
   2:	b2db      	uxtb	r3, r3
   4:	8003      	strh	r3, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2419
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
   6:	8803      	ldrh	r3, [r0, #0]
   8:	b29b      	uxth	r3, r3
   a:	4319      	orrs	r1, r3
   c:	8001      	strh	r1, [r0, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2420
}
   e:	4770      	bx	lr
Disassembly of section .text.TIM_GetCapture1:

00000000 <TIM_GetCapture1>:
TIM_GetCapture1():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2428
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
   0:	8e80      	ldrh	r0, [r0, #52]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2433
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetCapture2:

00000000 <TIM_GetCapture2>:
TIM_GetCapture2():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2441
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
   0:	8f00      	ldrh	r0, [r0, #56]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2446
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetCapture3:

00000000 <TIM_GetCapture3>:
TIM_GetCapture3():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2454
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
   0:	8f80      	ldrh	r0, [r0, #60]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2459
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetCapture4:

00000000 <TIM_GetCapture4>:
TIM_GetCapture4():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2467
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
   0:	f8b0 0040 	ldrh.w	r0, [r0, #64]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2472
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
}
   4:	b280      	uxth	r0, r0
   6:	4770      	bx	lr
Disassembly of section .text.TIM_GetCounter:

00000000 <TIM_GetCounter>:
TIM_GetCounter():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2480
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
   0:	8c80      	ldrh	r0, [r0, #36]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2485
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetPrescaler:

00000000 <TIM_GetPrescaler>:
TIM_GetPrescaler():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2493
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
   0:	8d00      	ldrh	r0, [r0, #40]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2498
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr
   6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_GetFlagStatus:

00000000 <TIM_GetFlagStatus>:
TIM_GetFlagStatus():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2523
  *   - TIM6 and TIM7 can have only one update flag. 
  *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
   0:	8a03      	ldrh	r3, [r0, #16]
   2:	4219      	tst	r1, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2538
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
   4:	bf0c      	ite	eq
   6:	2000      	moveq	r0, #0
   8:	2001      	movne	r0, #1
   a:	4770      	bx	lr
Disassembly of section .text.TIM_ClearFlag:

00000000 <TIM_ClearFlag>:
TIM_ClearFlag():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2563
  *   - TIM6 and TIM7 can have only one update flag. 
  *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.  
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
   0:	43c9      	mvns	r1, r1
   2:	b289      	uxth	r1, r1
   4:	8201      	strh	r1, [r0, #16]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2570
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
}
   6:	4770      	bx	lr
Disassembly of section .text.TIM_GetITStatus:

00000000 <TIM_GetITStatus>:
TIM_GetITStatus():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2591
  *   - TIM6 and TIM7 can generate only an update interrupt.
  *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
   0:	8a02      	ldrh	r2, [r0, #16]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2600
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
   2:	8983      	ldrh	r3, [r0, #12]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2601
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
   4:	ea11 0002 	ands.w	r0, r1, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2600
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
   8:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2601
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
   a:	d003      	beq.n	14 <TIM_GetITStatus+0x14>
   c:	4219      	tst	r1, r3
   e:	bf0c      	ite	eq
  10:	2000      	moveq	r0, #0
  12:	2001      	movne	r0, #1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2610
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ClearITPendingBit:

00000000 <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2631
  *   - TIM6 and TIM7 can generate only an update interrupt.
  *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
   0:	43c9      	mvns	r1, r1
   2:	b289      	uxth	r1, r1
   4:	8201      	strh	r1, [r0, #16]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2637
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
}
   6:	4770      	bx	lr
Disassembly of section .text.TI1_Config:

00000000 <TI1_Config>:
TI1_Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2657
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
   0:	b530      	push	{r4, r5, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2660
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
   2:	8c04      	ldrh	r4, [r0, #32]
   4:	f024 0401 	bic.w	r4, r4, #1	; 0x1
   8:	0424      	lsls	r4, r4, #16
   a:	0c24      	lsrs	r4, r4, #16
   c:	8404      	strh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2661
  tmpccmr1 = TIMx->CCMR1;
   e:	8b05      	ldrh	r5, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2662
  tmpccer = TIMx->CCER;
  10:	8c04      	ldrh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2661
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  12:	b2ad      	uxth	r5, r5
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2662
  tmpccer = TIMx->CCER;
  14:	b2a4      	uxth	r4, r4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2665
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  16:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  1a:	432a      	orrs	r2, r5
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2668
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
  1c:	f024 0402 	bic.w	r4, r4, #2	; 0x2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2665
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  20:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2668
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
  24:	f044 0401 	orr.w	r4, r4, #1	; 0x1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2665
  TIMx->CCER &= CCER_CC1E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  28:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2668
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
  2a:	430c      	orrs	r4, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2670
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
  2c:	8302      	strh	r2, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2671
  TIMx->CCER = tmpccer;
  2e:	8404      	strh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2672
}
  30:	bd30      	pop	{r4, r5, pc}
  32:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TI2_Config:

00000000 <TI2_Config>:
TI2_Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2692
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
   0:	b530      	push	{r4, r5, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2695
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
   2:	8c04      	ldrh	r4, [r0, #32]
   4:	f024 0410 	bic.w	r4, r4, #16	; 0x10
   8:	0424      	lsls	r4, r4, #16
   a:	0c24      	lsrs	r4, r4, #16
   c:	8404      	strh	r4, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2696
  tmpccmr1 = TIMx->CCMR1;
   e:	8b04      	ldrh	r4, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2697
  tmpccer = TIMx->CCER;
  10:	8c05      	ldrh	r5, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2700
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  12:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  16:	0524      	lsls	r4, r4, #20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2697
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  18:	b2ad      	uxth	r5, r5
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2700
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  1a:	0d24      	lsrs	r4, r4, #20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2701
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  1c:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2705
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
  20:	f025 0520 	bic.w	r5, r5, #32	; 0x20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2701
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  24:	b2a4      	uxth	r4, r4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2705
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
  26:	f045 0510 	orr.w	r5, r5, #16	; 0x10
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2702
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  2a:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2705
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
  2e:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2702
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
  32:	b2a4      	uxth	r4, r4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2705
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
  34:	b2ad      	uxth	r5, r5
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2707
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
  36:	8304      	strh	r4, [r0, #24]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2708
  TIMx->CCER = tmpccer;
  38:	8405      	strh	r5, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2709
}
  3a:	bd30      	pop	{r4, r5, pc}
Disassembly of section .text.TIM_TIxExternalClockConfig:

00000000 <TIM_TIxExternalClockConfig>:
TIM_TIxExternalClockConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1012
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
   0:	b570      	push	{r4, r5, r6, lr}
   2:	460d      	mov	r5, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1019
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
   4:	2d60      	cmp	r5, #96
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1012
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
   6:	4604      	mov	r4, r0
   8:	4611      	mov	r1, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1019
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
   a:	d103      	bne.n	14 <TIM_TIxExternalClockConfig+0x14>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1021
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
   c:	2201      	movs	r2, #1
   e:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
  12:	e002      	b.n	1a <TIM_TIxExternalClockConfig+0x1a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1025
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  14:	2201      	movs	r2, #1
  16:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1028
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  1a:	4620      	mov	r0, r4
  1c:	4629      	mov	r1, r5
  1e:	f7ff fffe 	bl	0 <TIM_TIxExternalClockConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1030
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
  22:	8923      	ldrh	r3, [r4, #8]
  24:	b29b      	uxth	r3, r3
  26:	f043 0307 	orr.w	r3, r3, #7	; 0x7
  2a:	8123      	strh	r3, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:1031
}
  2c:	bd70      	pop	{r4, r5, r6, pc}
  2e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_PWMIConfig:

00000000 <TIM_PWMIConfig>:
TIM_PWMIConfig():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:637
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	460c      	mov	r4, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:652
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
   6:	88a2      	ldrh	r2, [r4, #4]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:643
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
   8:	8849      	ldrh	r1, [r1, #2]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:660
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
   a:	8823      	ldrh	r3, [r4, #0]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:637
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
   c:	4605      	mov	r5, r0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:643
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
   e:	2900      	cmp	r1, #0
  10:	bf0c      	ite	eq
  12:	2702      	moveq	r7, #2
  14:	2700      	movne	r7, #0
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:652
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  16:	2a01      	cmp	r2, #1
  18:	bf0c      	ite	eq
  1a:	2602      	moveq	r6, #2
  1c:	2601      	movne	r6, #1
  1e:	f8b4 e008 	ldrh.w	lr, [r4, #8]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:660
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  22:	b98b      	cbnz	r3, 48 <TIM_PWMIConfig+0x48>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:663
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
  24:	4673      	mov	r3, lr
  26:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:666
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  2a:	4628      	mov	r0, r5
  2c:	88e1      	ldrh	r1, [r4, #6]
  2e:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:668
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
  32:	4628      	mov	r0, r5
  34:	4639      	mov	r1, r7
  36:	4632      	mov	r2, r6
  38:	8923      	ldrh	r3, [r4, #8]
  3a:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:670
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  3e:	4628      	mov	r0, r5
  40:	88e1      	ldrh	r1, [r4, #6]
  42:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
  46:	e010      	b.n	6a <TIM_PWMIConfig+0x6a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:675
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
  48:	4673      	mov	r3, lr
  4a:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:678
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  4e:	4628      	mov	r0, r5
  50:	88e1      	ldrh	r1, [r4, #6]
  52:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:680
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
  56:	4628      	mov	r0, r5
  58:	4639      	mov	r1, r7
  5a:	4632      	mov	r2, r6
  5c:	8923      	ldrh	r3, [r4, #8]
  5e:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:682
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  62:	4628      	mov	r0, r5
  64:	88e1      	ldrh	r1, [r4, #6]
  66:	f7ff fffe 	bl	0 <TIM_PWMIConfig>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:684
  }
}
  6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  6e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIM_ICInit:

00000000 <TIM_ICInit>:
TIM_ICInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:581
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
   0:	880b      	ldrh	r3, [r1, #0]
   2:	b570      	push	{r4, r5, r6, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:590
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
   8:	b94b      	cbnz	r3, 1e <TIM_ICInit+0x1e>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:593
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
   a:	8849      	ldrh	r1, [r1, #2]
   c:	88aa      	ldrh	r2, [r5, #4]
   e:	892b      	ldrh	r3, [r5, #8]
  10:	f7ff fffe 	bl	0 <TIM_ICInit>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:597
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  14:	4620      	mov	r0, r4
  16:	88e9      	ldrh	r1, [r5, #6]
  18:	f7ff fffe 	bl	0 <TIM_ICInit>
  1c:	e04f      	b.n	be <TIM_ICInit+0xbe>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:599
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  1e:	2b04      	cmp	r3, #4
  20:	d109      	bne.n	36 <TIM_ICInit+0x36>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:602
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
  22:	8849      	ldrh	r1, [r1, #2]
  24:	88aa      	ldrh	r2, [r5, #4]
  26:	892b      	ldrh	r3, [r5, #8]
  28:	f7ff fffe 	bl	0 <TIM_ICInit>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:606
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  2c:	4620      	mov	r0, r4
  2e:	88e9      	ldrh	r1, [r5, #6]
  30:	f7ff fffe 	bl	0 <TIM_ICInit>
  34:	e043      	b.n	be <TIM_ICInit+0xbe>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:608
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  36:	2b08      	cmp	r3, #8
  38:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  3c:	f8b1 e004 	ldrh.w	lr, [r1, #4]
  40:	8909      	ldrh	r1, [r1, #8]
  42:	d11d      	bne.n	80 <TIM_ICInit+0x80>
TI3_Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2732
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
  44:	8c03      	ldrh	r3, [r0, #32]
  46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  4a:	041b      	lsls	r3, r3, #16
  4c:	0c1b      	lsrs	r3, r3, #16
  4e:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2733
  tmpccmr2 = TIMx->CCMR2;
  50:	8b82      	ldrh	r2, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2734
  tmpccer = TIMx->CCER;
  52:	8c03      	ldrh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2733
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  54:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2734
  tmpccer = TIMx->CCER;
  56:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2738
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  58:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2741
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
  5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2738
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  60:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2741
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
  64:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2738
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  68:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2741
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
  6a:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2738
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  6c:	ea42 020e 	orr.w	r2, r2, lr
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2741
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
  70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2743
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  74:	8382      	strh	r2, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2744
  TIMx->CCER = tmpccer;
  76:	8403      	strh	r3, [r0, #32]
TIM_ICInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:615
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  78:	88e9      	ldrh	r1, [r5, #6]
  7a:	f7ff fffe 	bl	0 <TIM_ICInit>
  7e:	e01e      	b.n	be <TIM_ICInit+0xbe>
TI4_Config():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2769
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  80:	8c03      	ldrh	r3, [r0, #32]
  82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  86:	041b      	lsls	r3, r3, #16
  88:	0c1b      	lsrs	r3, r3, #16
  8a:	8403      	strh	r3, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2770
  tmpccmr2 = TIMx->CCMR2;
  8c:	8b83      	ldrh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2771
  tmpccer = TIMx->CCER;
  8e:	8c02      	ldrh	r2, [r0, #32]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2775
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  94:	051b      	lsls	r3, r3, #20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2771
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  96:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2775
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  98:	0d1b      	lsrs	r3, r3, #20
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2776
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  9a:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2781
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
  9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2776
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  a2:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2781
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
  a4:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2777
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
  a8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2781

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
  ac:	b292      	uxth	r2, r2
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2777
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
  ae:	b29b      	uxth	r3, r3
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2781

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
  b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2783
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  b4:	8383      	strh	r3, [r0, #28]
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:2784
  TIMx->CCER = tmpccer ;
  b6:	8402      	strh	r2, [r0, #32]
TIM_ICInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:624
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  b8:	88e9      	ldrh	r1, [r5, #6]
  ba:	f7ff fffe 	bl	0 <TIM_ICInit>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:626
  }
}
  be:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.TIM_DeInit:

00000000 <TIM_DeInit>:
TIM_DeInit():
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:188
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
   0:	4b29      	ldr	r3, [pc, #164]	(a8 <TIM_DeInit+0xa8>)
   2:	b510      	push	{r4, lr}
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:192
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
   4:	4298      	cmp	r0, r3
   6:	d107      	bne.n	18 <TIM_DeInit+0x18>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:194
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
   8:	f44f 6000 	mov.w	r0, #2048	; 0x800
   c:	2101      	movs	r1, #1
   e:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:195
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  12:	f44f 6000 	mov.w	r0, #2048	; 0x800
  16:	e042      	b.n	9e <TIM_DeInit+0x9e>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:197
  }     
  else if (TIMx == TIM2)
  18:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  1c:	d105      	bne.n	2a <TIM_DeInit+0x2a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:199
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  1e:	2001      	movs	r0, #1
  20:	4601      	mov	r1, r0
  22:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:200
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  26:	2001      	movs	r0, #1
  28:	e02b      	b.n	82 <TIM_DeInit+0x82>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:202
  }
  else if (TIMx == TIM3)
  2a:	4b20      	ldr	r3, [pc, #128]	(ac <TIM_DeInit+0xac>)
  2c:	4298      	cmp	r0, r3
  2e:	d105      	bne.n	3c <TIM_DeInit+0x3c>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:204
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  30:	2002      	movs	r0, #2
  32:	2101      	movs	r1, #1
  34:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:205
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  38:	2002      	movs	r0, #2
  3a:	e022      	b.n	82 <TIM_DeInit+0x82>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:207
  }
  else if (TIMx == TIM4)
  3c:	4b1c      	ldr	r3, [pc, #112]	(b0 <TIM_DeInit+0xb0>)
  3e:	4298      	cmp	r0, r3
  40:	d105      	bne.n	4e <TIM_DeInit+0x4e>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:209
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  42:	2004      	movs	r0, #4
  44:	2101      	movs	r1, #1
  46:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:210
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  4a:	2004      	movs	r0, #4
  4c:	e019      	b.n	82 <TIM_DeInit+0x82>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:212
  } 
  else if (TIMx == TIM5)
  4e:	4b19      	ldr	r3, [pc, #100]	(b4 <TIM_DeInit+0xb4>)
  50:	4298      	cmp	r0, r3
  52:	d105      	bne.n	60 <TIM_DeInit+0x60>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:214
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
  54:	2008      	movs	r0, #8
  56:	2101      	movs	r1, #1
  58:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:215
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  5c:	2008      	movs	r0, #8
  5e:	e010      	b.n	82 <TIM_DeInit+0x82>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:217
  } 
  else if (TIMx == TIM6)
  60:	4b15      	ldr	r3, [pc, #84]	(b8 <TIM_DeInit+0xb8>)
  62:	4298      	cmp	r0, r3
  64:	d105      	bne.n	72 <TIM_DeInit+0x72>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:219
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
  66:	2010      	movs	r0, #16
  68:	2101      	movs	r1, #1
  6a:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:220
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  6e:	2010      	movs	r0, #16
  70:	e007      	b.n	82 <TIM_DeInit+0x82>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:222
  } 
  else if (TIMx == TIM7)
  72:	4b12      	ldr	r3, [pc, #72]	(bc <TIM_DeInit+0xbc>)
  74:	4298      	cmp	r0, r3
  76:	d108      	bne.n	8a <TIM_DeInit+0x8a>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:224
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
  78:	2020      	movs	r0, #32
  7a:	2101      	movs	r1, #1
  7c:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:225
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  80:	2020      	movs	r0, #32
  82:	2100      	movs	r1, #0
  84:	f7ff fffe 	bl	0 <RCC_APB1PeriphResetCmd>
  88:	e00c      	b.n	a4 <TIM_DeInit+0xa4>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:229
  } 
  else
  {
    if (TIMx == TIM8)
  8a:	4b0d      	ldr	r3, [pc, #52]	(c0 <TIM_DeInit+0xc0>)
  8c:	4298      	cmp	r0, r3
  8e:	d109      	bne.n	a4 <TIM_DeInit+0xa4>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:231
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  90:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  94:	2101      	movs	r1, #1
  96:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:232
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
  9a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  9e:	2100      	movs	r1, #0
  a0:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
D:\SAV\STM32_Documents\lwip_st_STM32\STM32F107_ETH_LwIP_V1.0.0\Libraries\STM32F10x_StdPeriph_Driver\src/stm32f10x_tim.c:235
    }  
  }
}
  a4:	bd10      	pop	{r4, pc}
  a6:	46c0      	nop			(mov r8, r8)
  a8:	40012c00 	.word	0x40012c00
  ac:	40000400 	.word	0x40000400
  b0:	40000800 	.word	0x40000800
  b4:	40000c00 	.word	0x40000c00
  b8:	40001000 	.word	0x40001000
  bc:	40001400 	.word	0x40001400
  c0:	40013400 	.word	0x40013400
