*****************************************************************

  Device    [MU_REG_7]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
prim
device MU_REG_7
{
    parameter
    (
       config bit SYNC_RST = 1'b0
    )
    port
    (
         input D[6:0],
         input CLK,
         input CE,
         input RST,
         output Q[6:0]
    );
} // end of device MU_REG_7

propagation prop_mu_reg_7  of MU_REG_7
{
    propagate ( D[0]  --> Q[0] );    
    propagate ( D[1]  --> Q[1] ); 
    propagate ( D[2]  --> Q[2] );
    propagate ( D[3]  --> Q[3] );
    propagate ( D[4]  --> Q[4] );
    propagate ( D[5]  --> Q[5] );
    propagate ( D[6]  --> Q[6] );
    propagate ( CLK --> Q );
    propagate ( CE  --> Q );
    propagate ( RST --> Q );
};