// Seed: 989364206
module module_0 ();
  assign id_1[1] = id_1;
  logic [7:0] id_2;
  assign id_1 = (id_2);
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3
);
  uwire id_5;
  wire  id_6;
  module_0 modCall_1 ();
  id_7(
      .id_0(id_5), .id_1(1), .id_2(1'h0), .id_3(~&id_1)
  );
  wire id_8;
  assign id_5 = 1;
endmodule
