/**
 * \file
 *
 * \brief AUTOSAR Rte
 *
 * This file contains the implementation of the AUTOSAR
 * module Rte.
 *
 * \version 6.6.3
 *
 * \author Elektrobit Automotive GmbH, 91058 Erlangen, Germany
 *
 * Copyright 2005 - 2021 Elektrobit Automotive GmbH
 * All rights exclusively reserved for Elektrobit Automotive GmbH,
 * unless expressly agreed to otherwise.
 */

/*
 * This file contains shared memory data declarations
 *
 * This file has been automatically generated by
 * EB tresos AutoCore Rte Generator Version 6.6.3
 * on Mon Jun 26 17:11:28 CST 2023. !!!IGNORE-LINE!!!
 */

/*
 * \addtogroup Rte Runtime Environment
 * @{
 */

/*
 * In this file, buffers and queues for the shared memory communicator are defined.
 * The following partitions must have write access to the data defined in this file:
 * - OsApplication_C1
 */
/* ==================[Includes]=============================================== */
#include <Rte_Type.h>
#include <Os.h>

/* ==================[Definition of variables with external linkage]========== */
#define RTE_START_SEC_SHARED_OSAPPLICATION_C1_VAR_32
#include <Rte_MemMap.h>
VAR(HEADOutputCustom_t, RTE_VAR) Rte_Smc_Rte_AebDs_RP_FctAdapter_HeadOutputCustomData_HeadOutputCustomData = 
{
  0U,
  {
    0U,
    0U,
    0U,
    0U,
    {0U, 0U, 0U}
  },
  {
    0.0f,
    0.0f,
    0U,
    0U,
    0U,
    0U
  },
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  },
  {
    0.0f,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  },
  {
    {
      0U,
      0U,
      0U,
      0U
    },
    {
      0U,
      0U,
      0U,
      0U
    },
    {
      0U,
      0U,
      0U,
      0U
    },
    {
      0U,
      0U,
      0U,
      0U
    },
    {
      0U,
      0U,
      0U,
      0U
    }
  },
  {
    0.0f,
    0.0f,
    0U,
    0U,
    0U,
    0U
  },
  {{
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }, 
  {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U
  }},
  {
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0,
    0U,
    0U,
    0U
  },
  {
    0U,
    0U,
    0U,
    0U
  },
  {
    0U
  },
  0U,
  0U,
  0U,
  {
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0.0f,
    0,
    0U,
    0U,
    0U,
    0.0f
  }
};
#define RTE_STOP_SEC_SHARED_OSAPPLICATION_C1_VAR_32
#include <Rte_MemMap.h>
#define RTE_START_SEC_SHARED_OSAPPLICATION_C1_VAR_8
#include <Rte_MemMap.h>
VAR(uint8, RTE_VAR) Rte_Smc_SchM_State_OsApplication_C1 = 0;
VAR(uint8, RTE_VAR) Rte_Smc_Rte_State_OsApplication_C1 = 0;
volatile VAR(uint8, RTE_VAR) Rte_Smc_Rte_ModeReceiveQueue_788B4C92C1303405B6002337F9CFC312_head = 0U;
volatile VAR(uint8, RTE_VAR) Rte_Smc_Rte_EcuM_1_Core_1__EcuM_MasterCoreSyncPort_head = 0U;
VAR(uint8, RTE_VAR) Rte_Smc_Rte_EcuM_1_Core_1__EcuM_MasterCoreSyncPort_ldcReader = 0U;
#define RTE_STOP_SEC_SHARED_OSAPPLICATION_C1_VAR_8
#include <Rte_MemMap.h>

/** @} doxygen end group definition  */
/* ==================[end of file]============================================ */
