
*** Running vivado
    with args -log design_1_backward_fcc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_backward_fcc_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_backward_fcc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace-2019/custom_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_backward_fcc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.820 ; gain = 201.684 ; free physical = 2725 ; free virtual = 9343
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_backward_fcc_0_0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ip/design_1_backward_fcc_0_0/synth/design_1_backward_fcc_0_0.v:63]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 63'b000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 63'b000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 63'b000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 63'b000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 63'b000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 63'b000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 63'b000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 63'b000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 63'b000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 63'b000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 63'b000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 63'b000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 63'b000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 63'b000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 63'b000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 63'b000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 63'b000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 63'b000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 63'b000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 63'b000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 63'b000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 63'b000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 63'b000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 63'b000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 63'b000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 63'b000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 63'b000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 63'b000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 63'b000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 63'b000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 63'b000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 63'b000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 63'b000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 63'b000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 63'b000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 63'b000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 63'b000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 63'b000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 63'b000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 63'b000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 63'b000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 63'b000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 63'b000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 63'b000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 63'b000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 63'b000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 63'b000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 63'b000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 63'b000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 63'b000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 63'b000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 63'b000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 63'b000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 63'b000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 63'b000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 63'b000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 63'b000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 63'b000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 63'b000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 63'b000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 63'b001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 63'b010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 63'b100000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_X_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_X_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_X_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_X_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_X_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_X_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_X_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_W_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_Y_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_Y_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_Y_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_Y_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_Y_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_Y_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_Y_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DX_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DX_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DX_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DX_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DX_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DX_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DY_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DB_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DB_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DB_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DB_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DB_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DB_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DW_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DW_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DW_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DW_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DW_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DW_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DW_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_X_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_W_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_Y_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_B_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DX_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DY_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DB_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DW_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc.v:963]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_AXILiteS_s_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_XDIM_DATA_0 bound to: 5'b10000 
	Parameter ADDR_XDIM_CTRL bound to: 5'b10100 
	Parameter ADDR_YDIM_DATA_0 bound to: 5'b11000 
	Parameter ADDR_YDIM_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_AXILiteS_s_axi.v:167]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_AXILiteS_s_axi' (1#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_throttl' (2#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_fifo' (3#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_reg_slice' (4#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized0' (4#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_buffer' (5#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized1' (5#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_fifo__parameterized2' (5#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_write' (6#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_buffer__parameterized0' (6#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_x_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_reg_slice__parameterized0' (6#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi_read' (7#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_x_m_axi' (8#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_throttl' (9#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_fifo' (10#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_reg_slice' (11#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized0' (11#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_buffer' (12#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized1' (12#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_fifo__parameterized2' (12#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_write' (13#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_buffer__parameterized0' (13#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_w_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_reg_slice__parameterized0' (13#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi_read' (14#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_w_m_axi' (15#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_throttl' (16#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_fifo' (17#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_reg_slice' (18#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized0' (18#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_buffer' (19#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized1' (19#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_fifo__parameterized2' (19#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_write' (20#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_buffer__parameterized0' (20#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dx_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_reg_slice__parameterized0' (20#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi_read' (21#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dx_m_axi' (22#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_throttl' (23#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_fifo' (24#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_reg_slice' (25#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized0' (25#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_buffer' (26#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized1' (26#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_fifo__parameterized2' (26#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_write' (27#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_buffer__parameterized0' (27#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dy_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_reg_slice__parameterized0' (27#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi_read' (28#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dy_m_axi' (29#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_throttl' (30#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_fifo' (31#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_reg_slice' (32#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized0' (32#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_buffer' (33#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized1' (33#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_fifo__parameterized2' (33#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_write' (34#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_buffer__parameterized0' (34#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_db_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_reg_slice__parameterized0' (34#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi_read' (35#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_db_m_axi' (36#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_throttl' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_throttl' (37#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_write' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_fifo' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_fifo' (38#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_reg_slice' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_reg_slice' (39#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized0' (39#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_buffer' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_buffer' (40#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized1' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized1' (40#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized2' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_fifo__parameterized2' (40#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_write' (41#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_read' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_buffer__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_buffer__parameterized0' (41#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_dw_m_axi_reg_slice__parameterized0' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_reg_slice__parameterized0' (41#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi_read' (42#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_dw_m_axi' (43#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'backward_fcc_fmulbkb' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_fmulbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'backward_fcc_ap_fmul_2_max_dsp_32' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/ip/backward_fcc_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/ip/backward_fcc_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'backward_fcc_ap_fmul_2_max_dsp_32' (59#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/ip/backward_fcc_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc_fmulbkb' (60#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_fmulbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'backward_fcc' (61#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_backward_fcc_0_0' (62#1) [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ip/design_1_backward_fcc_0_0/synth/design_1_backward_fcc_0_0.v:63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.508 ; gain = 369.371 ; free physical = 2606 ; free virtual = 9227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2085.352 ; gain = 384.215 ; free physical = 2611 ; free virtual = 9231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2085.352 ; gain = 384.215 ; free physical = 2611 ; free virtual = 9231
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2091.289 ; gain = 0.000 ; free physical = 2577 ; free virtual = 9197
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ip/design_1_backward_fcc_0_0/constraints/backward_fcc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ip/design_1_backward_fcc_0_0/constraints/backward_fcc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.runs/design_1_backward_fcc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.runs/design_1_backward_fcc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.086 ; gain = 0.000 ; free physical = 2438 ; free virtual = 9058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2180.086 ; gain = 0.000 ; free physical = 2429 ; free virtual = 9050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 2708 ; free virtual = 9330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 2708 ; free virtual = 9330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.runs/design_1_backward_fcc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 2708 ; free virtual = 9330
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'backward_fcc_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'backward_fcc_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_x_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_x_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_x_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_w_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_w_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_w_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dx_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dx_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dx_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dy_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dy_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dy_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_db_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_db_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_db_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dw_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc_dw_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'backward_fcc_dw_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'dx_addr_reg_427_reg[31:31]' into 'zext_ln15_reg_414_reg[31:31]' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc.v:2907]
INFO: [Synth 8-4471] merging register 'dy_addr_reg_475_reg[31:31]' into 'zext_ln15_reg_414_reg[31:31]' [/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.srcs/sources_1/bd/design_1/ipshared/062d/hdl/verilog/backward_fcc.v:2908]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'backward_fcc_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'backward_fcc_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_x_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_x_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_w_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_w_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dx_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dx_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dy_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dy_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_db_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_db_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dw_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'backward_fcc_dw_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 2682 ; free virtual = 9307
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_dw_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/backward_fcc_db_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[0]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[1]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[2]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[3]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[4]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]' (FDE) to 'inst/backward_fcc_x_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module backward_fcc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module backward_fcc_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_x_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_x_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_w_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_w_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_dx_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_dx_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_dy_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_dy_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_db_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_db_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module backward_fcc_dw_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module backward_fcc_dw_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 2612 ; free virtual = 9255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 3185 ; free virtual = 9826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2180.086 ; gain = 478.949 ; free physical = 3165 ; free virtual = 9806
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_x_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_w_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_dy_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2181.094 ; gain = 479.957 ; free physical = 3008 ; free virtual = 9648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3210 ; free virtual = 9852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3208 ; free virtual = 9850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3192 ; free virtual = 9834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3192 ; free virtual = 9834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3191 ; free virtual = 9833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3191 ; free virtual = 9833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   270|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |   171|
|6     |LUT2      |   551|
|7     |LUT3      |   827|
|8     |LUT4      |   675|
|9     |LUT5      |   267|
|10    |LUT6      |   430|
|11    |MUXCY     |    16|
|12    |RAMB18E1  |     6|
|13    |SRL16E    |   274|
|14    |XORCY     |     8|
|15    |FDRE      |  4254|
|16    |FDSE      |    10|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.062 ; gain = 483.926 ; free physical = 3191 ; free virtual = 9833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 396 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2185.062 ; gain = 389.191 ; free physical = 3261 ; free virtual = 9903
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2185.070 ; gain = 483.926 ; free physical = 3261 ; free virtual = 9903
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2185.070 ; gain = 0.000 ; free physical = 3329 ; free virtual = 9971
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.070 ; gain = 0.000 ; free physical = 3267 ; free virtual = 9909
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
433 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 2185.070 ; gain = 715.531 ; free physical = 3414 ; free virtual = 10056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.070 ; gain = 0.000 ; free physical = 3414 ; free virtual = 10056
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.runs/design_1_backward_fcc_0_0_synth_1/design_1_backward_fcc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_backward_fcc_0_0, cache-ID = f6591e72faa0d00b
INFO: [Coretcl 2-1174] Renamed 91 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.074 ; gain = 0.000 ; free physical = 3347 ; free virtual = 9996
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace-2019/backprop_fcc_nn/backprop_fcc_nn.runs/design_1_backward_fcc_0_0_synth_1/design_1_backward_fcc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_backward_fcc_0_0_utilization_synth.rpt -pb design_1_backward_fcc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 16:41:20 2021...
