==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.037 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.49 seconds; current allocated memory: 96.924 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.925 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.542 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:125).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.496 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 114.362 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:120:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:124:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.78 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.56 seconds; current allocated memory: 96.976 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.606 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.459 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.128 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.29 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.71 seconds; current allocated memory: 97.213 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 97.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.849 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:125).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 118.740 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.039 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.29 seconds; current allocated memory: 94.248 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.79 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.63 seconds; current allocated memory: 97.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.201 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.701 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.833 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:125).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.722 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.039 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.280 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (HLS_CISR_spmv_accel.c:99:20) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:99:20)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:147:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:78:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:81:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:84:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:85:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:88:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:108:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:111:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.75 seconds; current allocated memory: 97.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.201 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.702 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.835 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (HLS_CISR_spmv_accel.c:120) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:125).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 118.725 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.039 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.33 seconds; current allocated memory: 94.280 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.55 seconds; current allocated memory: 96.927 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.929 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.553 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:127).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.503 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.407 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 113.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 114.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.29 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.69 seconds; current allocated memory: 97.349 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.026 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.95 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.8 seconds; current allocated memory: 97.415 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.417 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.951 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.099 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.29 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' completely with a factor of 4 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' partially with a factor of 2 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:53:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:59:29)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.79 seconds; current allocated memory: 97.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 119.079 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.890 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_0_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_0' and 'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 14, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 113.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 115.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/cmd_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/inp_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_data_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/slot_arr_row_len' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_CISR_spmv_accel/output_vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_CISR_spmv_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'max_row_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_counter_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_res_arr_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_len_id_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slot_row_id_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_CISR_spmv_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 116.582 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_CISR_spmv_accel_row_len_slot_arr_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 128.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_CISR_spmv_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_CISR_spmv_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 0.52 seconds. Elapsed time: 8.02 seconds; current allocated memory: 128.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.28 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49:22) in function 'store_row_len_arr' partially with a factor of 2 (HLS_CISR_spmv_accel.c:49:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68:21) in function 'CISR_decoder' completely with a factor of 4 (HLS_CISR_spmv_accel.c:68:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:80:5)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:83:35)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:68)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:86:39)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:87:37)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:90:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.71 seconds; current allocated memory: 97.366 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.369 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 98.048 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.52 seconds; current allocated memory: 96.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.154 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:110).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.473 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.343 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.45 seconds; current allocated memory: 96.792 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.181 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.386 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:110).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.478 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.51 seconds; current allocated memory: 96.792 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.179 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:110).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 118.482 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.349 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.31 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:127:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.61 seconds; current allocated memory: 96.792 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.179 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.386 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:110).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.485 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
WARNING: [HLS 200-880] The II Violation in module 'HLS_CISR_spmv_accel' (loop 'VITIS_LOOP_101_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('slot_res_arr_3_write_ln110', HLS_CISR_spmv_accel.c:110) of variable 'add_i', HLS_CISR_spmv_accel.c:110 on static variable 'slot_res_arr_3' and 'load' operation ('slot_res_arr_3_load_1', aesl_mux_load.4floatP0A.i2:7->HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.026 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.73 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.62 seconds; current allocated memory: 96.976 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.978 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.606 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.474 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 112.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 113.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name HLS_CISR_spmv_accel HLS_CISR_spmv_accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.077 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_CISR_spmv_accel.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.3 seconds; current allocated memory: 94.286 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (HLS_CISR_spmv_accel.c:101:21) in function 'compute' completely with a factor of 4 (HLS_CISR_spmv_accel.c:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (HLS_CISR_spmv_accel.c:122:23) in function 'output_write' completely with a factor of 4 (HLS_CISR_spmv_accel.c:122:23)
INFO: [HLS 214-178] Inlining function 'initialize' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'store_row_len_arr' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'CISR_decoder' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'compute' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
INFO: [HLS 214-178] Inlining function 'output_write' into 'HLS_CISR_spmv_accel' (HLS_CISR_spmv_accel.c:149:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:110:30)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:113:32)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_CISR_spmv_accel.c:126:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.71 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.62 seconds; current allocated memory: 97.013 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 97.015 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 98.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 97.643 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (HLS_CISR_spmv_accel.c:49) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (HLS_CISR_spmv_accel.c:68) in function 'HLS_CISR_spmv_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_1' (HLS_CISR_spmv_accel.c:25) in function 'HLS_CISR_spmv_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (HLS_CISR_spmv_accel.c:35) in function 'HLS_CISR_spmv_accel' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_len_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_id' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_row_counter' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_res_arr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'slot_counter' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'slot_row_len_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_id' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_row_counter' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_res_arr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'slot_counter' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 118.499 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:37:41)
INFO: [HLS 200-472] Inferring partial write operation for 'row_len_slot_arr' (HLS_CISR_spmv_accel.c:58:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_CISR_spmv_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_CISR_spmv_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
