$date
	Sat Jan 11 16:41:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LALU_tb $end
$var reg 1 ! clk $end
$var reg 1 " flip $end
$var reg 1 # test $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20000
1"
1!
#40000
0!
#60000
0#
0"
1!
#80000
0!
#100000
1"
1!
#120000
0!
#140000
0#
0"
1!
#160000
0!
#180000
1"
1!
#200000
0!
#220000
0#
0"
1!
#240000
0!
#260000
1"
1!
#280000
0!
#300000
0#
0"
1!
#320000
0!
#340000
1"
1!
#360000
0!
#380000
0#
0"
1!
#400000
0!
#420000
1"
1!
#440000
0!
#460000
0#
0"
1!
#480000
0!
#500000
1"
1!
#520000
0!
#540000
0#
0"
1!
#560000
0!
#580000
1"
1!
#600000
0!
#620000
0#
0"
1!
#640000
0!
#660000
1"
1!
#680000
0!
#700000
0#
0"
1!
#720000
0!
#740000
1"
1!
#760000
0!
#780000
0#
0"
1!
#800000
0!
