<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: PWR_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SSS Orbital
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_p_w_r___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_p_w_r___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">PWR_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32l476xx.html">Stm32l476xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Power Control.  
 <a href="struct_p_w_r___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a50f96f92968bc5b9b40b870531dde182"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a50f96f92968bc5b9b40b870531dde182">CR1</a></td></tr>
<tr class="separator:a50f96f92968bc5b9b40b870531dde182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8426bae04fc4cae7425f07c50f2359ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a8426bae04fc4cae7425f07c50f2359ec">CR2</a></td></tr>
<tr class="separator:a8426bae04fc4cae7425f07c50f2359ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7c92606919491fb50de53447078fd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a5b7c92606919491fb50de53447078fd4">CR3</a></td></tr>
<tr class="separator:a5b7c92606919491fb50de53447078fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e953148044545201ad42b637655b739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a1e953148044545201ad42b637655b739">CR4</a></td></tr>
<tr class="separator:a1e953148044545201ad42b637655b739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6a0f927216321901e0fd96bd0d053c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a1b6a0f927216321901e0fd96bd0d053c">SR1</a></td></tr>
<tr class="separator:a1b6a0f927216321901e0fd96bd0d053c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10aa60ae5119b8a731191ab312d550c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a10aa60ae5119b8a731191ab312d550c5">SR2</a></td></tr>
<tr class="separator:a10aa60ae5119b8a731191ab312d550c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f32696a6981f09e0720a053f122557f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a0f32696a6981f09e0720a053f122557f">SCR</a></td></tr>
<tr class="separator:a0f32696a6981f09e0720a053f122557f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecdc00053f0a15de5e518c7c6e0837b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#abecdc00053f0a15de5e518c7c6e0837b">RESERVED</a></td></tr>
<tr class="separator:abecdc00053f0a15de5e518c7c6e0837b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fa4103c9b4c7b55f3775225a8d24f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#af0fa4103c9b4c7b55f3775225a8d24f8">PUCRA</a></td></tr>
<tr class="separator:af0fa4103c9b4c7b55f3775225a8d24f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af081bc7024bf9552e2bda58b97a173c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#af081bc7024bf9552e2bda58b97a173c6">PDCRA</a></td></tr>
<tr class="separator:af081bc7024bf9552e2bda58b97a173c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7fb645ff17949ed789dbc7174db6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a2d7fb645ff17949ed789dbc7174db6e3">PUCRB</a></td></tr>
<tr class="separator:a2d7fb645ff17949ed789dbc7174db6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58044f731913c93d65ca217415a8381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#ab58044f731913c93d65ca217415a8381">PDCRB</a></td></tr>
<tr class="separator:ab58044f731913c93d65ca217415a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0ce64a3fb03bc80dcabb0895ed9427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a2a0ce64a3fb03bc80dcabb0895ed9427">PUCRC</a></td></tr>
<tr class="separator:a2a0ce64a3fb03bc80dcabb0895ed9427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14719783f7be734f6a0b32c612d963f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#af14719783f7be734f6a0b32c612d963f">PDCRC</a></td></tr>
<tr class="separator:af14719783f7be734f6a0b32c612d963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6050b6f0e29b03dcae10cfb67f88bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#ad6050b6f0e29b03dcae10cfb67f88bc1">PUCRD</a></td></tr>
<tr class="separator:ad6050b6f0e29b03dcae10cfb67f88bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af311ef0d0b914f8f43cc32c71b068ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#af311ef0d0b914f8f43cc32c71b068ac5">PDCRD</a></td></tr>
<tr class="separator:af311ef0d0b914f8f43cc32c71b068ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b30c2c88bfb37e8da29fd8154aa03fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a6b30c2c88bfb37e8da29fd8154aa03fb">PUCRE</a></td></tr>
<tr class="separator:a6b30c2c88bfb37e8da29fd8154aa03fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9b6a80407d3825234bfb183869b679"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#aef9b6a80407d3825234bfb183869b679">PDCRE</a></td></tr>
<tr class="separator:aef9b6a80407d3825234bfb183869b679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1860c58aa270be6b5573135d81c670b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a1860c58aa270be6b5573135d81c670b9">PUCRF</a></td></tr>
<tr class="separator:a1860c58aa270be6b5573135d81c670b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406b63ed5af6764351b83086d12a59c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a406b63ed5af6764351b83086d12a59c8">PDCRF</a></td></tr>
<tr class="separator:a406b63ed5af6764351b83086d12a59c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a67373339c062c7033d3acd3f41160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a03a67373339c062c7033d3acd3f41160">PUCRG</a></td></tr>
<tr class="separator:a03a67373339c062c7033d3acd3f41160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9b449059b423cd0435b951a7e34b84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a7a9b449059b423cd0435b951a7e34b84">PDCRG</a></td></tr>
<tr class="separator:a7a9b449059b423cd0435b951a7e34b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d6bf47d0fb76390c5c43e9ff2433f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a93d6bf47d0fb76390c5c43e9ff2433f2">PUCRH</a></td></tr>
<tr class="separator:a93d6bf47d0fb76390c5c43e9ff2433f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c00d3afd22fcf12d31450772c29c5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html#a33c00d3afd22fcf12d31450772c29c5d">PDCRH</a></td></tr>
<tr class="separator:a33c00d3afd22fcf12d31450772c29c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Power Control. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a50f96f92968bc5b9b40b870531dde182" name="a50f96f92968bc5b9b40b870531dde182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f96f92968bc5b9b40b870531dde182">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 1, Address offset: 0x00 </p>

</div>
</div>
<a id="a8426bae04fc4cae7425f07c50f2359ec" name="a8426bae04fc4cae7425f07c50f2359ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8426bae04fc4cae7425f07c50f2359ec">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 2, Address offset: 0x04 </p>

</div>
</div>
<a id="a5b7c92606919491fb50de53447078fd4" name="a5b7c92606919491fb50de53447078fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7c92606919491fb50de53447078fd4">&#9670;&#160;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 3, Address offset: 0x08 </p>

</div>
</div>
<a id="a1e953148044545201ad42b637655b739" name="a1e953148044545201ad42b637655b739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e953148044545201ad42b637655b739">&#9670;&#160;</a></span>CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power control register 4, Address offset: 0x0C </p>

</div>
</div>
<a id="af081bc7024bf9552e2bda58b97a173c6" name="af081bc7024bf9552e2bda58b97a173c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af081bc7024bf9552e2bda58b97a173c6">&#9670;&#160;</a></span>PDCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portA, Address offset: 0x24 </p>

</div>
</div>
<a id="ab58044f731913c93d65ca217415a8381" name="ab58044f731913c93d65ca217415a8381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58044f731913c93d65ca217415a8381">&#9670;&#160;</a></span>PDCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portB, Address offset: 0x2C </p>

</div>
</div>
<a id="af14719783f7be734f6a0b32c612d963f" name="af14719783f7be734f6a0b32c612d963f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14719783f7be734f6a0b32c612d963f">&#9670;&#160;</a></span>PDCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portC, Address offset: 0x34 </p>

</div>
</div>
<a id="af311ef0d0b914f8f43cc32c71b068ac5" name="af311ef0d0b914f8f43cc32c71b068ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af311ef0d0b914f8f43cc32c71b068ac5">&#9670;&#160;</a></span>PDCRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portD, Address offset: 0x3C </p>

</div>
</div>
<a id="aef9b6a80407d3825234bfb183869b679" name="aef9b6a80407d3825234bfb183869b679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9b6a80407d3825234bfb183869b679">&#9670;&#160;</a></span>PDCRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portE, Address offset: 0x44 </p>

</div>
</div>
<a id="a406b63ed5af6764351b83086d12a59c8" name="a406b63ed5af6764351b83086d12a59c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406b63ed5af6764351b83086d12a59c8">&#9670;&#160;</a></span>PDCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portF, Address offset: 0x4C </p>

</div>
</div>
<a id="a7a9b449059b423cd0435b951a7e34b84" name="a7a9b449059b423cd0435b951a7e34b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9b449059b423cd0435b951a7e34b84">&#9670;&#160;</a></span>PDCRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portG, Address offset: 0x54 </p>

</div>
</div>
<a id="a33c00d3afd22fcf12d31450772c29c5d" name="a33c00d3afd22fcf12d31450772c29c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c00d3afd22fcf12d31450772c29c5d">&#9670;&#160;</a></span>PDCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PDCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_Down control register of portH, Address offset: 0x5C </p>

</div>
</div>
<a id="af0fa4103c9b4c7b55f3775225a8d24f8" name="af0fa4103c9b4c7b55f3775225a8d24f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fa4103c9b4c7b55f3775225a8d24f8">&#9670;&#160;</a></span>PUCRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portA, Address offset: 0x20 </p>

</div>
</div>
<a id="a2d7fb645ff17949ed789dbc7174db6e3" name="a2d7fb645ff17949ed789dbc7174db6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7fb645ff17949ed789dbc7174db6e3">&#9670;&#160;</a></span>PUCRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portB, Address offset: 0x28 </p>

</div>
</div>
<a id="a2a0ce64a3fb03bc80dcabb0895ed9427" name="a2a0ce64a3fb03bc80dcabb0895ed9427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0ce64a3fb03bc80dcabb0895ed9427">&#9670;&#160;</a></span>PUCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portC, Address offset: 0x30 </p>

</div>
</div>
<a id="ad6050b6f0e29b03dcae10cfb67f88bc1" name="ad6050b6f0e29b03dcae10cfb67f88bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6050b6f0e29b03dcae10cfb67f88bc1">&#9670;&#160;</a></span>PUCRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portD, Address offset: 0x38 </p>

</div>
</div>
<a id="a6b30c2c88bfb37e8da29fd8154aa03fb" name="a6b30c2c88bfb37e8da29fd8154aa03fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b30c2c88bfb37e8da29fd8154aa03fb">&#9670;&#160;</a></span>PUCRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portE, Address offset: 0x40 </p>

</div>
</div>
<a id="a1860c58aa270be6b5573135d81c670b9" name="a1860c58aa270be6b5573135d81c670b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1860c58aa270be6b5573135d81c670b9">&#9670;&#160;</a></span>PUCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portF, Address offset: 0x48 </p>

</div>
</div>
<a id="a03a67373339c062c7033d3acd3f41160" name="a03a67373339c062c7033d3acd3f41160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a67373339c062c7033d3acd3f41160">&#9670;&#160;</a></span>PUCRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portG, Address offset: 0x50 </p>

</div>
</div>
<a id="a93d6bf47d0fb76390c5c43e9ff2433f2" name="a93d6bf47d0fb76390c5c43e9ff2433f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d6bf47d0fb76390c5c43e9ff2433f2">&#9670;&#160;</a></span>PUCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::PUCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pull_up control register of portH, Address offset: 0x58 </p>

</div>
</div>
<a id="abecdc00053f0a15de5e518c7c6e0837b" name="abecdc00053f0a15de5e518c7c6e0837b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecdc00053f0a15de5e518c7c6e0837b">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PWR_TypeDef::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C </p>

</div>
</div>
<a id="a0f32696a6981f09e0720a053f122557f" name="a0f32696a6981f09e0720a053f122557f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f32696a6981f09e0720a053f122557f">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status reset register, Address offset: 0x18 </p>

</div>
</div>
<a id="a1b6a0f927216321901e0fd96bd0d053c" name="a1b6a0f927216321901e0fd96bd0d053c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6a0f927216321901e0fd96bd0d053c">&#9670;&#160;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status register 1, Address offset: 0x10 </p>

</div>
</div>
<a id="a10aa60ae5119b8a731191ab312d550c5" name="a10aa60ae5119b8a731191ab312d550c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10aa60ae5119b8a731191ab312d550c5">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWR_TypeDef::SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWR power status register 2, Address offset: 0x14 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/Users/raphaelbret-mounet/STM32CubeIDE/workspace_1.12.0/orbital_r1/Core/Src/system/<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
