/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [4:0] _06_;
  wire [3:0] _07_;
  wire [7:0] _08_;
  wire [5:0] _09_;
  reg [4:0] _10_;
  wire [23:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [19:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [35:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~((celloutsig_0_31z[0] | celloutsig_0_14z[1]) & celloutsig_0_15z);
  assign celloutsig_0_36z = ~((celloutsig_0_10z | celloutsig_0_26z[7]) & celloutsig_0_8z);
  assign celloutsig_0_43z = ~((celloutsig_0_34z | celloutsig_0_29z[5]) & celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_2z) & celloutsig_0_4z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_13z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z[4] | celloutsig_0_13z[0]) & celloutsig_0_3z[5]);
  assign celloutsig_0_47z = ~((celloutsig_0_21z[7] | celloutsig_0_43z) & (celloutsig_0_8z | _01_));
  assign celloutsig_1_0z = ~((in_data[166] | in_data[164]) & (in_data[97] | in_data[179]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[110]));
  assign celloutsig_1_4z = ~((_02_ | celloutsig_1_0z) & (_02_ | celloutsig_1_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | in_data[111]) & (_03_ | celloutsig_1_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_10z[25] | celloutsig_1_9z) & (celloutsig_1_6z | celloutsig_1_5z));
  assign celloutsig_1_13z = ~((celloutsig_1_10z[33] | _04_) & (celloutsig_1_6z | in_data[123]));
  assign celloutsig_0_18z = ~((celloutsig_0_3z[11] | celloutsig_0_9z) & (celloutsig_0_4z[0] | celloutsig_0_13z[3]));
  assign celloutsig_0_7z = _06_ + in_data[51:47];
  reg [3:0] _27_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 4'h0;
    else _27_ <= in_data[163:160];
  assign { _02_, _07_[2:1], _03_ } = _27_;
  reg [7:0] _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _28_ <= 8'h00;
    else _28_ <= celloutsig_1_10z[14:7];
  assign { _08_[7], _00_, _08_[5:4], _05_, _08_[2], _04_, _08_[0] } = _28_;
  reg [23:0] _29_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 24'h000000;
    else _29_ <= in_data[58:35];
  assign { _11_[23:17], _06_, _11_[11:0] } = _29_;
  reg [5:0] _30_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= { celloutsig_0_4z[5:1], celloutsig_0_9z };
  assign { _01_, _09_[4:0] } = _30_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_0_3z[16], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_7z = { _02_, _07_[2:1], _03_, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, _02_, _07_[2:1], _03_, celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, _02_, _07_[2:1], _03_, _02_, _07_[2:1], _03_ };
  assign celloutsig_0_14z = { celloutsig_0_4z[5:4], celloutsig_0_9z } / { 1'h1, celloutsig_0_3z[12:11] };
  assign celloutsig_0_5z = { _11_[21:17], _06_, _11_[11:10] } >= { in_data[3:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[174:173], celloutsig_1_5z } >= { in_data[135:134], celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[158:149], celloutsig_1_3z, celloutsig_1_0z, _02_, _07_[2:1], _03_ } && { in_data[142:130], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_10z = ! { in_data[58:52], celloutsig_0_7z };
  assign celloutsig_0_15z = ! { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_22z = ! { celloutsig_0_7z[3:2], celloutsig_0_9z };
  assign celloutsig_0_31z = celloutsig_0_19z[3:1] % { 1'h1, in_data[9:8] };
  assign celloutsig_0_3z = { _11_[23:17], _06_, _11_[11:2], celloutsig_0_0z } % { 1'h1, in_data[78:59], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_4z = celloutsig_0_3z[10:5] % { 1'h1, _11_[11:7] };
  assign celloutsig_1_8z = { celloutsig_1_7z[13:4], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, _02_, _07_[2:1], _03_, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_10z = { in_data[130:127], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z } % { 1'h1, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, _02_, _07_[2:1], _03_, _02_, _07_[2:1], _03_, celloutsig_1_7z };
  assign celloutsig_0_17z = { _11_[1:0], celloutsig_0_10z } % { 1'h1, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_15z } % { 1'h1, _09_[2], _01_, _09_[4:0] };
  assign celloutsig_0_26z = { _11_[6:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_14z } % { 1'h1, _06_[3:0], _11_[11:3], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_19z[4:1], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_18z } % { 1'h1, celloutsig_0_26z[11:9], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[80:69] != in_data[69:58];
  assign celloutsig_1_3z = { _07_[2:1], _03_, celloutsig_1_1z } != { _02_, _07_[2:1], _03_ };
  assign celloutsig_0_8z = { in_data[12:1], celloutsig_0_6z } != in_data[75:63];
  assign celloutsig_0_9z = { in_data[84:74], celloutsig_0_8z } != { _11_[21:17], _06_, _11_[11:10] };
  assign celloutsig_0_11z = celloutsig_0_7z[1:0] != { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_16z = - { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_46z = { celloutsig_0_24z[14:1], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_36z } | { celloutsig_0_24z[23:5], celloutsig_0_12z };
  assign celloutsig_0_12z = ^ { celloutsig_0_4z[5:2], celloutsig_0_7z };
  assign celloutsig_0_2z = ^ _11_[11:9];
  assign celloutsig_1_18z = { _08_[4], _05_, _08_[2], celloutsig_1_16z, celloutsig_1_13z } <<< { celloutsig_1_10z[7:6], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_7z[4:1] <<< { celloutsig_0_4z[5:4], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_19z = { _01_, _09_[4:1] } <<< _11_[10:6];
  assign celloutsig_0_24z = { in_data[91:78], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z } <<< { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, _10_, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_19z = { _08_[4], _05_, _08_[2] } - { celloutsig_1_10z[7], celloutsig_1_4z, celloutsig_1_17z };
  assign { _07_[3], _07_[0] } = { _02_, _03_ };
  assign { _08_[6], _08_[3], _08_[1] } = { _00_, _05_, _04_ };
  assign _09_[5] = _01_;
  assign _11_[16:12] = _06_;
  assign { out_data[134:128], out_data[98:96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
