module RegisterWithLoadEnable(
  input wire clk,
  input wire [31:0] x,
  input wire [31:0] y,
  input wire le,
  output wire [31:0] out
);
  logic [31:0] a;
  logic [31:0] b;
  always_ff @ (posedge clk) begin
    a <= le ? x + y : a;
    b <= le ? y : b;
  end
  assign out = a + b;
endmodule
