// Seed: 456006424
module module_0 ();
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3
);
  wire id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  genvar id_7;
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    output wor id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10
    , id_28,
    input tri1 id_11,
    output wor id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wor id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    output supply1 id_19,
    output wor id_20,
    input uwire id_21,
    input supply1 id_22,
    input wor id_23,
    output tri1 id_24
    , id_29,
    input uwire id_25,
    inout tri id_26
    , id_30
);
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_28,
      id_29,
      id_30,
      id_5,
      id_9
  );
  module_0 modCall_1 ();
endmodule
