m255
K3
13
cModel Technology
Z0 dH:\Project\Symbol_Generator_Project
T_opt
Z1 V:A95bZ_D9=jjcU8`iOmPd1
Z2 04 10 14 work mds_top_tb sim_mds_top_tb 1
Z3 =2-001cc0940273-50d37fe9-176-10fc
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OE;O;6.6b;45
Z7 dH:\Project\Symbol_Generator_Project
Ea_graycounter
Z8 w1323844998
Z9 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
Z10 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z11 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z12 dH:\Project\SG_Project
Z13 8H:/Project/SG_Project/VHDL/altera_mf.vhd
Z14 FH:/Project/SG_Project/VHDL/altera_mf.vhd
l0
Z15 L48991
Z16 VR86TI3:NZLn2KC8Lk=CB^2
Z17 OE;C;6.6b;45
32
Z18 o-work work -2002 -explicit
Z19 tExplicit 1
Z20 !s100 3]dCmT;Fb5d@`>[2AD9j^1
Abehavior
R9
R10
R11
Z21 DEx4 work 13 a_graycounter 0 22 R86TI3:NZLn2KC8Lk=CB^2
Z22 l49022
Z23 L49016
Z24 Vl?TbeeC2@Cb5WBP=B=m6=1
R17
32
Z25 Mx3 4 ieee 14 std_logic_1164
Z26 Mx2 4 ieee 15 std_logic_arith
Z27 Mx1 4 ieee 18 std_logic_unsigned
R18
R19
Z28 !s100 h@XGYkQ_6D=k?N@QGT4^@3
Eaddr_calc
Z29 w1352214342
Z30 DPx4 ieee 9 math_real 0 22 zjAF7SKfg_RPI0GT^n1N`1
Z31 DPx4 ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
R10
R9
R11
R12
Z32 8H:/Project/SG_Project/VHDL/addr_calc.vhd
Z33 FH:/Project/SG_Project/VHDL/addr_calc.vhd
l0
L61
Z34 V0E[JG:]jV[f6MU3m:9k<g1
R17
32
R18
R19
Z35 !s100 c2ih3JiJGhc0hNh?Jz4f<2
Aarc_addr_calc
R30
R31
R10
R9
R11
Z36 DEx4 work 9 addr_calc 0 22 0E[JG:]jV[f6MU3m:9k<g1
l208
L102
Z37 VCS?_h:d>T2UmhE3=YXWTF1
R17
32
Z38 Mx5 4 ieee 14 std_logic_1164
Z39 Mx4 4 ieee 18 std_logic_unsigned
Z40 Mx3 4 ieee 15 std_logic_arith
Z41 Mx2 4 ieee 11 numeric_std
Z42 Mx1 4 ieee 9 math_real
R18
R19
Z43 !s100 TXjFH:2ToR0MVi:ihlSW61
Ealt3pram
R8
Z44 DPx4 work 25 altera_mf_hint_evaluation 0 22 ZT<iaG9WaQjEAUYB[7B6>3
Z45 DEx4 work 10 altsyncram 0 22 4?[`^EFP;N:DOkT^M]WR42
Z46 DPx4 work 24 altera_common_conversion 0 22 IAQSncZVRY9P@FgAi8D391
Z47 DPx4 work 22 altera_device_families 0 22 ?WQ@EYYE6hW?CnM7cc]7I2
Z48 DPx3 std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70
R9
R10
R11
R12
R13
R14
l0
Z49 L41824
Z50 Va8jn89QLbaoLl0ZJ2fkWb2
R17
32
R18
R19
Z51 !s100 gCaLM[hdX1`Q4>9JL^7lL2
Abehavior
R44
R46
R47
R48
R9
R10
R11
Z52 DEx4 work 8 alt3pram 0 22 a8jn89QLbaoLl0ZJ2fkWb2
Z53 l42164
Z54 L41875
Z55 V1bDaz`916FJLVU:48dM353
R17
32
Z56 Mx7 4 ieee 14 std_logic_1164
Z57 Mx6 4 ieee 15 std_logic_arith
Z58 Mx5 4 ieee 18 std_logic_unsigned
Z59 Mx4 3 std 6 textio
Z60 Mx3 4 work 22 altera_device_families
Z61 Mx2 4 work 24 altera_common_conversion
Z62 Mx1 4 work 25 altera_mf_hint_evaluation
R18
R19
Z63 !s100 l7zLA`A7dK2[>6el>De232
Ealtaccumulate
R8
R10
R11
R12
R13
R14
l0
Z64 L16832
Z65 V16UA7NX]ROFQ[mneGBzNf3
R17
32
R18
R19
Z66 !s100 N@_SV8e?AzK5VJi2z9WK=1
Abehaviour
R10
R11
Z67 DEx4 work 13 altaccumulate 0 22 16UA7NX]ROFQ[mneGBzNf3
Z68 l16879
Z69 L16865
Z70 V]?G0al;cnM9^PkK6=lmlF3
R17
32
Z71 Mx2 4 ieee 14 std_logic_1164
Z72 Mx1 4 ieee 15 std_logic_arith
R18
R19
Z73 !s100 iOYzcT]fAESR_4l?DbC;b1
Ealtcam
R8
R46
R48
R9
R10
R11
R12
R13
R14
l0
Z74 L34987
Z75 VekU]KPk]lmiEf4F6Lf>172
R17
32
R18
R19
Z76 !s100 HenA`e[mbY5YQ>Co1TPdO3
Abehave
R46
R48
R9
R10
R11
Z77 DEx4 work 6 altcam 0 22 ekU]KPk]lmiEf4F6Lf>172
Z78 l35692
Z79 L35641
Z80 V7mf8hmeK?A7[8SmQ1g6cT3
R17
32
R38
Z81 Mx4 4 ieee 15 std_logic_arith
Z82 Mx3 4 ieee 18 std_logic_unsigned
Z83 Mx2 3 std 6 textio
Z84 Mx1 4 work 24 altera_common_conversion
R18
R19
Z85 !s100 ilBY9n_HegcPTWIYiB5>O2
Ealtclklock
R8
R47
R11
R12
R13
R14
l0
Z86 L27485
Z87 V`32Z=h__cne<oVNZS2SmM1
R17
32
R18
R19
Z88 !s100 <;O1nKHf9Q>FQcfHZKTOK2
Abehavior
R47
R11
Z89 DEx4 work 10 altclklock 0 22 `32Z=h__cne<oVNZS2SmM1
Z90 l27607
Z91 L27597
Z92 VUkM<>@9[<2QN>D`QaGF^_1
R17
32
R71
Z93 Mx1 4 work 22 altera_device_families
R18
R19
Z94 !s100 8]h]7BgJ^fI8`CL[oEP:Y1
Ealtddio_bidir
R8
Z95 DEx4 work 11 altddio_out 0 22 ?MbdFT6QMZGG^f7M21]7k0
R47
Z96 DEx4 work 10 altddio_in 0 22 ]f0G9g[dS9do;[68T9l[[0
R11
R12
R13
R14
l0
Z97 L28583
Z98 VWT3mljAOX=;:W@9mHOIS@1
R17
32
R18
R19
Z99 !s100 Om8K1i0`ADGaC>a0BU`Om0
Astruct
R47
R11
Z100 DEx4 work 13 altddio_bidir 0 22 WT3mljAOX=;:W@9mHOIS@1
Z101 l28683
Z102 L28638
Z103 VUibOU?<m88`;UTh=KY@8I2
R17
32
R71
R93
R18
R19
Z104 !s100 hoOF7TIA6JzWe[oGk5YXJ2
Ealtddio_in
R8
R47
R11
R12
R13
R14
l0
Z105 L28176
Z106 V]f0G9g[dS9do;[68T9l[[0
R17
32
R18
R19
Z107 !s100 g;[OR?R<nS^Wajo?3AdCD3
Abehave
R47
R11
R96
Z108 l28204
Z109 L28203
Z110 VM4mV<G;:S_kb8?@jb@Wgf1
R17
32
R71
R93
R18
R19
Z111 !s100 R5n?b4HdUiog`<lVCk_^L1
Ealtddio_out
R8
R47
R11
R12
R13
R14
l0
Z112 L28381
Z113 V?MbdFT6QMZGG^f7M21]7k0
R17
32
R18
R19
Z114 !s100 CddSW?NfXYYA`G]<;d^R41
Abehave
R47
R11
R95
Z115 l28429
Z116 L28414
Z117 V8j=1YYgGm?MR[`IlIVMiD3
R17
32
R71
R93
R18
R19
Z118 !s100 KDIC@:lB`cKF7E]P5e=:;3
Ealtdpram
R8
R46
R47
R48
R9
R10
R11
R12
R13
R14
l0
Z119 L37436
Z120 VbdON4bnGM_>5[@HZzH^;P2
R17
32
R18
R19
Z121 !s100 ZNnhN>a7o?nX=2BEK<hQN1
Abehavior
R46
R47
R48
R9
R10
R11
Z122 DEx4 work 8 altdpram 0 22 bdON4bnGM_>5[@HZzH^;P2
Z123 l37537
Z124 L37482
Z125 V?WKdJJhD5l73Ki:SUfVZM0
R17
32
Z126 Mx6 4 ieee 14 std_logic_1164
Z127 Mx5 4 ieee 15 std_logic_arith
R39
Z128 Mx3 3 std 6 textio
Z129 Mx2 4 work 22 altera_device_families
R84
R18
R19
Z130 !s100 9gaBe0DEj=SYnW3@OA@KC1
Ealtdq_dqs
R8
R47
R46
R48
Z131 DPx4 ieee 16 vital_primitives 0 22 ?9@G<YMlTc7lEZ?USDEOL0
Z132 DPx4 ieee 12 vital_timing 0 22 S^n>oJ2GS[H5aTKMo9OkE0
R9
R10
R11
R12
R13
R14
l0
Z133 L49217
Z134 VlZJ3:@eNn<`IT^o8R4RZD0
R17
32
R18
R19
Z135 !s100 2S501:WTh66YT^IIV=oVJ2
Atranslated
R47
R46
R48
R131
R132
R9
R10
R11
Z136 DEx4 work 9 altdq_dqs 0 22 lZJ3:@eNn<`IT^o8R4RZD0
Z137 l49842
Z138 L49422
Z139 V_2@U[D_KL_;EcjK:<hgSl1
R17
32
Z140 Mx8 4 ieee 14 std_logic_1164
Z141 Mx7 4 ieee 15 std_logic_arith
Z142 Mx6 4 ieee 18 std_logic_unsigned
Z143 Mx5 4 ieee 12 vital_timing
Z144 Mx4 4 ieee 16 vital_primitives
R128
R61
R93
R18
R19
Z145 !s100 G]]j;zoQzcgUYVSg[_EDj2
Ealtera_16to8_dc_ram
Z146 w1330198681
R11
R12
Z147 8H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
Z148 FH:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd
l0
L42
Z149 VfS@nFMi[3Te]3bgUJ[zil1
R17
32
R18
R19
Z150 !s100 1gFoM8UZINjDie7ccDbb72
Asyn
R11
Z151 DEx4 work 19 altera_16to8_dc_ram 0 22 fS@nFMi[3Te]3bgUJ[zil1
l94
L56
Z152 V]5i3T4b]^SG75`OinSYkh0
R17
32
Z153 Mx1 4 ieee 14 std_logic_1164
R18
R19
Z154 !s100 PfM7IlYa5Z7O4dTUaV8Vj1
Ealtera_8to16_dc_ram
R146
R11
R12
Z155 8H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
Z156 FH:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd
l0
L42
Z157 VGR[9P_=XMYT4NVKi>Rj=b2
R17
32
R18
R19
Z158 !s100 hmLXWGc]LX62VL2i9KESY2
Asyn
R11
Z159 DEx4 work 19 altera_8to16_dc_ram 0 22 GR[9P_=XMYT4NVKi>Rj=b2
l94
L56
Z160 V]2X?__XVgdMbX`WRbA=zA0
R17
32
R153
R18
R19
Z161 !s100 D^V3L1PIk]io0^]1<N:?a1
Paltera_common_conversion
R48
R11
R8
R12
R13
R14
l0
L43
Z162 VIAQSncZVRY9P@FgAi8D391
R17
32
b1
R71
Z163 Mx1 3 std 6 textio
R18
R19
Z164 !s100 5Bn3gdzL6mQOFjmdgQ;XB0
Bbody
Z165 DBx4 work 24 altera_common_conversion 0 22 IAQSncZVRY9P@FgAi8D391
R48
R11
l0
L55
Z166 V^`GzLkenfnN8<a[@C8Jz=3
R17
32
R71
R163
R18
R19
nbody
Z167 !s100 nkFIZCjf?4^JmNdbh9HkE0
Paltera_device_families
R11
R8
R12
R13
R14
l0
L418
Z168 V?WQ@EYYE6hW?CnM7cc]7I2
R17
32
b1
R153
R18
R19
Z169 !s100 LCaU`ORm9276=^o6=IU?I2
Bbody
Z170 DBx4 work 22 altera_device_families 0 22 ?WQ@EYYE6hW?CnM7cc]7I2
R11
l0
L481
Z171 VEoCG>B2dKXCQIFKX:jFDg3
R17
32
R153
R18
R19
nbody
Z172 !s100 `bE3Z73:=LWaknB@4o=_C0
Paltera_mf_components
R11
R8
R12
Z173 8H:/Project/SG_Project/VHDL/altera_mf_components.vhd
Z174 FH:/Project/SG_Project/VHDL/altera_mf_components.vhd
l0
L22
Z175 VM1Ha9d3D6iBa8Mn[V7O=G1
R17
32
R153
R18
R19
Z176 !s100 5X>kIg[VoKIzN5CUS^?P12
Paltera_mf_hint_evaluation
R11
R8
R12
R13
R14
l0
L331
Z177 VZT<iaG9WaQjEAUYB[7B6>3
R17
32
b1
R153
R18
R19
Z178 !s100 dPLIKZE4oZ72n>zz3Ni?<3
Bbody
Z179 DBx4 work 25 altera_mf_hint_evaluation 0 22 ZT<iaG9WaQjEAUYB[7B6>3
R11
l0
L337
Z180 V>KfQODAodBokDPX1?:k?O3
R17
32
R153
R18
R19
nbody
Z181 !s100 o>aK:[e[Rog3m@oKJi`c33
Ealtfp_mult
R8
R48
R46
R10
R11
R12
R13
R14
l0
Z182 L26643
Z183 VANe_RM:jdF[5WANmZWBzJ1
R17
32
R18
R19
Z184 !s100 oS4;ODcV=b1UJS]UmM<911
Abehavior
R48
R46
R10
R11
Z185 DEx4 work 10 altfp_mult 0 22 ANe_RM:jdF[5WANmZWBzJ1
Z186 l26786
Z187 L26690
Z188 VRimKXMRJVgzE<FkGN;H`j1
R17
32
Z189 Mx4 4 ieee 14 std_logic_1164
R40
R61
R163
R18
R19
Z190 !s100 d4Hh`VzOjH93ib_25`cgO2
Ealtlvds_rx
R8
Z191 DEx4 work 18 stratixiii_lvds_rx 0 22 jj`HQTSU:HQl4b^]ziNVW0
Z192 DEx4 work 16 flexible_lvds_rx 0 22 Ck91??1Q82>OA;1=OkTDg1
Z193 DEx4 work 17 stratixii_lvds_rx 0 22 :zR<IhRRSVhRgWo]A@meQ2
R89
R9
Z194 DEx4 work 17 mf_stratixiii_pll 0 22 AJk=1[mAXSAh_zk3_k]P;0
Z195 DEx4 work 16 mf_stratixii_pll 0 22 45P9EzM<di5<`gz^MhU`g2
Z196 DPx4 work 10 mf_pllpack 0 22 940ZjCWln2jeJLzP:R[<;1
R48
Z197 DEx4 work 14 mf_stratix_pll 0 22 V09hHkR`?W[KHKf^f>RB?2
R47
R10
R11
R12
R13
R14
l0
Z198 L30326
Z199 V7gd?`9MCVAGlZz0BhOCTR0
R17
32
R18
R19
Z200 !s100 M5K8k:2C<O?3aX^`KdkJg1
Abehavior
R9
R196
R48
R47
R10
R11
Z201 DEx4 work 10 altlvds_rx 0 22 7gd?`9MCVAGlZz0BhOCTR0
Z202 l31173
Z203 L30421
Z204 VSLUXeUEzRYGZcd69G5Si61
R17
32
R126
R127
Z205 Mx4 4 work 22 altera_device_families
R128
Z206 Mx2 4 work 10 mf_pllpack
R27
R18
R19
Z207 !s100 LmG]2a@MlFHEL@aO>ljoM0
Ealtlvds_tx
R8
Z208 DEx4 work 16 flexible_lvds_tx 0 22 P2a?3Dc@8<U^nb4QQ;<df2
Z209 DEx4 work 19 stratixii_tx_outclk 0 22 PW9`gAWnoNK`jPd9m8ce>1
Z210 DEx4 work 17 stratix_tx_outclk 0 22 [f@LB9SS@@G4LLj9Dkfe?2
R9
R194
R195
R196
R48
R197
R89
R47
R10
R11
R12
R13
R14
l0
Z211 L33091
Z212 VM_XBc7hVP5`M@h0E5hdWU2
R17
32
R18
R19
Z213 !s100 WLF<OP<j`kcY77f1z:OM31
Abehavior
R9
R196
R48
R47
R10
R11
Z214 DEx4 work 10 altlvds_tx 0 22 M_XBc7hVP5`M@h0E5hdWU2
Z215 l34099
Z216 L33212
Z217 VUe;cgeo^K]>BBM^zB:j7]0
R17
32
R126
R127
R205
R128
R206
R27
R18
R19
Z218 !s100 :X]C=zEEg0PTUYQdjgEL02
Ealtmult_accum
R8
R47
R10
R11
R12
R13
R14
l0
Z219 L17063
Z220 V>Km]6[H28Rhj5:X4;aZNN0
R17
32
R18
R19
Z221 !s100 0m8dB05Fa8PE[8]gOP=Sj3
Abehaviour
R47
R10
R11
Z222 DEx4 work 13 altmult_accum 0 22 >Km]6[H28Rhj5:X4;aZNN0
Z223 l17308
Z224 L17186
Z225 V3jj[FZlgfZiC?]E@d3bCn3
R17
32
R25
R26
R93
R18
R19
Z226 !s100 nCIE0GRnid>EjMj7ffnH92
Ealtmult_add
R8
R47
R10
R11
R12
R13
R14
l0
Z227 L19477
Z228 Vm_l:^_YTR3OYkddi5f4^D3
R17
32
R18
R19
Z229 !s100 [b9;I?b>mHgizeDGK_[ZV3
Abehaviour
R47
R10
R11
Z230 DEx4 work 11 altmult_add 0 22 m_l:^_YTR3OYkddi5f4^D3
Z231 l20212
Z232 L19763
Z233 VM7]iZJmD25fdce_DPd[bm2
R17
32
R25
R26
R93
R18
R19
Z234 !s100 DQ20jFKc17>Xj_0MQnKj>3
Ealtparallel_flash_loader
R8
Z235 DPx4 work 20 altera_mf_components 0 22 M1Ha9d3D6iBa8Mn[V7O=G1
R11
R12
R13
R14
l0
Z236 L53941
Z237 VDKlDg5ShiI]2V]g6O];>^3
R17
32
R18
R19
Z238 !s100 EP4VjAA4@3iDliAP;;SQl2
Asim_altparallel_flash_loader
R235
R11
Z239 DEx4 work 24 altparallel_flash_loader 0 22 DKlDg5ShiI]2V]g6O];>^3
Z240 l53993
Z241 L53992
Z242 Vmk3KAHn_l<5;6l;c]k`W20
R17
32
R71
Z243 Mx1 4 work 20 altera_mf_components
R18
R19
Z244 !s100 YhJ40:KNWIk0eOJA2^g_f1
Ealtpll
R8
Z245 DEx4 work 9 pll_iobuf 0 22 AJ<cQ;5J31^:hm2NmiOOk0
Z246 DEx4 work 17 mf_cycloneiii_pll 0 22 WU3CclnOzbhXM8U4fLA^Q0
R9
R10
R194
R195
R196
R48
R197
R47
R11
R12
R13
R14
l0
Z247 L14076
Z248 VBMcUDS9LL6ON=YOVHc[>R2
R17
32
R18
R19
Z249 !s100 B[cj@jS?]EQ@]<[nAcbeU2
Abehavior
R9
R10
R196
R48
R47
R11
Z250 DEx4 work 6 altpll 0 22 BMcUDS9LL6ON=YOVHc[>R2
Z251 l15555
Z252 L14497
Z253 V`CZ=LH^QOl76Ga`beH1Vd1
R17
32
R126
Z254 Mx5 4 work 22 altera_device_families
R59
Z255 Mx3 4 work 10 mf_pllpack
R26
R27
R18
R19
Z256 !s100 A]GcK=f9E;`NAY:9bl1_=1
Ealtqpram
R8
R46
R48
R9
R10
R11
R12
R13
R14
l0
Z257 L43322
Z258 VJZUQo1[069?l3hVA_1kae1
R17
32
R18
R19
Z259 !s100 >o[0eJOjQmUzCbm_[l<fZ0
Abehavior
R46
R48
R9
R10
R11
Z260 DEx4 work 8 altqpram 0 22 JZUQo1[069?l3hVA_1kae1
Z261 l43486
Z262 L43408
Z263 VbRRH>Q:2KNhFPSig`VRT03
R17
32
R38
R81
R82
R83
R84
R18
R19
Z264 !s100 iLkWXOHbImVXPH3l2oE7m3
Ealtserial_flash_loader
R8
R235
R11
R12
R13
R14
l0
Z265 L54001
Z266 V[LhK`Oe>A^Hfl=Wk01=n<0
R17
32
R18
R19
Z267 !s100 k[m?iQ@2RF89LPG?zg39b0
Asim_altserial_flash_loader
R235
R11
Z268 DEx4 work 22 altserial_flash_loader 0 22 [LhK`Oe>A^Hfl=Wk01=n<0
Z269 l54019
Z270 L54018
Z271 VKkVm=_A>WfBDE34FLUn9j1
R17
32
R71
R243
R18
R19
Z272 !s100 NALEoc<m9bE0X3Pk<hFJI0
Ealtshift_taps
R8
R11
R12
R13
R14
l0
Z273 L48882
Z274 VJFT?W[?MaIZ[S<9EWXKb`3
R17
32
R18
R19
Z275 !s100 3hbK3aPgUhVdgOG;ocMS<0
Abehavioural
R11
Z276 DEx4 work 13 altshift_taps 0 22 JFT?W[?MaIZ[S<9EWXKb`3
Z277 l48928
Z278 L48914
Z279 VVXebVE[1?j:5174Ak>OXQ3
R17
32
R153
R18
R19
Z280 !s100 =d6RegLB0CMY8`ID0`1Li3
Ealtsource_probe
R8
R235
R11
R12
R13
R14
l0
Z281 L54027
Z282 VJ;COUjo@kD>]DE1482gz11
R17
32
R18
R19
Z283 !s100 4OW>4nboHR<=QZDPR]SHY1
Asim_altsource_probe
R235
R11
Z284 DEx4 work 15 altsource_probe 0 22 J;COUjo@kD>]DE1482gz11
Z285 l54065
Z286 L54064
Z287 VV=Hlj>AV]U=PJdzbedKY[1
R17
32
R71
R243
R18
R19
Z288 !s100 MiE9cmBY<khH84QeOFHSJ0
Ealtsqrt
R8
R48
R46
R10
R11
R12
R13
R14
l0
Z289 L27221
Z290 VWm9;5_S7oJLQOB]_cVM9O3
R17
32
R18
R19
Z291 !s100 C5ch5SKZk3SW7BBF?L0Nm2
Abehavior
R48
R46
R10
R11
Z292 DEx4 work 7 altsqrt 0 22 Wm9;5_S7oJLQOB]_cVM9O3
Z293 l27280
Z294 L27264
Z295 V2GMGRK=Q]SPXIB;RAVg1g3
R17
32
R189
R40
R61
R163
R18
R19
Z296 !s100 79:gaD;dngSlAG<l`c7891
Ealtsquare
R8
R10
R11
R12
R13
R14
l0
Z297 L49100
Z298 Vb=O3d;TRN3Y]0[Y7gDL=A2
R17
32
R18
R19
Z299 !s100 RfmSkf6WBA]:<Y67IINXQ0
Aaltsquare_syn
R10
R11
Z300 DEx4 work 9 altsquare 0 22 b=O3d;TRN3Y]0[Y7gDL=A2
Z301 l49134
Z302 L49125
Z303 VceLF[oQP_czZ=<[d_6f2;0
R17
32
R71
R72
R18
R19
Z304 !s100 O39D0MO1Ke]11R`BD`;zG1
Ealtstratixii_oct
R8
R235
R11
R12
R13
R14
l0
Z305 L53920
Z306 V8WQnX]50iRd0MFb[9JMd91
R17
32
R18
R19
Z307 !s100 YfQ`G67c1mNFM4X:WLX^Z3
Asim_altstratixii_oct
R235
R11
Z308 DEx4 work 16 altstratixii_oct 0 22 8WQnX]50iRd0MFb[9JMd91
Z309 l53933
Z310 L53932
Z311 VTa^=amAij`PiK4Sf0IlH:2
R17
32
R71
R243
R18
R19
Z312 !s100 [dnAiT<?ET@4W_gMY]4EX2
Ealtsyncram
R8
R47
R46
R48
R9
R10
R11
R12
R13
R14
l0
Z313 L38559
Z314 V4?[`^EFP;N:DOkT^M]WR42
R17
32
R18
R19
Z315 !s100 z>oN`VW1bMQml@Z:MDHn`0
Atranslated
R47
R46
R48
R9
R10
R11
R45
Z316 l39687
Z317 L39387
Z318 VYFo93UFeEk_ii?XNjZN9j1
R17
32
R126
R127
R39
R128
R61
R93
R18
R19
Z319 !s100 Gkm0LH4UZFI><FETM390_3
Earm_m_cntr
R8
R11
R12
R13
R14
l0
L5335
Z320 VUVeTm^YYYI_VnWNZ?KLGN0
R17
32
R18
R19
Z321 !s100 PBoF=b3iCZSZ1nDSVUnj71
Abehave
R11
Z322 DEx4 work 10 arm_m_cntr 0 22 UVeTm^YYYI_VnWNZ?KLGN0
l5346
L5345
Z323 VD]RFRY9=96E0@SOG0[DDa1
R17
32
R153
R18
R19
Z324 !s100 ZYVDSN@53k4Q5M4Y=8S^l1
Earm_n_cntr
R8
R11
R12
R13
R14
l0
L5386
Z325 V[8ojFaO9Mz3ZDP7Mme;z<2
R17
32
R18
R19
Z326 !s100 Mla]nWc8V]KXH2JcQT^Z81
Abehave
R11
Z327 DEx4 work 10 arm_n_cntr 0 22 [8ojFaO9Mz3ZDP7Mme;z<2
l5397
L5396
Z328 VS8M_NjDhkQbTcIJE>6Q<h0
R17
32
R153
R18
R19
Z329 !s100 kLJY8`1O9a9Qn1]<FMZAN1
Earm_scale_cntr
R8
R11
R12
R13
R14
l0
L5444
Z330 VCUCXCkQ0=mcTK<JS[b7H@2
R17
32
R18
R19
Z331 !s100 Z_2>U0_fa<jf0ho@0hAkl2
Abehave
R11
Z332 DEx4 work 14 arm_scale_cntr 0 22 CUCXCkQ0=mcTK<JS[b7H@2
l5457
L5456
Z333 V>nd5b<CE6ZO^]TbXm@SI51
R17
32
R153
R18
R19
Z334 !s100 aXib]@hY5e;LDk?YeAMdh3
Ebilinear
Z335 w1348476823
R30
R31
R10
R9
R11
R12
Z336 8H:/Project/SG_Project/VHDL/bilinear.vhd
Z337 FH:/Project/SG_Project/VHDL/bilinear.vhd
l0
L49
Z338 Va27mXlFf?dV]dC=YC1[Z<1
R17
32
R18
R19
Z339 !s100 VK^[kjnzU^lnNc2M:_noT0
Artl_bilinear
R30
R31
R10
R9
R11
Z340 DEx4 work 8 bilinear 0 22 a27mXlFf?dV]dC=YC1[Z<1
l102
L77
Z341 V1_zJE07YLce_b6I6>l1z30
R17
32
R38
R39
R40
R41
R42
R18
R19
Z342 !s100 @NMZdzCHiaRGQIILERJl:0
Pbmp_io_package
Z343 DPx22 C:\modeltech_6.6b\ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z344 DPx22 C:\modeltech_6.6b\ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
32
b1
Z345 Mx2 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z346 Mx1 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z347 w1323161860
R12
Z348 8H:/Project/SG_Project/VHDL/BMP_io_package.vhd
Z349 FH:/Project/SG_Project/VHDL/BMP_io_package.vhd
l0
L49
Z350 VaM]EVG<U:LW8Zcz>hEa>g0
R17
b1
R18
R19
Z351 !s100 L]bKWSnk`zIzOJC7ORXb;2
Bbody
Z352 DBx26 H:\Project\SG_Project\work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
R343
R344
32
R345
R346
l0
L75
Z353 VAIz_DA>hj<g8i[W=[A<Eo0
R17
R18
R19
nbody
Z354 !s100 KM>PV4YVB_;VWnZoL9_2Q0
Echecksum_calc
Z355 w1292431697
R31
R11
R12
Z356 8H:/Project/SG_Project/VHDL/checksum_calc.vhd
Z357 FH:/Project/SG_Project/VHDL/checksum_calc.vhd
l0
L62
Z358 VZQ6483P63?KnTzh0>PLAC3
R17
32
R18
R19
Z359 !s100 jR9cjOBGTmhV04:I^4<FU2
Aarc_checksum_calc
R31
R11
Z360 DEx4 work 13 checksum_calc 0 22 ZQ6483P63?KnTzh0>PLAC3
l97
L90
Z361 VOzz5z<Yf>oTf:=h[JB7om1
R17
32
R71
Z362 Mx1 4 ieee 11 numeric_std
R18
R19
Z363 !s100 `JKnDP79RTU[4B[QVIA7O3
Eclk_blk_top
Z364 w1329393171
R11
R12
Z365 8H:/Project/SG_Project/VHDL/clk_blk_top.vhd
Z366 FH:/Project/SG_Project/VHDL/clk_blk_top.vhd
l0
L32
Z367 VeW>@5IijgI<Y:zka@Z0Xh2
R17
32
R18
R19
Z368 !s100 @fLQh1cQXFYhkL16:6@<h3
Artl_clk_blk_top
R11
Z369 DEx4 work 11 clk_blk_top 0 22 eW>@5IijgI<Y:zka@Z0Xh2
l59
L42
Z370 VEG143Va5IDY?YbTKBFaLM2
R17
32
R153
R18
R19
Z371 !s100 @c2V6fVTQTS^B1NXVTUl=1
Edc_fifo
Z372 w1324578117
R11
R12
Z373 8H:/Project/SG_Project/VHDL/dc_fifo.vhd
Z374 FH:/Project/SG_Project/VHDL/dc_fifo.vhd
l0
L42
Z375 V>?b1]?ST46XkXfHWfM[0X2
R17
32
R18
R19
Z376 !s100 XD`E:43n@BS=:2MXZK8R62
Asyn
Z377 DEx37 C:\modeltech_6.6b\vhdl_libs\altera_mf 19 dcfifo_mixed_widths 0 22 Y?3=KJ`RNUVcm9A6lT:m[1
Z378 DPx37 C:\modeltech_6.6b\vhdl_libs\altera_mf 25 altera_mf_hint_evaluation 0 22 >^5DWRaCoHCQS`0MN@58L3
Z379 DPx37 C:\modeltech_6.6b\vhdl_libs\altera_mf 22 altera_device_families 0 22 g3Io6=Raa46WhffkaVjQ:2
Z380 DPx22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
R343
Z381 DEx37 C:\modeltech_6.6b\vhdl_libs\altera_mf 6 dcfifo 0 22 zaOWAE;>?8IIl:^7Xe=5Y0
R344
Z382 DEx26 H:\Project\SG_Project\work 7 dc_fifo 0 22 >?b1]?ST46XkXfHWfM[0X2
32
Z383 Mx5 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z384 Mx4 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z385 Mx3 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z386 Mx2 37 C:\modeltech_6.6b\vhdl_libs\altera_mf 22 altera_device_families
Z387 Mx1 37 C:\modeltech_6.6b\vhdl_libs\altera_mf 25 altera_mf_hint_evaluation
l98
L59
Z388 VWa<9J=fKzKfPZNUB[Mo8]2
R17
R18
R19
Z389 !s100 hGPbASXGdm8;JZ7@V?<f70
Edcfifo
R8
Z390 DPx4 work 11 dcfifo_pack 0 22 [[Q1P6i[0KBkfZPCX;BmG0
R44
R47
R9
Z391 DEx4 work 19 dcfifo_mixed_widths 0 22 9Mh2A`EKQFo3cEFHni<P30
R10
R11
R12
R13
R14
l0
Z392 L48712
Z393 Vo>QO];4KCV?P@e_L_3eYo1
R17
32
R18
R19
Z394 !s100 kCzeTgV=1z`dFlA@D8kEb0
Abehavior
R390
R44
R47
R9
R10
R11
Z395 DEx4 work 6 dcfifo 0 22 o>QO];4KCV?P@e_L_3eYo1
Z396 l48810
Z397 L48758
Z398 V^k6H^J02WElmEm`:Y_mCD1
R17
32
R126
R127
R39
R60
Z399 Mx2 4 work 25 altera_mf_hint_evaluation
Z400 Mx1 4 work 11 dcfifo_pack
R18
R19
Z401 !s100 j5fnJmAoNP0Z237N33Q4E1
Edcfifo_async
R8
Z402 DEx4 work 14 dcfifo_dffpipe 0 22 1VhToT:X<C5`5S[JKP85z3
Z403 DEx4 work 13 dcfifo_fefifo 0 22 L1KTE;X6NUQCdQ?Xz2Mn11
R47
R9
R10
R11
R12
R13
R14
l0
Z404 L46650
Z405 VNaTZK2]fbAIE@mi;YCY[h0
R17
32
R18
R19
Z406 !s100 ?_DF[MSU<jSY_`G`V97he1
Abehavior
R47
R9
R10
R11
Z407 DEx4 work 12 dcfifo_async 0 22 NaTZK2]fbAIE@mi;YCY[h0
Z408 l46768
Z409 L46690
Z410 V8?ekacAL3006SRc6gTOD<3
R17
32
R189
R40
Z411 Mx2 4 ieee 18 std_logic_unsigned
R93
R18
R19
Z412 !s100 >a7SgIAh3bEZj2dG:g]X?2
Edcfifo_dffpipe
R8
R9
R10
R11
R12
R13
R14
l0
Z413 L46370
Z414 V1VhToT:X<C5`5S[JKP85z3
R17
32
R18
R19
Z415 !s100 K3ohlknB8F;IoEio]CoKz2
Abehavior
R9
R10
R11
R402
Z416 l46394
Z417 L46388
Z418 VhKobCPVYG@C>zIf[;U=AT2
R17
32
R25
R26
R27
R18
R19
Z419 !s100 3UobZb1Ql45K`1o24hLl51
Edcfifo_fefifo
R8
R9
R10
R11
R12
R13
R14
l0
Z420 L46456
Z421 VL1KTE;X6NUQCdQ?Xz2Mn11
R17
32
R18
R19
Z422 !s100 6@DS;m9U1V`OCoL^K`YPg0
Abehavior
R9
R10
R11
R403
Z423 l46486
Z424 L46480
Z425 Vf^U=MAJnFB:>F9@b]WbK40
R17
32
R25
R26
R27
R18
R19
Z426 !s100 FGEWd?Q57W]TQ[UA=QYD<0
Edcfifo_low_latency
R8
R44
R402
R47
R9
R10
R11
R12
R13
R14
l0
Z427 L47640
Z428 VOYZDN``:YHGBYMKJ3ZjW`2
R17
32
R18
R19
Z429 !s100 _7R8FVMMgEAcNTC2Y:Vac0
Abehavior
R44
R47
R9
R10
R11
Z430 DEx4 work 18 dcfifo_low_latency 0 22 OYZDN``:YHGBYMKJ3ZjW`2
Z431 l47929
Z432 L47683
Z433 VJ7;d6c7ULPGNGXeMYdTUB1
R17
32
R38
R81
R82
R129
R62
R18
R19
Z434 !s100 Q]Be8m?XaMah=bYb]GS>31
Edcfifo_mixed_widths
R8
R390
R44
R430
Z435 DEx4 work 11 dcfifo_sync 0 22 Cm=]_XM1J]h4V;kDJ4NNR0
R407
R47
R9
R10
R11
R12
R13
R14
l0
Z436 L48332
Z437 V9Mh2A`EKQFo3cEFHni<P30
R17
32
R18
R19
Z438 !s100 fg7S7UG2amGaQAaREQ9J10
Abehavior
R390
R44
R47
R9
R10
R11
R391
Z439 l48557
Z440 L48380
Z441 V>QO0`mQc<h`MVXUeW<8A?2
R17
32
R126
R127
R39
R60
R399
R400
R18
R19
Z442 !s100 z2EckP0M;OFLE_@0d[doR2
Pdcfifo_pack
R11
R8
R12
R13
R14
l0
Z443 L46317
Z444 V[[Q1P6i[0KBkfZPCX;BmG0
R17
32
b1
R153
R18
R19
Z445 !s100 XeDWQ3^VAQN2KE7a7Z?4F1
Bbody
Z446 DBx4 work 11 dcfifo_pack 0 22 [[Q1P6i[0KBkfZPCX;BmG0
R11
l0
Z447 L46327
Z448 VBQkmZ=h4j0e[2TXTV][>73
R17
32
R153
R18
R19
nbody
Z449 !s100 N0bNBdY:j0Hg`?Z_2LRRY0
Edcfifo_sync
R8
R402
R47
R9
R10
R11
R12
R13
R14
l0
Z450 L47241
Z451 VCm=]_XM1J]h4V;kDJ4NNR0
R17
32
R18
R19
Z452 !s100 nR]Y?]6Wak0BjDm@S_fmF3
Abehavior
R47
R9
R10
R11
R435
Z453 l47318
Z454 L47277
Z455 V337l4H?i9HC]6mV1OJ1`I2
R17
32
R189
R40
R411
R93
R18
R19
Z456 !s100 YZ6^kHbHQ:;mY]H3UaWfP3
Edec_generic
Z457 w1292676845
R10
R9
R11
R12
Z458 8H:/Project/SG_Project/VHDL/dec_generic.vhd
Z459 FH:/Project/SG_Project/VHDL/dec_generic.vhd
l0
L59
Z460 VKh_6`mjC4<Q5YCMbbhN^61
R17
32
R18
R19
Z461 !s100 Z[a:RC7j_<DS7XCh3SSZ:2
Adec_generic_arc
R10
R9
R11
Z462 DEx4 work 11 dec_generic 0 22 Kh_6`mjC4<Q5YCMbbhN^61
l72
L70
Z463 VfM<jcQWZ[7JUE154081OK2
R17
32
R25
R411
R72
R18
R19
Z464 !s100 J_R8d5=]>l[]MIBT2eH]22
Edffp
R8
R11
R12
R13
R14
l0
L1814
Z465 VLf@7A5Lin7OieJa]_WDFb0
R17
32
R18
R19
Z466 !s100 :2Q[VX?mSD@H@;?Jn7ATG0
Abehave
R11
Z467 DEx4 work 4 dffp 0 22 Lf@7A5Lin7OieJa]_WDFb0
l1825
L1824
Z468 VOnM::K54GB;26KMS0HUST2
R17
32
R153
R18
R19
Z469 !s100 [U][N?7>4]diEhReOeM[O0
Edisp_ctrl_top
Z470 w1356037902
R30
R9
R10
R11
R12
Z471 8H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
Z472 FH:/Project/SG_Project/VHDL/disp_ctrl_top.vhd
l0
L25
Z473 V<=90g8KZiO[Wg=_BlQhK01
R17
32
R18
R19
Z474 !s100 <oF=zSoCG1b3g1@o`<Rb;2
Artl_disp_ctrl_top
Z475 DEx26 H:\Project\SG_Project\work 7 wbs_reg 0 22 FWa^OID07>f@PYnS7D]j<0
Z476 DEx26 H:\Project\SG_Project\work 7 gen_reg 0 22 <>]WW9>V?TK2cNek@CkPz2
Z477 DEx26 H:\Project\SG_Project\work 25 synthetic_frame_generator 0 22 VGCaNBF<ALYljjf^cLUlP2
Z478 DEx26 H:\Project\SG_Project\work 13 vesa_gen_ctrl 0 22 MCLP1PF01;k`I]2IZ4oX?3
Z479 DEx26 H:\Project\SG_Project\work 12 general_fifo 0 22 :4oST<>LKTM5GZbHVVnbN1
R382
Z480 DEx26 H:\Project\SG_Project\work 9 pixel_mng 0 22 aI<J?NXcd@A?MfVK_hcbo3
Z481 DPx22 C:\modeltech_6.6b\ieee 9 math_real 0 22 zjAF7SKfg_RPI0GT^n1N`1
R380
R343
R344
Z482 DEx26 H:\Project\SG_Project\work 13 disp_ctrl_top 0 22 <=90g8KZiO[Wg=_BlQhK01
32
Z483 Mx4 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z484 Mx3 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z485 Mx2 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z486 Mx1 22 C:\modeltech_6.6b\ieee 9 math_real
l508
L120
Z487 V;PenHh<Q?4GbWB_?3nnHj1
R17
R18
R19
Z488 !s100 bID6zJ6W[Y4oCoGMTOZAk2
Edummy_hub
R8
R10
Z489 DPx4 work 8 sld_node 0 22 ``lXzdThT>9QkJmOAnD>m1
R11
R12
R13
R14
l0
Z490 L53344
Z491 VWbV32HVlJcA4NgXQcIe=33
R17
32
R18
R19
Z492 !s100 ]oRflzZk]3PDgO[UnSHL02
Abehavior
R10
R489
R11
Z493 DEx4 work 9 dummy_hub 0 22 WbV32HVlJcA4NgXQcIe=33
Z494 l53415
Z495 L53406
Z496 VBJ9IM2dBflkk>Z6nD8_hZ2
R17
32
R25
Z497 Mx2 4 work 8 sld_node
R72
R18
R19
Z498 !s100 A>;M=IQh=[<deW5Q91LPA2
Eflexible_lvds_rx
R8
R10
R11
R12
R13
R14
l0
Z499 L29072
Z500 VCk91??1Q82>OA;1=OkTDg1
R17
32
R18
R19
Z501 !s100 ;8llm^P3laK4j:Q6?MJ6=2
Abehavior
R10
R11
R192
Z502 l29187
Z503 L29109
Z504 VNLB5n1SNGS5eYgDZGU`n70
R17
32
R71
R72
R18
R19
Z505 !s100 L1AHHTVJ8=?:nZ3gl^h0g0
Eflexible_lvds_tx
R8
R10
R11
R12
R13
R14
l0
Z506 L32503
Z507 VP2a?3Dc@8<U^nb4QQ;<df2
R17
32
R18
R19
Z508 !s100 KiVNXTe0;?k<Jn5m<DUNX3
Abehavior
R10
R11
R208
Z509 l32620
Z510 L32539
Z511 VKP>97ae<@jZnmZKgF=Uzz1
R17
32
R71
R72
R18
R19
Z512 !s100 6hRf1bTPQaPYcbMiKF?mI2
Egen_reg
Z513 w1337770978
R9
R10
R11
R12
Z514 8H:/Project/SG_Project/VHDL/gen_reg.vhd
Z515 FH:/Project/SG_Project/VHDL/gen_reg.vhd
l0
L31
Z516 V<>]WW9>V?TK2cNek@CkPz2
R17
32
R18
R19
Z517 !s100 dj0E_3DI>SI]C:AGHWUIi3
Artl_gen_reg
R9
R10
R11
Z518 DEx4 work 7 gen_reg 0 22 <>]WW9>V?TK2cNek@CkPz2
l69
L64
Z519 VcakBYA>jMTJlkFKDNMaj^3
R17
32
R25
R26
R27
R18
R19
Z520 !s100 5[FacDAml]^d4=GJ:eA]A2
Egeneral_fifo
Z521 w1325684745
R10
R9
R11
R12
Z522 8H:/Project/SG_Project/VHDL/general_fifo.vhd
Z523 FH:/Project/SG_Project/VHDL/general_fifo.vhd
l0
L61
Z524 V:4oST<>LKTM5GZbHVVnbN1
R17
32
R18
R19
Z525 !s100 HHV@Dd3^flG4XOJEAVKD31
Aarc_general_fifo
R10
R9
R11
Z526 DEx4 work 12 general_fifo 0 22 :4oST<>LKTM5GZbHVVnbN1
l106
L87
Z527 V9N=V:2dl6KP^61zfBndW11
R17
32
R25
R411
R72
R18
R19
Z528 !s100 KC8UR>]Rn3TQgXhUeUiYX3
Eglobal_nets_top
R364
R11
R12
Z529 8H:/Project/SG_Project/VHDL/global_nets_top.vhd
Z530 FH:/Project/SG_Project/VHDL/global_nets_top.vhd
l0
L37
Z531 VJ@0:>PmQoXZa1`Ef@;=m@3
R17
32
R18
R19
Z532 !s100 ;8Cf4NMNVZ0[>jOoM77^71
Artl_global_nets_top
R11
Z533 DEx4 work 15 global_nets_top 0 22 J@0:>PmQoXZa1`Ef@;=m@3
l93
L53
Z534 VcZIJ9ilUCeGgm`I0;VNnF3
R17
32
R153
R18
R19
Z535 !s100 z6TMRLDW@^]ez=^UbYRMQ3
Ehexss
R355
R11
R12
Z536 8H:/Project/SG_Project/VHDL/Hexss.vhd
Z537 FH:/Project/SG_Project/VHDL/Hexss.vhd
l0
L23
Z538 VD=II[`aQeG^c1k1B[F7@U0
R17
32
R18
R19
Z539 !s100 3Q=HVZ32io=VzEW?efFDQ2
Aarc_hexss
R11
Z540 DEx4 work 5 hexss 0 22 D=II[`aQeG^c1k1B[F7@U0
l31
L30
Z541 Vlg3BCGE<SY=FA@fAmCTXS3
R17
32
R153
R18
R19
Z542 !s100 nNWST<loQ8KKTFz[7UZ]M2
Eimg_man_manager
Z543 w1346136697
R31
R11
R12
Z544 8H:/Project/SG_Project/VHDL/img_man_manager.vhd
Z545 FH:/Project/SG_Project/VHDL/img_man_manager.vhd
l0
L28
Z546 V<e:cYO1TlPTL4B]9eNIoK2
R17
32
R18
R19
Z547 !s100 EmSaSNQzHlg2Ok:P=m<OB0
Artl_img_man_manager
R31
R11
Z548 DEx4 work 15 img_man_manager 0 22 <e:cYO1TlPTL4B]9eNIoK2
l91
L52
Z549 V^:OA@<4[?`PSZiaXd?`ad0
R17
32
R71
R362
R18
R19
Z550 !s100 33f23VmDV^5b_kdNjIiW]0
Eimg_man_top
Z551 w1346048908
R30
R31
R10
R9
R11
R12
Z552 8H:/Project/SG_Project/VHDL/img_man_top.vhd
Z553 FH:/Project/SG_Project/VHDL/img_man_top.vhd
l0
L24
Z554 VLb^g26B<RT3O:mI09cTLV3
R17
32
R18
R19
Z555 !s100 D^Pn[Oef6nlio`7]liNkb3
Artl_img_man_top
R30
R31
R10
R9
R11
Z556 DEx4 work 11 img_man_top 0 22 Lb^g26B<RT3O:mI09cTLV3
l245
L51
Z557 VWQSAmB8_SzU8zO@n^6Nnj1
R17
32
R38
R39
R40
R41
R42
R18
R19
Z558 !s100 0hVdWnj=0l9=LCa9Ydlf[2
Eintercon
Z559 w1335183093
Z560 DPx4 work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R9
R10
R11
R12
Z561 8H:/Project/SG_Project/VHDL/intercon.vhd
Z562 FH:/Project/SG_Project/VHDL/intercon.vhd
l0
L35
Z563 V1C1^:POA4PEV3:ZGN^lmW2
R17
32
R18
R19
Z564 !s100 HP@H^AUYhCAfRE;2G4>mz3
Aintercon_rtl
32
Z565 DPx26 H:\Project\SG_Project\work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R380
R343
R344
Z566 DEx26 H:\Project\SG_Project\work 8 intercon 0 22 1C1^:POA4PEV3:ZGN^lmW2
R483
R484
R485
Z567 Mx1 26 H:\Project\SG_Project\work 12 intercon_pkg
l129
L92
Z568 VV8JD[70;UXF=QdOD@jZl?3
R17
R18
R19
Z569 !s100 Y:f>10@9]H^2d29`ZY2FE2
Eintercon_mux
Z570 w1327228709
R10
R11
R12
Z571 8H:/Project/SG_Project/VHDL/intercon_mux.vhd
Z572 FH:/Project/SG_Project/VHDL/intercon_mux.vhd
l0
L24
Z573 V9VcU7Z[XlmCo_WFaJ?>lc2
R17
32
R18
R19
Z574 !s100 <MOUQ;TO9eoTYL]>0BLjY0
Aintercon_mux_rtl
R10
R11
Z575 DEx4 work 12 intercon_mux 0 22 9VcU7Z[XlmCo_WFaJ?>lc2
l95
L86
Z576 VHJ_daDDdzKaIaPOKRRGMP1
R17
32
R71
R72
R18
R19
Z577 !s100 `mcNmih8:Ie3BEhJOCE_00
Pintercon_pkg
R380
R343
R344
32
b1
Z578 Mx3 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z579 Mx2 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z580 Mx1 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
R559
R12
Z581 8H:/Project/SG_Project/VHDL/intercon_pkg.vhd
Z582 FH:/Project/SG_Project/VHDL/intercon_pkg.vhd
l0
L23
Z583 VdgCJH^SJ^OX@EW26Fd0JB1
R17
b1
R18
R19
Z584 !s100 WcKTZVAnVhQg:B7c?Vk_Z2
Bbody
Z585 DBx26 H:\Project\SG_Project\work 12 intercon_pkg 0 22 dgCJH^SJ^OX@EW26Fd0JB1
R380
R343
R344
32
R578
R579
R580
l0
L31
Z586 VcBHco;DNeYVVzEN9A=FQC2
R17
R18
R19
nbody
Z587 !s100 GDMR<0ofIkkl>GO7047Ez2
Ejtag_tap_controller
R8
R10
R489
R11
R12
R13
R14
l0
Z588 L53075
Z589 V<aOk?C?>^Y^7G5@T=iP2d3
R17
32
R18
R19
Z590 !s100 305dLWmPV]nM6n;SbU9[Q0
Afsm
R10
R489
R11
Z591 DEx4 work 19 jtag_tap_controller 0 22 <aOk?C?>^Y^7G5@T=iP2d3
Z592 l53131
Z593 L53109
Z594 V1ICK4ola2kO2A=8o9z]7F3
R17
32
R25
R497
R72
R18
R19
Z595 !s100 V@CYMhEe45:4d@Goc77X<0
Elcell
R8
R11
R12
R13
R14
l0
L27
Z596 VzSof:bo<=Q6GefgJ5[B]C2
R17
32
R18
R19
Z597 !s100 L0Ul=Pa1Z<_RH`bVOzK=R0
Abehavior
R11
Z598 DEx4 work 5 lcell 0 22 zSof:bo<=Q6GefgJ5[B]C2
l33
L32
Z599 VLTU;E^7Tke2EmQVJA@KgD1
R17
32
R153
R18
R19
Z600 !s100 Mjjf1?21EoFnZ;GP:@Q^I2
Emds_top
Z601 w1356036868
R9
R10
R11
R12
Z602 8H:/Project/SG_Project/VHDL/mds_top.vhd
Z603 FH:/Project/SG_Project/VHDL/mds_top.vhd
l0
L26
Z604 V8fgnY_GOG5Ke9mFcBNHY;2
R17
32
R18
R19
Z605 !s100 0Bg;C]@n7YR93E`V7lE2O3
Artl_mds_top
Z606 DEx26 H:\Project\SG_Project\work 7 tx_path 0 22 ?zi33TW@LA=cBbHMAFhXe2
Z607 DEx26 H:\Project\SG_Project\work 7 rx_path 0 22 L1;72SndGoM:O0i42ZzYh2
Z608 DEx26 H:\Project\SG_Project\work 16 sdram_controller 0 22 <cYmhL><bo5l3Tj0_Fi`:3
R482
Z609 DEx26 H:\Project\SG_Project\work 11 mem_mng_top 0 22 >5KKQC@=LQQA3J=17GohA0
Z610 DEx26 H:\Project\SG_Project\work 12 intercon_mux 0 22 9VcU7Z[XlmCo_WFaJ?>lc2
R566
R380
R343
R344
Z611 DEx26 H:\Project\SG_Project\work 7 mds_top 0 22 8fgnY_GOG5Ke9mFcBNHY;2
32
R578
R579
R580
l677
L90
Z612 VJ]15j5LcKz??ngN0AY^:d0
R17
R18
R19
Z613 !s100 TV1@?;EWXZALd7g2?^5Mf3
Emds_top_tb
Z614 w1356031676
R9
R10
R11
R12
Z615 8H:/Project/SG_Project/VHDL/mds_top_tb.vhd
Z616 FH:/Project/SG_Project/VHDL/mds_top_tb.vhd
l0
L23
Z617 VKn>4nE228B][3Jdi0b>=<0
R17
32
R18
R19
Z618 !s100 61FXEj<0>hM=>k2@Ki1lL1
Asim_mds_top_tb
Z619 DPx26 H:\Project\SG_Project\work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
Z620 DPx21 C:\modeltech_6.6b\std 6 textio 0 22 m2KQDRRhmF833<<DjYdL70
Z621 DPx22 C:\modeltech_6.6b\ieee 16 std_logic_textio 0 22 8ONYdGiICLK<GeVc1o<IF0
Z622 DEx26 H:\Project\SG_Project\work 11 sdram_model 0 22 fW;j5aW:0JK><7agJ_:fG0
Z623 DEx26 H:\Project\SG_Project\work 12 vesa_pic_col 0 22 LLg=jVj3?bhkggU>ImQ@<3
R611
Z624 DEx26 H:\Project\SG_Project\work 17 uart_tx_gen_model 0 22 OoE:SJWVjZICReOKG>h6o3
R380
R343
R344
Z625 DEx26 H:\Project\SG_Project\work 10 mds_top_tb 0 22 Kn>4nE228B][3Jdi0b>=<0
32
Z626 Mx6 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z627 Mx5 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z628 Mx4 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z629 Mx3 22 C:\modeltech_6.6b\ieee 16 std_logic_textio
Z630 Mx2 21 C:\modeltech_6.6b\std 6 textio
Z631 Mx1 26 H:\Project\SG_Project\work 14 bmp_io_package
l246
L30
Z632 V_DRbEGIHFjH8cWfVD5nNh2
R17
R18
R19
Z633 !s100 V3L01W_34caOG;obEnGE31
Emem_ctrl_rd
R513
R30
R9
R10
R11
R12
Z634 8H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
Z635 FH:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd
l0
L35
Z636 VA:z2i0WR@E@iKdoOBHj9N2
R17
32
R18
R19
Z637 !s100 2^WKI^=QI@aL<T]eVW^PD3
Artl_mem_ctrl_rd
Z638 DEx37 C:\modeltech_6.6b\vhdl_libs\altera_mf 10 altsyncram 0 22 :CH<d4]eEBkG`a8CXScWi0
Z639 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_rd_wbm 0 22 7z=DIgS:j9G:]S;8hU0OH1
Z640 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_rd_wbs 0 22 kHbPjbj2dfAcReO05m4i42
Z641 DEx26 H:\Project\SG_Project\work 19 altera_16to8_dc_ram 0 22 fS@nFMi[3Te]3bgUJ[zil1
R481
R380
R343
R344
Z642 DEx26 H:\Project\SG_Project\work 11 mem_ctrl_rd 0 22 A:z2i0WR@E@iKdoOBHj9N2
32
R483
R484
R485
R486
l260
L92
Z643 V;g1AozV@J7Ql`OFnlgC8O2
R17
R18
R19
Z644 !s100 H3d7IHhABLU:S>7BZjEAl0
Emem_ctrl_rd_wbm
R513
R30
R9
R10
R11
R12
Z645 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
Z646 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd
l0
L35
Z647 V7z=DIgS:j9G:]S;8hU0OH1
R17
32
R18
R19
Z648 !s100 M4lWn<7ezaUMDk?h=_Dhb1
Artl_mem_ctrl_rd_wbm
R30
R9
R10
R11
Z649 DEx4 work 15 mem_ctrl_rd_wbm 0 22 7z=DIgS:j9G:]S;8hU0OH1
l143
L92
Z650 Vzel9VkoJ@kQIW<YCo`[JQ2
R17
32
R189
R40
R411
R42
R18
R19
Z651 !s100 `4kdQ1ObIM8D]]L`IM6K50
Emem_ctrl_rd_wbs
R513
R9
R10
R11
R12
Z652 8H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
Z653 FH:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd
l0
L34
Z654 VkHbPjbj2dfAcReO05m4i42
R17
32
R18
R19
Z655 !s100 LakCz^]WWP<eDeJABEm?l0
Artl_mem_ctrl_rd_wbs
R9
R10
R11
Z656 DEx4 work 15 mem_ctrl_rd_wbs 0 22 kHbPjbj2dfAcReO05m4i42
l101
L75
Z657 VI]zka8_;H>KPjn2e[Y[L61
R17
32
R25
R26
R27
R18
R19
Z658 !s100 fBUNE>NF?3X`H2IWQQdR;3
Emem_ctrl_wr
Z659 w1355226455
R30
R9
R10
R11
R12
Z660 8H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
Z661 FH:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd
l0
L39
Z662 VfGI23CD59RC3C;W_jR9=[2
R17
32
R18
R19
Z663 !s100 K0P>D9KSOROPUMe]bFkcH1
Artl_mem_ctrl_wr
R638
Z664 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_wr_wbm 0 22 HAho2z]A:5ZRF5:1[zNX;1
Z665 DEx26 H:\Project\SG_Project\work 15 mem_ctrl_wr_wbs 0 22 <YoFJ<OJYHX8AKL9Z_een3
Z666 DEx26 H:\Project\SG_Project\work 19 altera_8to16_dc_ram 0 22 GR[9P_=XMYT4NVKi>Rj=b2
R481
R380
R343
R344
Z667 DEx26 H:\Project\SG_Project\work 11 mem_ctrl_wr 0 22 fGI23CD59RC3C;W_jR9=[2
32
R483
R484
R485
R486
l239
L97
Z668 Vb^0Ne15;H[lLXM3DedenH2
R17
R18
R19
Z669 !s100 C]4L5E8[FoTTHO`2f0SAO3
Emem_ctrl_wr_wbm
R513
R30
R9
R10
R11
R12
Z670 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
Z671 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd
l0
L34
Z672 VHAho2z]A:5ZRF5:1[zNX;1
R17
32
R18
R19
Z673 !s100 LMH0]X4gh_ER_7M4nDTME3
Artl_mem_ctrl_wr_wbm
R30
R9
R10
R11
Z674 DEx4 work 15 mem_ctrl_wr_wbm 0 22 HAho2z]A:5ZRF5:1[zNX;1
l138
L89
Z675 V0lPLacHTQb4cMO[DW6dH42
R17
32
R189
R40
R411
R42
R18
R19
Z676 !s100 ?olbz3`_LOO18iaZ_m7n63
Emem_ctrl_wr_wbs
R513
R9
R10
R11
R12
Z677 8H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
Z678 FH:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd
l0
L25
Z679 V<YoFJ<OJYHX8AKL9Z_een3
R17
32
R18
R19
Z680 !s100 aNd2gGH>EHJmfoXcdMRlz2
Artl_mem_ctrl_wr_wbs
R9
R10
R11
Z681 DEx4 work 15 mem_ctrl_wr_wbs 0 22 <YoFJ<OJYHX8AKL9Z_een3
l91
L63
Z682 VHcKKCb@0B@8W=mo?5<4J`2
R17
32
R25
R26
R27
R18
R19
Z683 !s100 mmP7aSf9D9a5DSXVj[db60
Emem_mng_arbiter
Z684 w1339865951
R9
R10
R11
R12
Z685 8H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
Z686 FH:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd
l0
L30
Z687 VJ`9XanPU5^I@>@<nag>K21
R17
32
R18
R19
Z688 !s100 a]GAY1:R;1KEDEV7Y574:0
Artl_mem_mng_arbiter
R9
R10
R11
Z689 DEx4 work 15 mem_mng_arbiter 0 22 J`9XanPU5^I@>@<nag>K21
l85
L81
Z690 VLgjQFWKVl:cEIhT@0o3Z:0
R17
32
R25
R26
R27
R18
R19
Z691 !s100 HlUQg?^@daYz47I;KY86K0
Emem_mng_top
R513
R30
R9
R10
R11
R12
Z692 8H:/Project/SG_Project/VHDL/mem_mng_top.vhd
Z693 FH:/Project/SG_Project/VHDL/mem_mng_top.vhd
l0
L25
Z694 V>5KKQC@=LQQA3J=17GohA0
R17
32
R18
R19
Z695 !s100 F>6M4@eJ`jYQFI9^1^]dL1
Artl_mem_mng_top
R475
R476
R642
Z696 DEx26 H:\Project\SG_Project\work 15 mem_mng_arbiter 0 22 J`9XanPU5^I@>@<nag>K21
R667
R481
R380
R343
R344
R609
32
R483
R484
R485
R486
l400
L85
Z697 V<V>i64Zn?K^9mMo3DXcDH1
R17
R18
R19
Z698 !s100 >bK[DLD1BEiPNzlk[T5f30
Emf_cda_mn_cntr
R8
R9
R10
R11
R12
R13
R14
l0
Z699 L11342
Z700 V>D4ne`MYGdW@oQ25h;BzQ1
R17
32
R18
R19
Z701 !s100 G[]Hma61ZYfUUfo`7aLHH1
Abehave
R9
R10
R11
Z702 DEx4 work 14 mf_cda_mn_cntr 0 22 >D4ne`MYGdW@oQ25h;BzQ1
Z703 l11353
Z704 L11352
Z705 VgMM[L4f>K4<7_De>JbUQD3
R17
32
R25
R26
R27
R18
R19
Z706 !s100 B=L9@<NI=KXURmK1d[z8>2
Emf_cda_scale_cntr
R8
R11
R12
R13
R14
l0
Z707 L11394
Z708 VJEL1OfM[SkV3BCih7^Wmg3
R17
32
R18
R19
Z709 !s100 laMRIAm2>@=A=kVS@6EIB2
Abehave
R11
Z710 DEx4 work 17 mf_cda_scale_cntr 0 22 JEL1OfM[SkV3BCih7^Wmg3
Z711 l11407
Z712 L11406
Z713 VeD^PXC7D?kSAfdeAIGbZF3
R17
32
R153
R18
R19
Z714 !s100 :97d]Ah=ea@ILYQ@kM=Z60
Emf_cycloneiii_pll
R8
Z715 DEx4 work 10 mf_pll_reg 0 22 Ei:JGCfHLnM1mDTPSZ]`K0
R467
R710
R9
R10
R702
R196
R48
R11
R12
R13
R14
l0
Z716 L11488
Z717 VWU3CclnOzbhXM8U4fLA^Q0
R17
32
R18
R19
Z718 !s100 ?G4S7G=<XlcL1L587b[2Q2
Avital_pll
R9
R10
R196
R48
R11
R246
Z719 l11961
Z720 L11705
Z721 Vj6V8`Gbo5Ea=XUNMk6SU>0
R17
32
R38
R59
R255
R26
R27
R18
R19
Z722 !s100 C?5KBiWl6]524m8D2LSTC3
Emf_m_cntr
R8
R11
R12
R13
R14
l0
L1875
Z723 VF3hQ_JfEI<TUh53PNMbTL3
R17
32
R18
R19
Z724 !s100 GJ[IS36_JndaNDNQf3D5n2
Abehave
R11
Z725 DEx4 work 9 mf_m_cntr 0 22 F3hQ_JfEI<TUh53PNMbTL3
l1886
L1885
Z726 VBLLC:^J_CTeH@j7TS^CWV2
R17
32
R153
R18
R19
Z727 !s100 g3cjBHb]1Z?T?89m:]gQ`2
Emf_n_cntr
R8
R11
R12
R13
R14
l0
L1926
Z728 V>:=>BzKQbKFWJ63LT2UzL1
R17
32
R18
R19
Z729 !s100 R6F[D>MhglgffACI?iXI13
Abehave
R11
Z730 DEx4 work 9 mf_n_cntr 0 22 >:=>BzKQbKFWJ63LT2UzL1
l1935
L1934
Z731 VESU7GNW@ATPE2YJP]c5[k2
R17
32
R153
R18
R19
Z732 !s100 ;aKb8^?PCeL=d8]2Zb5Eb0
Emf_pll_reg
R8
R11
R12
R13
R14
l0
L2074
Z733 VEi:JGCfHLnM1mDTPSZ]`K0
R17
32
R18
R19
Z734 !s100 00]^<P0mL=3Nm[0oRRUPf2
Abehave
R11
R715
l2084
L2083
Z735 V2Bg:T<nIc]NJ2fK7D8lRS1
R17
32
R153
R18
R19
Z736 !s100 k8aFa`[ll0WoVP5HHhQnK0
Pmf_pllpack
R11
R8
R12
R13
R14
l0
L1158
Z737 V940ZjCWln2jeJLzP:R[<;1
R17
32
b1
R153
R18
R19
Z738 !s100 Z`lig[QfUgZShkU>9GZcz3
Bbody
Z739 DBx4 work 10 mf_pllpack 0 22 940ZjCWln2jeJLzP:R[<;1
R11
l0
L1240
Z740 VoS[ZWWF>MQ[lDAi_7eJEE0
R17
32
R153
R18
R19
nbody
Z741 !s100 C_DPM[QeY:]BCf;J3K]>;3
Emf_stratix_pll
R8
R715
R467
Z742 DEx4 work 14 stx_scale_cntr 0 22 nEFc2mTCbOl663HTAMRRR3
R730
R725
R196
R48
R11
R12
R13
R14
l0
L2127
Z743 VV09hHkR`?W[KHKf^f>RB?2
R17
32
R18
R19
Z744 !s100 =U4XN3>L2n7>FPV<MIJD42
Avital_pll
R196
R48
R11
R197
l2719
L2381
Z745 VAMTSWek`ko8^M_BAGM_Po2
R17
32
R25
R83
Z746 Mx1 4 work 10 mf_pllpack
R18
R19
Z747 !s100 oAQR5X63`6iH`og@8?2gh0
Emf_stratixii_pll
R8
R715
R467
R332
R327
R322
R196
R48
R11
R12
R13
R14
l0
L5534
Z748 V45P9EzM<di5<`gz^MhU`g2
R17
32
R18
R19
Z749 !s100 hdPlH5c<mJfdTn=ZI9;l_3
Avital_pll
R196
R48
R11
R195
l6008
L5744
Z750 VCHECNFf[F?NB6?O@PZeh31
R17
32
R25
R83
R746
R18
R19
Z751 !s100 OCHzYYRX6ZHbYoWdF?j_00
Emf_stratixiii_pll
R8
R715
R467
Z752 DEx4 work 17 mf_ttn_scale_cntr 0 22 d0F=VhCOicn_ZUl;;:W3>1
R9
R10
Z753 DEx4 work 14 mf_ttn_mn_cntr 0 22 >^M00`4^ZhKD9>Nc:=Zk]0
R196
R48
R11
R12
R13
R14
l0
L8408
Z754 VAJk=1[mAXSAh_zk3_k]P;0
R17
32
R18
R19
Z755 !s100 dS<mVOljl1coJHN3bkagB1
Avital_pll
R9
R10
R196
R48
R11
R194
l8983
L8712
Z756 VI2QQ?I`afQC>f[[D?Q59H3
R17
32
R38
R59
R255
R26
R27
R18
R19
Z757 !s100 ;dI0P11GLd8d<PVLj]j`c0
Emf_ttn_mn_cntr
R8
R9
R10
R11
R12
R13
R14
l0
L8262
Z758 V>^M00`4^ZhKD9>Nc:=Zk]0
R17
32
R18
R19
Z759 !s100 ^AlPj]l><:=zCHgl^CU?k2
Abehave
R9
R10
R11
R753
l8273
L8272
Z760 VVIZ=6]cQiDC28Y^d]a<7T1
R17
32
R25
R26
R27
R18
R19
Z761 !s100 hLc?gE8jP3OU2HWFLe7X31
Emf_ttn_scale_cntr
R8
R11
R12
R13
R14
l0
L8314
Z762 Vd0F=VhCOicn_ZUl;;:W3>1
R17
32
R18
R19
Z763 !s100 z0Mncf85>AP176Lo;UZhI0
Abehave
R11
R752
l8327
L8326
Z764 VC`:0]g7i9?UT3gaeRHYg`2
R17
32
R153
R18
R19
Z765 !s100 836oT=TQMa0O7QOJ9h6M41
Emp_dec
Z766 w1313242736
R10
R9
R11
R12
Z767 8H:/Project/SG_Project/VHDL/mp_dec.vhd
Z768 FH:/Project/SG_Project/VHDL/mp_dec.vhd
l0
L52
Z769 Vh2iQiRLbGOngUhJVz1S2]0
R17
32
R18
R19
Z770 !s100 QU=jamk@FnAdl8ne5^cd=1
Artl_mp_dec
R10
R9
R11
Z771 DEx4 work 6 mp_dec 0 22 h2iQiRLbGOngUhJVz1S2]0
l161
L103
Z772 Ve`^W2B]EeO<f<i;lBd94h0
R17
32
R25
R411
R72
R18
R19
Z773 !s100 L40UKjI9HY0CQYz57ze9F0
Emp_enc
Z774 w1298000661
R10
R9
R11
R12
Z775 8H:/Project/SG_Project/VHDL/mp_enc.vhd
Z776 FH:/Project/SG_Project/VHDL/mp_enc.vhd
l0
L44
Z777 VmfSaOJ6WKd>nnhmgEV[NQ3
R17
32
R18
R19
Z778 !s100 h3z@jnQmL8L5lZ7z7Beil1
Artl_mp_enc
R343
R380
R344
Z779 DEx26 H:\Project\SG_Project\work 6 mp_enc 0 22 mfSaOJ6WKd>nnhmgEV[NQ3
32
R578
R485
R346
l155
L96
Z780 VE2ELRZbSlRCXQCkABT>jY2
R17
R18
R19
Z781 !s100 P?h8M9Nb=2glh_L@2fLPR1
Emux_generic
Z782 w1293257018
R10
R9
R11
R12
Z783 8H:/Project/SG_Project/VHDL/mux_generic.vhd
Z784 FH:/Project/SG_Project/VHDL/mux_generic.vhd
l0
L47
Z785 V5l=klZfOf;OKkj]nT[7hA3
R17
32
R18
R19
Z786 !s100 g`nnC<LlE]gKCHmGP2lR@0
Amux_generic_arc
R10
R9
R11
Z787 DEx4 work 11 mux_generic 0 22 5l=klZfOf;OKkj]nT[7hA3
l68
L59
Z788 Vk8VMnd4M]O<zd92lY[:bW3
R17
32
R25
R411
R72
R18
R19
Z789 !s100 GhXYU6^=om6D1783DZibQ2
Eparallel_add
R8
R235
R10
R9
R11
R12
R13
R14
l0
Z790 L45111
Z791 VIj=ERiG>60h>aX8l1O5Di1
R17
32
R18
R19
Z792 !s100 >dQL;Zd@:64]=2EWU>2GH2
Abehaviour
R235
R10
R9
R11
Z793 DEx4 work 12 parallel_add 0 22 Ij=ERiG>60h>aX8l1O5Di1
Z794 l45320
Z795 L45141
Z796 VF<:on2=dhnbW7lEI0Q_671
R17
32
R189
R82
R26
R243
R18
R19
Z797 !s100 Ua:0J3j9;Cjg85^3nEcPD1
Epixel_mng
Z798 w1355221144
R30
R10
R9
R11
R12
Z799 8H:/Project/SG_Project/VHDL/pixel_mng.vhd
Z800 FH:/Project/SG_Project/VHDL/pixel_mng.vhd
l0
L28
Z801 VaI<J?NXcd@A?MfVK_hcbo3
R17
32
R18
R19
Z802 !s100 9jH>3oaeNj9JEk1NOW2DF3
Artl_pixel_mng
R30
R10
R9
R11
Z803 DEx4 work 9 pixel_mng 0 22 aI<J?NXcd@A?MfVK_hcbo3
l112
L69
Z804 VMfCW6:LOVOQA`]bz^5U>53
R17
32
R189
R82
R26
R42
R18
R19
Z805 !s100 []Cg];QY?^jkbnDR@_K;80
Epll
R364
R11
R12
Z806 8H:/Project/SG_Project/VHDL/pll.vhd
Z807 FH:/Project/SG_Project/VHDL/pll.vhd
l0
L42
Z808 VCne6V`M<WaQam2dKD[EW^3
R17
32
R18
R19
Z809 !s100 l@4`6?MMRl[6RQ_=^D79L3
Asyn
R11
Z810 DEx4 work 3 pll 0 22 Cne6V`M<WaQam2dKD[EW^3
l140
L54
Z811 V6m8<:5C]h8QjmacI@]3VA3
R17
32
R153
R18
R19
Z812 !s100 2Gh:TnkJ:jQQAzFOD;H=60
Epll_iobuf
R8
R11
R12
R13
R14
l0
L1842
Z813 VAJ<cQ;5J31^:hm2NmiOOk0
R17
32
R18
R19
Z814 !s100 U7^?m]6Rn167BlOneT^ab3
Abehavior
R11
R245
l1850
L1849
Z815 V@QQQdXe4DLzeZ3T8NR6QA3
R17
32
R153
R18
R19
Z816 !s100 JiFd>`2K:a=`7M2Q7ja;U2
Eram_generic
R364
Z817 DPx4 work 15 ram_generic_pkg 0 22 =JAUinJ`lnmz@i@FdJ3cI3
Z818 DPx8 synopsys 10 attributes 0 22 VD_J9_MZ<A0gTgK8RC??F0
Z819 DPx4 ieee 14 std_logic_misc 0 22 R[AY<z9D8:K_XBEPfk6_z0
R10
Z820 DPx4 ieee 16 std_logic_signed 0 22 <9<Kcl:S52:oW`F]FQhb20
R11
R12
Z821 8H:/Project/SG_Project/VHDL/ram_generic.vhd
Z822 FH:/Project/SG_Project/VHDL/ram_generic.vhd
l0
L59
Z823 VdQIH__>6@`MN]N5BVg]`21
R17
32
R18
R19
Z824 !s100 3Wb824AOYaBd>1Dd`S?=z3
Artl_ram_generic
R817
R818
R819
R10
R820
R11
Z825 DEx4 work 11 ram_generic 0 22 dQIH__>6@`MN]N5BVg]`21
l142
L80
Z826 Vdad3PKQMFLi2b7D^9W9;11
R17
32
R126
Z827 Mx5 4 ieee 16 std_logic_signed
R81
Z828 Mx3 4 ieee 14 std_logic_misc
Z829 Mx2 8 synopsys 10 attributes
Z830 Mx1 4 work 15 ram_generic_pkg
R18
R19
Z831 !s100 c;V9I<@>I`Mh>4zFG6k3B0
Pram_generic_pkg
R10
R820
R11
Z832 w1303053925
R12
Z833 8H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
Z834 FH:/Project/SG_Project/VHDL/ram_generic_pkg.vhd
l0
L23
Z835 V=JAUinJ`lnmz@i@FdJ3cI3
R17
32
b1
R25
Z836 Mx2 4 ieee 16 std_logic_signed
R72
R18
R19
Z837 !s100 Pn<1QgoHNS=O8o8H>XFmH2
Bbody
Z838 DBx4 work 15 ram_generic_pkg 0 22 =JAUinJ`lnmz@i@FdJ3cI3
R10
R820
R11
l0
L41
Z839 V8Mh<Diazj:OUaVT]C;dMP3
R17
32
R25
R836
R72
R18
R19
nbody
Z840 !s100 b:SECfBED?l1MHz5I2EPK3
Eram_simple
R364
R10
R11
R12
Z841 8H:/Project/SG_Project/VHDL/ram_simple.vhd
Z842 FH:/Project/SG_Project/VHDL/ram_simple.vhd
l0
L45
Z843 V3WBQ9AaV47gg=eTXaJ;]Y0
R17
32
R18
R19
Z844 !s100 1N0J2=RY_z;BEJSIBZo8@0
Aarc_ram_simple
R10
R11
Z845 DEx4 work 10 ram_simple 0 22 3WBQ9AaV47gg=eTXaJ;]Y0
l72
L64
Z846 VJ:EdP]h``4>aj1b4hZfVM3
R17
32
R71
R72
R18
R19
Z847 !s100 aP:P5Mm;^L^GRHW=??F6_3
Ereset_blk_top
R364
R11
R12
Z848 8H:/Project/SG_Project/VHDL/reset_blk_top.vhd
Z849 FH:/Project/SG_Project/VHDL/reset_blk_top.vhd
l0
L38
Z850 VXKF<b=:F9WQ>X@SnhLN0k2
R17
32
R18
R19
Z851 !s100 EEQ=>JJAY5SF5fejPTR3Y1
Artl_reset_blk_top
R11
Z852 DEx4 work 13 reset_blk_top 0 22 XKF<b=:F9WQ>X@SnhLN0k2
l88
L55
Z853 Vi@ZEXTLnKHT3@UOW4Lce[1
R17
32
R153
R18
R19
Z854 !s100 ;=^_YY4Tdolg<JnB@Si<A0
Ereset_debouncer
Z855 w1299428942
R11
R12
Z856 8H:/Project/SG_Project/VHDL/reset_debouncer.vhd
Z857 FH:/Project/SG_Project/VHDL/reset_debouncer.vhd
l0
L30
Z858 V=Ri1lBV2ej8eT3IGiMcA@2
R17
32
R18
R19
Z859 !s100 9O^m2lkbfzKC9@8V0U3K01
Artl_reset_debouncer
R11
Z860 DEx4 work 15 reset_debouncer 0 22 =Ri1lBV2ej8eT3IGiMcA@2
l69
L42
Z861 V1<Y<=fHQ3dKobiPY;1lYz0
R17
32
R153
R18
R19
Z862 !s100 @EWg`<`^?:9GX>l@Ez0712
Erx_path
Z863 w1355229623
R9
R10
R11
R12
Z864 8H:/Project/SG_Project/VHDL/rx_path.vhd
Z865 FH:/Project/SG_Project/VHDL/rx_path.vhd
l0
L24
Z866 VL1;72SndGoM:O0i42ZzYh2
R17
32
R18
R19
Z867 !s100 NN_:NdB1o[3<gBG1C7eeY0
Artl_rx_path
Z868 DPx22 C:\modeltech_6.6b\ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
Z869 DPx26 C:\modeltech_6.6b\synopsys 10 attributes 0 22 VD_J9_MZ<A0gTgK8RC??F0
Z870 DPx22 C:\modeltech_6.6b\ieee 14 std_logic_misc 0 22 R[AY<z9D8:K_XBEPfk6_z0
Z871 DEx26 H:\Project\SG_Project\work 13 checksum_calc 0 22 ZQ6483P63?KnTzh0>PLAC3
Z872 DEx26 H:\Project\SG_Project\work 10 ram_simple 0 22 3WBQ9AaV47gg=eTXaJ;]Y0
Z873 DEx26 H:\Project\SG_Project\work 6 mp_dec 0 22 h2iQiRLbGOngUhJVz1S2]0
Z874 DEx26 H:\Project\SG_Project\work 7 uart_rx 0 22 5TfkU4<f<J9akbLi9oD?n2
R380
R343
R344
R607
32
R626
R627
R628
Z875 Mx3 22 C:\modeltech_6.6b\ieee 14 std_logic_misc
Z876 Mx2 26 C:\modeltech_6.6b\synopsys 10 attributes
Z877 Mx1 22 C:\modeltech_6.6b\ieee 11 numeric_std
l265
L77
Z878 VzGa96Y8>DA31QH9lXUA[o2
R17
R18
R19
Z879 !s100 A_zbhQUVYHOPgoBHGijRL3
Escfifo
R8
R47
R9
R10
R11
R12
R13
R14
l0
Z880 L45443
Z881 VbbmM5o=GhV8M8E4fWK61L3
R17
32
R18
R19
Z882 !s100 :L[eecUHH2Nhb=[;iQ6Jf3
Abehavior
R47
R9
R10
R11
Z883 DEx4 work 6 scfifo 0 22 bbmM5o=GhV8M8E4fWK61L3
Z884 l45515
Z885 L45484
Z886 Vcnk?d>I>jQS7fVoXSP:XO2
R17
32
R189
R40
R411
R93
R18
R19
Z887 !s100 lzPQ9D^Y33YV``6gB8d8G3
Esdram_controller
R513
R9
R10
R11
R12
Z888 8H:/Project/SG_Project/VHDL/sdram_controller.vhd
Z889 FH:/Project/SG_Project/VHDL/sdram_controller.vhd
l0
L42
Z890 V<cYmhL><bo5l3Tj0_Fi`:3
R17
32
R18
R19
Z891 !s100 ]gBi0=M@Pl[7TMZii91A=2
Artl_sdram_controller
R9
R10
R11
Z892 DEx4 work 16 sdram_controller 0 22 <cYmhL><bo5l3Tj0_Fi`:3
l190
L80
Z893 Vc6a2Kl]`>mYbRhYOf>f_l2
R17
32
R25
R26
R27
R18
R19
Z894 !s100 Hn>ODz[<WKoFT`<KO]2MS3
Esdram_model
Z895 w1323844960
R48
Z896 DPx4 ieee 16 std_logic_textio 0 22 8ONYdGiICLK<GeVc1o<IF0
R10
R9
R11
R12
Z897 8H:/Project/SG_Project/VHDL/sdram_model.vhd
Z898 FH:/Project/SG_Project/VHDL/sdram_model.vhd
l0
L11
Z899 VfW;j5aW:0JK><7agJ_:fG0
R17
32
R18
R19
Z900 !s100 _oFW8f=;d[m=;[do?G1zH3
Asdram_model
R620
R621
R343
R380
R344
R622
32
R383
R628
R484
Z901 Mx2 22 C:\modeltech_6.6b\ieee 16 std_logic_textio
Z902 Mx1 21 C:\modeltech_6.6b\std 6 textio
l220
L33
Z903 VN:_dZhndaYR7ZN2@zSigD3
R17
R18
R19
Z904 !s100 >0=_0dn?dGA[P4C2MYMac3
Esdram_rw
Z905 w1305370403
R9
R10
R11
R12
Z906 8H:/Project/SG_Project/VHDL/sdram_rw.vhd
Z907 FH:/Project/SG_Project/VHDL/sdram_rw.vhd
l0
L34
Z908 V2olS69dTA52iXN<HFlWfZ0
R17
32
R18
R19
Z909 !s100 9d<W0mVn6gDF`2REMSDSU3
Aarc_sdram_rw
R9
R10
R11
Z910 DEx4 work 8 sdram_rw 0 22 2olS69dTA52iXN<HFlWfZ0
l107
L63
Z911 VF?aJc9_;L]VPWMl]USD_K1
R17
32
R25
R26
R27
R18
R19
Z912 !s100 hbmS4hOaACU3ZU7dK:D9c2
Esignal_gen
R8
R489
R10
R9
R11
R12
R13
R14
l0
Z913 L52834
Z914 V6B15WzE65VIjmagCAU<ZU0
R17
32
R18
R19
Z915 !s100 jn:Ye24zVQ?CBn>iXSdjn0
Asimmodel
R489
R10
R9
R11
Z916 DEx4 work 10 signal_gen 0 22 6B15WzE65VIjmagCAU<ZU0
Z917 l53007
Z918 L52849
Z919 VA6jf`0k0>>LjSnJ_W@<EJ2
R17
32
R189
R82
R26
Z920 Mx1 4 work 8 sld_node
R18
R19
Z921 !s100 @F>2fW^=NW^bA>[G2i3M;2
Psld_node
R10
R11
R8
R12
R13
R14
l0
Z922 L52301
Z923 V``lXzdThT>9QkJmOAnD>m1
R17
32
b1
R71
R72
R18
R19
Z924 !s100 o>Q_H0Qe^4j;8PknjUm]l1
Bbody
Z925 DBx4 work 8 sld_node 0 22 ``lXzdThT>9QkJmOAnD>m1
R10
R11
l0
Z926 L52419
Z927 V:3RW>K^i^k7_6lKcdkK@J2
R17
32
R71
R72
R18
R19
nbody
Z928 !s100 T7N]FVX30j5gh:I]3`QV=2
Esld_signaltap
R8
R235
R11
R12
R13
R14
l0
Z929 L53834
Z930 Vc>m>0Vf;C9n3;EP[NzV]a2
R17
32
R18
R19
Z931 !s100 nH@3Wk=2Uh2?14Y=UgocK1
Asim_sld_signaltap
R235
R11
Z932 DEx4 work 13 sld_signaltap 0 22 c>m>0Vf;C9n3;EP[NzV]a2
Z933 l53912
Z934 L53911
Z935 VL`a<7c396``8^;4Se5jVA3
R17
32
R71
R243
R18
R19
Z936 !s100 HDQnY>VQ<`6HoAY>hMoMQ1
Esld_virtual_jtag
R8
R493
R591
R489
R10
R9
R916
R11
R12
R13
R14
l0
Z937 L53538
Z938 VhIZfDm7RKNSzl;VkP0bke1
R17
32
R18
R19
Z939 !s100 C0kV[L?SlbKidOi9_?dSL3
Astructural
R489
R10
R9
R11
Z940 DEx4 work 16 sld_virtual_jtag 0 22 hIZfDm7RKNSzl;VkP0bke1
Z941 l53729
Z942 L53593
Z943 V`m<kJU@U:_XZ0A=<>=7Rn3
R17
32
R189
R82
R26
R920
R18
R19
Z944 !s100 5oPVCn`kWd7=bGVm[fR7a1
Estratix_tx_outclk
R8
R10
R11
R12
R13
R14
l0
Z945 L32299
Z946 V[f@LB9SS@@G4LLj9Dkfe?2
R17
32
R18
R19
Z947 !s100 Pm<ed8;M<U@Q?PgfP_X2V1
Abehavior
R10
R11
R210
Z948 l32338
Z949 L32325
Z950 ViElBLmV2Zk4@3W[X[Ko:i3
R17
32
R71
R72
R18
R19
Z951 !s100 B:O[_hT53cHz5=J6<G[ZG1
Estratixii_lvds_rx
R8
R10
R11
R12
R13
R14
l0
Z952 L28767
Z953 V:zR<IhRRSVhRgWo]A@meQ2
R17
32
R18
R19
Z954 !s100 Sm4^IRzfJcY59Xi[fP7071
Abehavior
R10
R11
R193
Z955 l28851
Z956 L28806
Z957 V4<_]I6AAB<9GXlAk3HhlJ1
R17
32
R71
R72
R18
R19
Z958 !s100 BBKMaWh3QoSTY<i@I8?QL0
Estratixii_tx_outclk
R8
R10
R11
R12
R13
R14
l0
Z959 L32411
Z960 VPW9`gAWnoNK`jPd9m8ce>1
R17
32
R18
R19
Z961 !s100 TcMCWDn;?1nh5GInDTD[l2
Abehavior
R10
R11
R209
Z962 l32448
Z963 L32437
Z964 VmMC=MeMSnZSMmnbMi>5=R3
R17
32
R71
R72
R18
R19
Z965 !s100 ?:Xi__TeLXn9MKmm1cYKE1
Estratixiii_lvds_rx
R8
Z966 DEx4 work 26 stratixiii_lvds_rx_channel 0 22 >`>@S>2iIZRKHOOah6VJJ2
R10
R11
R12
R13
R14
l0
Z967 L30151
Z968 Vjj`HQTSU:HQl4b^]ziNVW0
R17
32
R18
R19
Z969 !s100 D_SIYGn<BUcj1WU7O6M4=0
Abehavior
R10
R11
R191
Z970 l30242
Z971 L30200
Z972 V6UnUdj^]j`Z0CF_d;SLHN3
R17
32
R71
R72
R18
R19
Z973 !s100 g4WUkRG`6_VYKk6jPDWDm0
Estratixiii_lvds_rx_channel
R8
Z974 DEx4 work 22 stratixiii_lvds_rx_dpa 0 22 5^G:dhV3lVK^eaFnDhg@D1
R10
R11
R12
R13
R14
l0
Z975 L29742
Z976 V>`>@S>2iIZRKHOOah6VJJ2
R17
32
R18
R19
Z977 !s100 ljaKzPQAX3MRkL4fM9i?d1
Abehavior
R10
R11
R966
Z978 l29870
Z979 L29790
Z980 VRnWlnX5P@7Tmn0:ai5D?C3
R17
32
R71
R72
R18
R19
Z981 !s100 G5idLbQPozjOf9JjHd]dB2
Estratixiii_lvds_rx_dpa
R8
R10
R11
R12
R13
R14
l0
Z982 L29467
Z983 V5^G:dhV3lVK^eaFnDhg@D1
R17
32
R18
R19
Z984 !s100 AbZn:R`1b2h=NUjkS]Vg;0
Abehavior
R10
R11
R974
Z985 l29541
Z986 L29500
Z987 VnFEh>321g@LmZTc;bUi?82
R17
32
R71
R72
R18
R19
Z988 !s100 NoPRLDRE:H;OEdk5<Cl762
Estx_scale_cntr
R8
R11
R12
R13
R14
l0
L1982
Z989 VnEFc2mTCbOl663HTAMRRR3
R17
32
R18
R19
Z990 !s100 A5g>_oW=QLalZ=oZ==2bW3
Abehave
R11
R742
l1995
L1994
Z991 V1C?U4b23mS[kJzKQ:`H=:0
R17
32
R153
R18
R19
Z992 !s100 a2Fo[FWN<DZ3Hb65PA]`?0
Esync_rst_gen
R855
R11
R12
Z993 8H:/Project/SG_Project/VHDL/sync_rst_gen.vhd
Z994 FH:/Project/SG_Project/VHDL/sync_rst_gen.vhd
l0
L22
Z995 VHTK9O@__GdN5R4lOOaciS0
R17
32
R18
R19
Z996 !s100 kQ33CXQQW1iA1iYfQIb^H3
Artl_sync_rst_gen
R11
Z997 DEx4 work 12 sync_rst_gen 0 22 HTK9O@__GdN5R4lOOaciS0
l39
L33
Z998 VHFP;R5Nee5I903_9L@DiB2
R17
32
R153
R18
R19
Z999 !s100 n^Smb_7ecelTHd9?X[HK93
Esynthetic_frame_generator
Z1000 w1300017752
R30
R10
R9
R11
R12
Z1001 8H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
Z1002 FH:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd
l0
L25
Z1003 VVGCaNBF<ALYljjf^cLUlP2
R17
32
R18
R19
Z1004 !s100 Il[VRoJ`]80KaBYIe`VY@3
Artl_synthetic_frame_generator
R30
R10
R9
R11
Z1005 DEx4 work 25 synthetic_frame_generator 0 22 VGCaNBF<ALYljjf^cLUlP2
l75
L60
Z1006 V@@BALBnknE_:RMWKSlho73
R17
32
R189
R82
R26
R42
R18
R19
Z1007 !s100 <7iVm3nmOzjaf=UCTifRV0
Etx_path
Z1008 w1334942606
R30
R9
R10
R11
R12
Z1009 8H:/Project/SG_Project/VHDL/tx_path.vhd
Z1010 FH:/Project/SG_Project/VHDL/tx_path.vhd
l0
L24
Z1011 V?zi33TW@LA=cBbHMAFhXe2
R17
32
R18
R19
Z1012 !s100 zae0YL]<MLITEhRfikQE>1
Aarc_tx_path
R868
R869
R870
Z1013 DEx26 H:\Project\SG_Project\work 11 tx_path_wbm 0 22 S^A259k8:FhhaS47^@A7C1
R475
R476
R479
R872
R871
R779
Z1014 DEx26 H:\Project\SG_Project\work 7 uart_tx 0 22 4WG1WF7lMgf=`Bi<LJdg;1
R481
R380
R343
R344
R606
32
Z1015 Mx7 22 C:\modeltech_6.6b\ieee 14 std_logic_1164
Z1016 Mx6 22 C:\modeltech_6.6b\ieee 15 std_logic_arith
Z1017 Mx5 22 C:\modeltech_6.6b\ieee 18 std_logic_unsigned
Z1018 Mx4 22 C:\modeltech_6.6b\ieee 9 math_real
R875
R876
R877
l454
L107
Z1019 VGX_L9GlHS_AEdhF:G8Clg0
R17
R18
R19
Z1020 !s100 ddUi5@BQzFMG:?ImPhKzk1
Etx_path_wbm
R513
R30
R9
R10
R11
R12
Z1021 8H:/Project/SG_Project/VHDL/tx_path_wbm.vhd
Z1022 FH:/Project/SG_Project/VHDL/tx_path_wbm.vhd
l0
L25
Z1023 VS^A259k8:FhhaS47^@A7C1
R17
32
R18
R19
Z1024 !s100 @@1`fI^`:8T^>YAkXGjZ^0
Artl_tx_path_wbm
R30
R9
R10
R11
Z1025 DEx4 work 11 tx_path_wbm 0 22 S^A259k8:FhhaS47^@A7C1
l94
L65
Z1026 VT9No[f`YQkHH?XAXofcBm2
R17
32
R189
R40
R411
R42
R18
R19
Z1027 !s100 PW8eMgo`BzFGW9FP18L5V0
Ptxt_util_pkg
R11
R355
R12
Z1028 8H:/Project/SG_Project/VHDL/txt_util_pkg.vhd
Z1029 FH:/Project/SG_Project/VHDL/txt_util_pkg.vhd
l0
L23
Z1030 VzJ@n7VO<_9UFj<nRoK^]a3
R17
32
b1
R153
R18
R19
Z1031 !s100 6>RlY77iZjck<TkN6F4b]0
Bbody
Z1032 DBx4 work 12 txt_util_pkg 0 22 zJ@n7VO<_9UFj<nRoK^]a3
R11
l0
L79
Z1033 V`nacR32cHf@Md8:1K^2?30
R17
32
R153
R18
R19
nbody
Z1034 !s100 PFajEZh7`K8oA[IMEinHO3
Euart_rx
Z1035 w1302110258
R818
R819
R10
R9
R11
R12
Z1036 8H:/Project/SG_Project/VHDL/uart_rx.vhd
Z1037 FH:/Project/SG_Project/VHDL/uart_rx.vhd
l0
L46
Z1038 V5TfkU4<f<J9akbLi9oD?n2
R17
32
R18
R19
Z1039 !s100 4<I]jj<EmO30N>DVP:HHK1
Aarc_uart_rx
R818
R819
R10
R9
R11
Z1040 DEx4 work 7 uart_rx 0 22 5TfkU4<f<J9akbLi9oD?n2
l94
L68
Z1041 VQ651knI=Lm1[oH`L:m[2P2
R17
32
R38
R39
R40
Z1042 Mx2 4 ieee 14 std_logic_misc
Z1043 Mx1 8 synopsys 10 attributes
R18
R19
Z1044 !s100 @TXmJfNN]ZYidMH93K6U73
Euart_rx_compare_model
Z1045 w1293257093
Z1046 DPx4 work 12 txt_util_pkg 0 22 zJ@n7VO<_9UFj<nRoK^]a3
R48
R896
R10
R9
R11
R12
Z1047 8H:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
Z1048 FH:/Project/SG_Project/VHDL/uart_rx_compare_model.vhd
l0
L38
Z1049 V5@>Ic6Y5^CEO5^5<ShISW1
R17
32
R18
R19
Z1050 !s100 lP1[:U9D3bX60f24^=SVR1
Aarc_uart_rx_compare_model
R1046
R48
R896
R10
R9
R11
Z1051 DEx4 work 21 uart_rx_compare_model 0 22 5@>Ic6Y5^CEO5^5<ShISW1
l75
L64
Z1052 V:FG=gMeEDVThDcFV@^c>c1
R17
32
R126
R58
R81
Z1053 Mx3 4 ieee 16 std_logic_textio
R83
Z1054 Mx1 4 work 12 txt_util_pkg
R18
R19
Z1055 !s100 jOUjW1cfjGE?]5@RAHBN41
Euart_tx
Z1056 w1294647776
R818
R819
R10
R9
R11
R12
Z1057 8H:/Project/SG_Project/VHDL/uart_tx.vhd
Z1058 FH:/Project/SG_Project/VHDL/uart_tx.vhd
l0
L39
Z1059 V4WG1WF7lMgf=`Bi<LJdg;1
R17
32
R18
R19
Z1060 !s100 L10=c9UQTKR_F>R3BSFGb1
Aarc_uart_tx
R818
R819
R10
R9
R11
Z1061 DEx4 work 7 uart_tx 0 22 4WG1WF7lMgf=`Bi<LJdg;1
l84
L62
Z1062 VGP4gETbDZN2CEYDRFil361
R17
32
R38
R39
R40
R1042
R1043
R18
R19
Z1063 !s100 IJVeNz8BZkbBE@9PNOed63
Euart_tx_gen_model
Z1064 w1323844936
R48
R896
R10
R9
R11
R12
Z1065 8H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
Z1066 FH:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd
l0
L59
Z1067 VOoE:SJWVjZICReOKG>h6o3
R17
32
R18
R19
Z1068 !s100 ?`RIOfKPX`ng@FQghkWJU1
Aarc_uart_tx_gen_model
R620
R621
R343
R380
R344
R624
32
R383
R628
R484
R901
R902
l105
L87
Z1069 VOhzS9<YTdj9_RWoQ;Ikho0
R17
R18
R19
Z1070 !s100 <Had@_gAHW3<5F]XEQ:l91
Evesa_gen_ctrl
R570
R30
R9
R10
R11
R12
Z1071 8H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
Z1072 FH:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd
l0
L75
Z1073 VMCLP1PF01;k`I]2IZ4oX?3
R17
32
R18
R19
Z1074 !s100 ^m4PYHfVdo]F?SGIC1Qj41
Artl_vesa_gen_ctrl
R481
R380
R343
R344
R478
32
R483
R484
R485
R486
l190
L145
Z1075 V[5=SK`2[>4=[C:C@^1gl[3
R17
R18
R19
Z1076 !s100 i^8G>fWG8SfH[djWaPZoZ2
Evesa_pic_col
Z1077 w1297423953
Z1078 DPx4 work 14 bmp_io_package 0 22 aM]EVG<U:LW8Zcz>hEa>g0
R48
R896
R10
R9
R11
R12
Z1079 8H:/Project/SG_Project/VHDL/vesa_pic_col.vhd
Z1080 FH:/Project/SG_Project/VHDL/vesa_pic_col.vhd
l0
L30
Z1081 VLLg=jVj3?bhkggU>ImQ@<3
R17
32
R18
R19
Z1082 !s100 QkXmEiDSF:J<9D_DK@H?F1
Asim_vesa_pic_col
R1078
R48
R896
R10
R9
R11
Z1083 DEx4 work 12 vesa_pic_col 0 22 LLg=jVj3?bhkggU>ImQ@<3
l88
L69
Z1084 Vj9bd5HGcjjEIFnWP:OIGh0
R17
32
R126
R58
R81
R1053
R83
Z1085 Mx1 4 work 14 bmp_io_package
R18
R19
Z1086 !s100 NAYZADhBDZESE^UUM<C2N2
Evesa_pic_gen
R1077
R1078
R48
R896
R10
R9
R11
R12
Z1087 8H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
Z1088 FH:/Project/SG_Project/VHDL/vesa_pic_gen.vhd
l0
L30
Z1089 VB[SO6QVLMS8Q@GDfd>BYk3
R17
32
R18
R19
Z1090 !s100 H@mC]UDhc2z>kg4MZmYUX0
Asim_vesa_pic_gen
R1078
R48
R896
R10
R9
R11
Z1091 DEx4 work 12 vesa_pic_gen 0 22 B[SO6QVLMS8Q@GDfd>BYk3
l65
L59
Z1092 V31F[QI46o?MaXlG2ljZJ10
R17
32
R126
R58
R81
R1053
R83
R1085
R18
R19
Z1093 !s100 TN]7:bV5fa<3zS_]J^1m93
Ewbs_reg
Z1094 w1305565320
R9
R10
R11
R12
Z1095 8H:/Project/SG_Project/VHDL/wbs_reg.vhd
Z1096 FH:/Project/SG_Project/VHDL/wbs_reg.vhd
l0
L26
Z1097 VFWa^OID07>f@PYnS7D]j<0
R17
32
R18
R19
Z1098 !s100 47e6jI;TVBPzKmjCE>OhY2
Artl_wbs_reg
R9
R10
R11
Z1099 DEx4 work 7 wbs_reg 0 22 FWa^OID07>f@PYnS7D]j<0
l63
L57
Z1100 VXEH[j3bGj8^NfH[_8D9F?3
R17
32
R25
R26
R27
R18
R19
Z1101 !s100 6]^Jo7<_ZUkc8PVo1Zkmo1
