import Layout from '@theme/Layout'

<Layout title="Linux YP4.0 IVI SDK - Getting Started for TCC807x">



# Introduction

This document describes Linux_YP4.0_IVI usage as follows:

- Board Description for TCC807x EVB

- Board Assembly Guide for TCC807x EVB

- Build Guide for Linux_YP4.0_IVI

- FWDN Guide for TCC807x in Linux_YP4.0_IVI

- Booting Guide for TCC807x EVB

# Board Description

## EVB Version

```html
<table>
<caption><p><span id="_Ref65744751" class="anchor"></span>Table 2.1 EVB
Version</p></caption>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr>
<th style="text-align: center;"><strong>Board</strong></th>
<th style="text-align: center;"><strong>Board Name/Version</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">CPU board for LPDDR4/4X</td>
<td>TCC807X_LPD4_4X322_V1.0.0</td>
</tr>
<tr>
<td style="text-align: center;">CPU board for LPDDR5</td>
<td>TCC8070_LPD5322_V1.0.0</td>
</tr>
<tr>
<td style="text-align: center;">Main Board</td>
<td>TCC807X_MAIN_V1.0.0</td>
</tr>
<tr>
<td style="text-align: center;">UART Sub-board</td>
<td>TCC80XX_UART_CP2102_SV0.1.0</td>
</tr>
<tr>
<td style="text-align: center;">12.3” 1920x720 LCD</td>
<td><p>TCC80XX_BOE_WLCD_12.3_SV1.1.1</p>
<p>TCCXXXX_AUO_WLCD_12.3_SV0.1.0</p></td>
</tr>
</tbody>
</table>
```

**Note:** For more details, refer to “*TCC807x Common Hardware-Assembly
Manual for EVB”*. \[8\]

**Important:** The default LCD setting of Linux_YP4.0_IVI is fitted with
“TCCXXXX_AUO_WLCD_12.3”.

To use “TCC80XX_BOE_WLCD_12.3”, modify the build configuration as
described in Chapter 4.6.3.5.5.

### CPU Board

[Figure 2.1](#figure-2-1) shows the top view of the TCC807x CPU board.

import useBaseUrl from '@docusaurus/useBaseUrl';

<p id="figure-2-1" style={{ textAlign: "center", fontWeight: "bold" }}>
  Figure 2.1. TCC807x CPU Board (Top View)
</p>
<img
  src={useBaseUrl('/807x/linux-yp4.0-getting-started/figure2.1-tcc807x-cpu-board-top-view.png')}
  alt="TCC807x CPU Board Top View"
  style={{ maxWidth: "100%", display: "block", margin: "0 auto" }}
/>





[Table 2.2](#table-2-2) describes TCC807x CPU board (top view) connectors.

<p id="table-2-2" style={{ textAlign: "center", fontWeight: "bold" }}>
  Table 2.2. Description of CPU Board (Top View)
</p>

| **Number** | **Reference Number** |           **Name**            | **Description**                                              |
| :--------: | :------------------: | :---------------------------: | ------------------------------------------------------------ |
|     1      |         JM1          |           SD Socket           | SD memory  card socket                                       |
|     2      |        J10D1         |   20-pin Right Angle Header   | JTAG  header for system debug                                |
|     3      |         JH3          |  40-pin Mezzanine Connector   | Connect  to MIPI1 sub-board                                  |
|     4      |         JH6          |  40-pin Mezzanine Connector   | Connect  to PCIe1 sub-board                                  |
|     5      |         JC4          |     USB Type-A Connector      | USB2.0  High speed Host connector                            |
|     6      |         JC1          |     USB Type-A Connector      | USB2.0  High speed Host and Device connector                 |
|     7      |         JC3          |   USB 3.0 Type-A Connector    | USB3.0  Super speed Host and Device connector                |
|     8      |         JC7          |        RJ45 Connector         | Legacy Ethernet port                                         |
|     9      |         JC6          |        TE B1 Connector        | Ethernet AVB port                                            |
|     10     |        SW8,9         |         Slide Switch          | Select the mode of Ethernet AVB                              |
|     11     |         SW10         |         Slide Switch          | Select enable or disable of  Safety Watchdog Timer (SWDT) function |
|     12     |         CON5         | 10-pin Right Angle Header Box | Header for MIPI DSI LCD  module’s power                      |
|     13     |         SW1          |          Tact Switch          | Switch for system reset (GRESET[[김(K1\]](#_msocom_1) [[백(B2\]](#_msocom_2) ) |
|     14     |      JSW2,3,4,5      |         Slide Switch          | Select the boot mode of system                               |
|     15     |         CON2         | 24-pin Right Angle Header Box | Connect to LCD module’s control  signals for DP              |
|     16     |       SW3,4,5        |          Tact Switch          | Switch for test                                              |
|     17     |         CON3         | 24-pin Right Angle Header Box | Header for LCD module’s control  signals for DP              |
|     18     |         SW2          |         Slide Switch          | Select the path of bus                                       |
|     19     |         CON4         | 24-pin Right Angle Header Box | LCD module’s control signals  for DP                         |
|     20     |         CON2         | 10-pin Right Angle Header Box | Header for the remote control  board’s signal                |
|     21     |         J8D1         |         16-pin Header         | Header for audio test of Time  Division Multiplexing (TDM)   |
|     22     |         JH1          |  40-pin Mezzanine Connector   | Connect  to High Speed Serial Transmit Port (HSSTP)          |
|     23     |         JH7          |  40-pin Mezzanine Connector   | Connect  to Bluetooth and Wi-Fi sub-board                    |
|     24     |         JH5          |  40-pin Mezzanine Connector   | Connect  to PCIe0 sub-board                                  |
|     25     |          J1          |         DP Connector          | Connect  to DP-channel LCD module                            |
|     26     |         JH2          |  60-pin Mezzanine Connector   | Connect  to MIPI DSI sub-board                               |
|     27     |         JH4          |  40-pin Mezzanine Connector   | Connect  to MIPI0 sub-board                                  |

------



### Main Board

[Figure 2.2](#figure2-2) shows the top view of the main board.

<p id="figure-2-2" style={{ textAlign: "center", fontWeight: "bold" }}>
  Figure 2.2. TCC807x Main Board (Top View)
</p>
<img
  src={useBaseUrl('/807x/linux-yp4.0-getting-started/figure2.2-tcc807x-main-board-top-view')}
  alt="TCC807x Main Board Top View"
  style={{ maxWidth: "100%", display: "block", margin: "0 auto" }}
/>





[Table 2.3](#table-2-3) describes the main board (top view) connectors.

<p id="table-2-3" style={{ textAlign: "center", fontWeight: "bold" }}>
  Table 2.3. Description of Main Board (Top View)
</p>

| **Number** | **Reference Number** | **Name** | **Description** |
|:--:|:--:|:--:|----|
| 1 | J1 | 180-pin B to B Connector | Connect the main board to the CPU board |
| 2 | J2 | 180-pin B to B Connector | Connect the main board to the CPU board |
| 3 | CON2,3 | 24-pin Right Angle Header Box | Header to connect the external MCU signals |
| 4 | MIC2,4 | MIC | Internal MIC |
| 5 | MIC1,3 | MIC | Internal MIC |
| 6 | J4 | Phone Jack | Jack for front seat sound output |
| 7 | J7 | Phone Jack | Jack for rear seat sound output |
| 8 | J8 | Phone Jack | Jack for rear line sound output |
| 9 | J10 | Phone Jack | Jack for AUX sound input |
| 10 | J9 | Phone Jack | Jack for line sound input |




</Layout>

