

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Fri Feb  6 10:54:18 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SVM_Accelerator_HLS_Cordic_Optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.480|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  391223|  391223|  391223|  391223|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_compute_exp_fu_184  |compute_exp  |   13|   13|   13|   13|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- classify_label2   |  391215|  391215|      2371|          -|          -|   165|    no    |
        | + classify_label1  |    2352|    2352|         3|          -|          -|   784|    no    |
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    412|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|    1652|   5795|
|Memory           |       65|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    130|
|Register         |        -|      -|     319|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       65|      8|    1971|   6337|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       23|      3|       1|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |classify_sitodp_3bkb_U2  |classify_sitodp_3bkb  |        0|      0|   412|   645|
    |grp_compute_exp_fu_184   |compute_exp           |        0|      7|  1240|  5150|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      7|  1652|  5795|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |classify_mul_mul_cud_U3  |classify_mul_mul_cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory   |       Module      | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |alphas_V_U  |classify_alphas_V  |        1|  0|   0|     165|    8|     1|         1320|
    |svs_V_U     |classify_svs_V     |       64|  0|   0|  129360|    8|     1|      1034880|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+
    |Total       |                   |       65|  0|   0|  129525|   16|     2|      1036200|
    +------------+-------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_8_fu_301_p2           |     *    |      0|  0|  41|           8|           8|
    |exp_V_2_fu_371_p2            |     +    |      0|  0|  13|          11|           6|
    |i_1_fu_204_p2                |     +    |      0|  0|  15|           8|           1|
    |j_1_fu_232_p2                |     +    |      0|  0|  14|          10|           1|
    |l2Squared_fixed_V_fu_319_p2  |     +    |      0|  0|  38|          31|          31|
    |next_mul_fu_192_p2           |     +    |      0|  0|  24|          17|          10|
    |sum_V_fu_348_p2              |     +    |      0|  0|  37|          30|          30|
    |tmp_41_fu_238_p2             |     +    |      0|  0|  24|          17|          17|
    |tmp_s_fu_210_p2              |     +    |      0|  0|  37|          30|          15|
    |p_Val2_1_fu_276_p2           |     -    |      0|  0|  24|          24|          24|
    |p_Val2_5_fu_292_p2           |     -    |      0|  0|  15|           8|           8|
    |p_neg_fu_270_p2              |     -    |      0|  0|  24|           1|          24|
    |exitcond1_fu_198_p2          |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_226_p2           |   icmp   |      0|  0|  13|          10|           9|
    |tmp_37_fu_216_p2             |   icmp   |      0|  0|  18|          30|           1|
    |ap_return                    |  select  |      0|  0|  64|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 412|         244|         194|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  85|         17|    1|         17|
    |i_reg_137          |   9|          2|    8|         16|
    |j_reg_173          |   9|          2|   10|         20|
    |p_Val2_12_reg_161  |   9|          2|   31|         62|
    |p_Val2_s_reg_125   |   9|          2|   30|         60|
    |phi_mul_reg_149    |   9|          2|   17|         34|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 130|         27|   97|        209|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |alphas_V_load_reg_473                |   8|   0|    8|          0|
    |ap_CS_fsm                            |  16|   0|   16|          0|
    |dp_1_reg_493                         |  64|   0|   64|          0|
    |grp_compute_exp_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_415                          |   8|   0|    8|          0|
    |i_reg_137                            |   8|   0|    8|          0|
    |j_1_reg_433                          |  10|   0|   10|          0|
    |j_reg_173                            |  10|   0|   10|          0|
    |next_mul_reg_407                     |  17|   0|   17|          0|
    |p_Val2_12_reg_161                    |  31|   0|   31|          0|
    |p_Val2_5_reg_453                     |   8|   0|    8|          0|
    |p_Val2_7_reg_468                     |  22|   0|   22|          0|
    |p_Val2_s_reg_125                     |  30|   0|   30|          0|
    |phi_mul_reg_149                      |  17|   0|   17|          0|
    |this_assign_6_reg_448                |  16|   0|   16|          0|
    |tmp_37_reg_425                       |   1|   0|    1|          0|
    |tmp_58_reg_478                       |  22|   0|   22|          0|
    |tmp_s_reg_420                        |  30|   0|   30|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 319|   0|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_return     | out |   64| ap_ctrl_hs |   classify   | return value |
|x_V_address0  | out |   10|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |    8|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

