

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_4'
================================================================
* Date:           Tue Jul  7 16:24:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1155|  1155|  1155|  1155|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1153|  1153|         4|          2|          1|   576|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 10 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%eo_V_1_s = phi i252 [ 0, %0 ], [ %phitmp8_cast, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 12 'phi' 'eo_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%eo_V_0_s = phi i252 [ 0, %0 ], [ %phitmp_cast, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 13 'phi' 'eo_V_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i10 [ 0, %0 ], [ %t_7, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %t, -448" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%t_7 = add i10 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 17 'add' 't_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 19 'load' 'i_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 20 'add' 'i_9' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 21 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %i_9, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.0, label %..loopexit_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 22 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "store i32 %i_9, i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 23 'store' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 24 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 25 'read' 'tmp_V' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%eo_0_V = call i256 @_ssdm_op_BitConcatenate.i256.i4.i252(i4 %tmp_V, i252 %eo_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 26 'bitconcatenate' 'eo_0_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %out_V_V, i256 %eo_0_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 27 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_157 = call i248 @_ssdm_op_PartSelect.i248.i252.i32.i32(i252 %eo_V_0_s, i32 4, i32 251)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 28 'partselect' 'tmp_157' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str114)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:209]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:210]   --->   Operation 30 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (2.18ns)   --->   "%tmp_V_69 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 31 'read' 'tmp_V_69' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%eo_1_V = call i256 @_ssdm_op_BitConcatenate.i256.i4.i252(i4 %tmp_V_69, i252 %eo_V_1_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 32 'bitconcatenate' 'eo_1_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 33 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %out_V_V, i256 %eo_1_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 34 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str114, i32 %tmp)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:229]   --->   Operation 36 'specregionend' 'empty_1223' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%phitmp_cast = call i252 @_ssdm_op_BitConcatenate.i252.i4.i248(i4 %tmp_V, i248 %tmp_157)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 37 'bitconcatenate' 'phitmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_158 = call i248 @_ssdm_op_PartSelect.i248.i252.i32.i32(i252 %eo_V_1_s, i32 4, i32 251)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 38 'partselect' 'tmp_158' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%phitmp8_cast = call i252 @_ssdm_op_BitConcatenate.i252.i4.i248(i4 %tmp_V_69, i248 %tmp_158)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 39 'bitconcatenate' 'phitmp8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 40 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'i' [6]  (1.77 ns)

 <State 2>: 2.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) [12]  (1.77 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221) [25]  (2.47 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) [20]  (2.19 ns)
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226) [31]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) [22]  (2.19 ns)
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226) [32]  (2.19 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
