$date
	Sun Oct 23 06:07:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759150
b111 &
b111 %
1$
b111 !
1"
#759151
0"
#759154
b10110 &
b10110 %
#759158
b1011 &
b1011 %
#759162
b100010 &
b100010 %
#759166
b10001 &
b10001 %
#759170
b110100 &
b110100 %
#759174
b11010 &
b11010 %
#759178
b1101 &
b1101 %
#759182
b101000 &
b101000 %
#759186
b10100 &
b10100 %
#759190
b1010 &
b1010 %
#759194
b101 &
b101 %
#759198
b10000 &
b10000 %
#759202
b1000 &
b1000 %
#759206
b100 &
b100 %
#759210
b10 &
b10 %
#759214
b1 &
1#
b1 %
#759218
b0 &
b0 %
0#
0$
#1771114
b1100 &
b1100 %
1$
b1100 !
1"
#1771115
0"
#1771118
b110 &
b110 %
#1771122
b11 &
b11 %
#1771126
b1010 &
b1010 %
#1771130
b101 &
b101 %
#1771134
b10000 &
b10000 %
#1771138
b1000 &
b1000 %
#1771142
b100 &
b100 %
#1771146
b10 &
b10 %
#1771150
b1 &
1#
b1 %
#1771154
b0 &
b0 %
0#
0$
#2735273
b1 !
1"
#2735274
b1 &
b1 %
1$
#2735275
0"
#2735278
1#
#2735282
b0 &
b0 %
0#
0$
#4500012
