--------------- Build Started: 11/24/2018 00:00:05 Project: CupSensor_IF, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nikol\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\nikol\Documents\git\3. Semester\PRJ3\player_side_app\CupSensor_IF\CupSensor_IF.cydsn\CupSensor_IF.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\nikol\Documents\git\3. Semester\PRJ3\player_side_app\CupSensor_IF\CupSensor_IF.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0029: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'vminus' of '\CupSensor_1:ADC_DelSig:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_30\PSoC5\ADC_DelSig_v3_30.cysch (Instance:DSM)
 * C:\Users\nikol\Documents\git\3. Semester\PRJ3\player_side_app\CupSensor_IF\CupSensor_IF.cydsn\CupSensor\PSoC5\CY8C5888LTI-LP097\CupSensor.cysch (Instance:vRef_3)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \CupSensor_1:ADC_DelSig:Bypass_P03(0)\, BLUE_pin(0), GREEN_pin(0), RED_pin(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 11/24/2018 00:00:30 ---------------
