// Seed: 2915832251
module module_0 ();
  always
  `define pp_1 0
  assign `pp_1[-1] = `pp_1;
  logic id_2 = $realtime;
  logic id_3;
  ;
  always `pp_1 = -1'b0;
  assign `pp_1[-1'b0] = id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd96,
    parameter id_3  = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7[id_3 : id_12],
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  inout wire _id_12;
  output wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
endmodule
