(function() {var implementors = {};
implementors["embedded_hal"] = [{"text":"impl&lt;T, E&gt; From&lt;T&gt; for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: OutputPin&lt;Error = E&gt;,<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Debug,&nbsp;</span>","synthetic":false,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; From&lt;E&gt; for Error&lt;E&gt;","synthetic":false,"types":[]}];
implementors["rp2040_pac"] = [{"text":"impl From&lt;u32&gt; for Ch5Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for En","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3Top","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6Ctr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0Cc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3Csr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1Top","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Divmode","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Setup1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IrqSetup0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IrqSetup1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rtc0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkdivM1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Setup0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rtc1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout0Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkSysResusStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkAdcDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkRefDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0Src","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkSysDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0Result","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkUsbCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for WakeEn0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Enabled1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout3Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Enabled0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkRefCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0MaxKhz","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkRtcCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout1Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout2Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SleepEn0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SleepEn1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkRtcDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkUsbDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout1Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkAdcCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout0Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for WakeEn1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkSysResusCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0Delay","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout3Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0Interval","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0RefKhz","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkSysCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkPeriCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fc0MinKhz","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ClkGpout2Div","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkRtcCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkPeriCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkGpout2CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkSysCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkUsbCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkRefCtrlSrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkAdcCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkRefCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Fc0SrcFc0Src","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkGpout1CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkGpout3CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkSysCtrlSrc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for ClkGpout0CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmAddr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmExecctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DbgCfginfo","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmClkdiv","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fdebug","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmShiftctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Flevel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmInstr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SmPinctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Irq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IrqForce","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fstat","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for InstrMem","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for SmExecctrlStatusSel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dbgpause","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Armed","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Pause","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Randombit","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Phase","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Count","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Freqb","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Freqa","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for CtrlEnable","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for DivDiv","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for CtrlFreqRange","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for Passwd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for FrceOff","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Wdsel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Done","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for FrceOn","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Stat","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for StreamAddr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for StreamCtr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Flush","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSsCtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSd0CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSclkCtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSd3CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSd2CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for GpioQspiSd1CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd3Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd0Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd2Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSclkCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd1Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSclkStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInts","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd3Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSsStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeIntf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd0Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd1Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSsCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd2Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Ints3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio27Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio14Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio26Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Ints3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio3Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Ints1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio14Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Inte0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInte2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio2Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio22Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio24Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio18Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInts0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio3Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Inte3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInte1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Intf2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Inte2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio20Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio26Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio5Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Inte1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio21Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio22Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Inte2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio16Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Intf3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Intf0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio10Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Ints0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio7Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio29Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio8Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Inte1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio13Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio10Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio9Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInts2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio2Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio25Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio1Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio16Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio0Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio15Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio7Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio15Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio20Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio12Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio6Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio19Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio4Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio29Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Intf1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio13Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio12Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio21Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Intf3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeIntf0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio28Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Ints0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInts3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Inte3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeIntf3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio1Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Ints1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Intf0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio9Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Ints2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeIntf1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio6Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInte3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInts1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio23Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio18Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio27Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio19Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio28Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio24Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Intf1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio5Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeInte0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DormantWakeIntf2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio17Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio4Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio17Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio0Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc1Ints2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio11Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio23Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio8Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio11Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Inte0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio25Status","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Proc0Intf2","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio20CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio0CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio6CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio27CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio21CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio7CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio19CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio17CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio28CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio12CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio13CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio15CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio29CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio18CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio1CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio3CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio24CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio5CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio2CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio25CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio11CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio23CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio14CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio16CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio8CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio22CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio9CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio10CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio26CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Gpio4CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Tick","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Reason","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Load","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrlr1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rxftlr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Baudr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SpiCtrlr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Imr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Txflr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Msticr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Isr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rxuicr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ssienr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ser","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Idr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rxflr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for RxSampleDly","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Mwcr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrlr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for TxdDriveEdge","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dmacr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Icr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SsiVersionId","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Rxoicr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Risr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Txftlr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dmatdlr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Txoicr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dmardlr","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for SpiCtrlr0InstL","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Ctrlr0Tmod","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Ctrlr0SpiFrf","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for SpiCtrlr0TransType","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for VoltageSelect","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio18","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio16","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio22","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio21","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Swd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio5","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio20","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio24","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio10","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio6","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio28","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio13","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio17","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio4","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio9","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio27","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio11","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio25","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Swclk","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio23","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio29","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio14","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio7","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio8","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio12","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio26","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio19","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Gpio15","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for VoltageSelect","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSs","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSd2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioQspiSclk","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ResetDone","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Reset","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Wdsel","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOutXor","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOutClr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOutXor","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOe","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOeXor","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOut","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp0Accum0Add","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp1Accum1Add","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp1CtrlLane0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOeClr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOut","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOeSet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for DivCsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioIn","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOeXor","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOe","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOutSet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiOeSet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp1CtrlLane1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioHiIn","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp0CtrlLane0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for FifoSt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOeClr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp1Accum0Add","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp0CtrlLane1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Interp0Accum1Add","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOutSet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for GpioOutClr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UartlcrH","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartfr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartpcellid0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uarticr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartpcellid1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartmis","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartifls","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartibrd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartperiphid3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartperiphid1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartilpr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartdmacr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartperiphid0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartimsc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartpcellid3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartrsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartfbrd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartris","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartcr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartpcellid2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartperiphid2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Uartdr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ctrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Count","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Startup","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Status","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for CtrlFreqRange","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for StatusFreqRange","synthetic":false,"types":[]},{"text":"impl From&lt;u16&gt; for CtrlEnable","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Div","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Result","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Cs","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fifo","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Fcs","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ChipReset","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Vreg","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Bod","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Platform","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Inover","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Irqover","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Outover","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Oeover","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp14","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp8","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UsbPwr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NakPoll","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp10","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SieStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SofRd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp6","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp12","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UsbphyDirectOverride","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SieCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UsbphyDirect","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp7","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for EpAbort","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp5","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UsbphyTrim","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for BuffCpuShouldHandle","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MainCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for EpStatusStallNak","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IntEpCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp9","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp15","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for EpStallArm","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for BuffStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for UsbMuxing","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp11","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SofWr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for EpAbortDone","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp4","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp13","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for AddrEndp2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ChipId","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Platform","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Mempowerdown","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ProcInSyncBypass","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Dbgforce","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ProcInSyncBypassHi","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ProcConfig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MpuRnr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIspr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIser","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MpuType","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIcpr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Cpuid","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Icsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Shcsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr7","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Vtor","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Aircr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SystCvr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MpuRbar","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Scr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MpuCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SystRvr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ccr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIcer","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr5","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr6","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MpuRasr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NvicIpr4","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Shpr2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SystCalib","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SystCsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Shpr3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Timer1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Inte1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intf1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch5DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch11CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch1DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ints1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for ChanAbort","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for NChannels","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch8CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for MultiChanTrigger","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch9DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch3CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch7DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch11DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch8DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch10DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for FifoLevels","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Timer0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch9CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for SniffCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Intr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch6CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch2DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch4CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch10CtrlTrig","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ch0DbgCtdreq","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for TreqSel","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for DataSize","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for SniffCtrlCalc","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for VoltageSelect","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for Drive","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspcr1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspris","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspcr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ssppcellid0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ssppcellid2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ssppcellid1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspcpsr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspperiphid3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspperiphid2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspimsc","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspmis","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspdmacr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspicr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspperiphid0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Ssppcellid3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspdr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Sspperiphid1","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrt7bAddrNoack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConMasterMode","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRxFull","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDmaCrRdmae","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRStartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRxDone","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDataCmdStop","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtMasterDis","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRxUnder","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableStatusSlvRxDataLost","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableTxCmdBlock","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtSlvrdIntx","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRxFull","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRxUnder","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrt10bRdNorstrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRdReq","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatMasterOnHold","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMGenCall","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConIcSlaveDisable","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusRfne","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConTxEmptyCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusMstActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRestartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRxDone","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtSbyteAckdet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMMasterOnHoldReadOnly","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatTxEmpty","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDataCmdCmd","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrt10addr1Noack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatTxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtUserAbrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMTxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConStopDetIfaddressed","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDataCmdFirstDataByte","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatGenCall","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatStopDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDataCmdRestart","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusTfnf","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtGcallNoack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceArbLost","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcSlvDataNackOnlyNack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRTxAbrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMTxEmpty","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRdReq","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRxUnder","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusTfe","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRMasterOnHold","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableStatusIcEn","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusSlvActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConIcRestartEn","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatTxAbrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtTxdataNoack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcAckGeneralCallAckGenCall","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtHsAckdet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtSlvflushTxfifo","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableEnable","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtSbyteNorstrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConSpeed","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatStartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConRxFifoFullHldCtrl","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtHsNorstrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMStopDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConIc10bitaddrSlave","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableStatusSlvDisabledWhileBusy","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRRdReq","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRTxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMStartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRxDone","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtGcallRead","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTarGcOrStart","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcEnableAbort","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusRff","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMTxAbrt","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRGenCall","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcStatusActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcConIc10bitaddrMaster","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRStopDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTarSpecial","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRxFull","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrMaskMRestartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRTxEmpty","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrtSlvArblost","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcDmaCrTdmae","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcRawIntrStatRestartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcTxAbrtSourceAbrt10addr2Noack","synthetic":false,"types":[]},{"text":"impl From&lt;u8&gt; for IcIntrStatRActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrActivity","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcIntrMask","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrRestartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcEnableStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcDmaRdlr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcFsSpklen","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcAckGeneralCall","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrTxAbrt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcTxAbrtSource","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcTar","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcDmaTdlr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSsSclLcnt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcFsSclHcnt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcTxTl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrStopDet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcDataCmd","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcTxflr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSdaSetup","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSar","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrGenCall","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcCompType","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcStatus","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSlvDataNackOnly","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcFsSclLcnt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcIntrStat","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcCompVersion","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrRxDone","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcCompParam1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSsSclHcnt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcDmaCr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcRxflr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrIntr","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcRawIntrStat","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcSdaHold","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcCon","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrStartDet","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrRxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcRxTl","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrRxUnder","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcEnable","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrTxOver","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for IcClrRdReq","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfsel2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfctr0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for BusPriorityAck","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfctr3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfsel3","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for BusPriority","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfsel1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfctr2","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfctr1","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Perfsel0","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Prim","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for FbdivInt","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Cs","synthetic":false,"types":[]},{"text":"impl From&lt;u32&gt; for Pwr","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()