/**
 * \file
 * \brief Generated by ifgen (4.7.1).
 */

#pragma once
#ifndef RP2040_STRUCTS_DMA_INTERRUPT_H
#define RP2040_STRUCTS_DMA_INTERRUPT_H

#include "../ifgen/common.h"

namespace RP2040
{

struct dma_interrupt
{
    /* Constant attributes. */
    static constexpr struct_id_t id = 4; /*!< dma_interrupt's identifier. */
    static constexpr std::size_t size =
        12; /*!< dma_interrupt's size in bytes. */

    /* Fields. */
    uint32_t INTE; /*!< (read-write) Interrupt Enables for IRQ 0/1 */
    uint32_t INTF; /*!< (read-write) Force Interrupts */
    uint32_t INTS; /*!< (read-write) Interrupt Status for IRQ 0/1 */

    /* Methods. */

    /**
     * Get INTE's INTE field.
     *
     * Set bit n to pass interrupts from channel n to DMA IRQ 0/1.
     */
    inline uint16_t get_INTE() volatile
    {
        return INTE & 0xffffu;
    }

    /**
     * Set INTE's INTE field.
     *
     * Set bit n to pass interrupts from channel n to DMA IRQ 0/1.
     */
    inline void set_INTE(uint16_t value) volatile
    {
        uint32_t curr = INTE;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        INTE = curr;
    }

    /**
     * Get INTF's INTF field.
     *
     * Write 1s to force the corresponding bits in INTE0/1. The interrupt
     * remains asserted until INTF0/1 is cleared.
     */
    inline uint16_t get_INTF() volatile
    {
        return INTF & 0xffffu;
    }

    /**
     * Set INTF's INTF field.
     *
     * Write 1s to force the corresponding bits in INTE0/1. The interrupt
     * remains asserted until INTF0/1 is cleared.
     */
    inline void set_INTF(uint16_t value) volatile
    {
        uint32_t curr = INTF;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        INTF = curr;
    }

    /**
     * Get INTS's INTS field.
     *
     * Indicates active channel interrupt requests which are currently causing
     * IRQ 0/1 to be asserted. Channel interrupts can be cleared by writing a
     * bit mask here.
     */
    inline uint16_t get_INTS() volatile
    {
        return INTS & 0xffffu;
    }

    /**
     * Set INTS's INTS field.
     *
     * Indicates active channel interrupt requests which are currently causing
     * IRQ 0/1 to be asserted. Channel interrupts can be cleared by writing a
     * bit mask here.
     */
    inline void set_INTS(uint16_t value) volatile
    {
        uint32_t curr = INTS;

        curr &= ~(0xffffu);
        curr |= (value & 0xffffu);

        INTS = curr;
    }
};

static_assert(sizeof(dma_interrupt) == dma_interrupt::size);
static_assert(ifgen_struct<dma_interrupt>);

static volatile dma_interrupt *const DMA_INTERRUPT_NULL =
    reinterpret_cast<dma_interrupt *>(0x00000000);

}; // namespace RP2040

#endif
