spec_version: 1.0
name: csr_map
description: Global CSR namespace and register model for Project Carbon.
revision: v1.0.0
created: 2025-12-15
stable: true

csr_addressing:
  address_bits: 32
  description: Canonical CSR address format using (vendor_id, block_id, block_version, reg_id).
  fields:
    - name: reg_id
      lsb: 0
      width: 12
    - name: block_version
      lsb: 12
      width: 4
    - name: block_id
      lsb: 16
      width: 8
    - name: vendor_id
      lsb: 24
      width: 8
  formula: addr = (vendor_id<<24) | (block_id<<16) | (block_version<<12) | reg_id
  canonical_vendor_id: 0x00

access_control:
  privilege_levels:
    - name: PRIV_U
      value: 0
      description: User mode.
    - name: PRIV_S
      value: 1
      description: Supervisor mode.
    - name: PRIV_H
      value: 2
      description: Hypervisor/host mode.
  access_types:
    - name: CSR_RO
      value: 0
      description: Read-only.
    - name: CSR_WO
      value: 1
      description: Write-only.
    - name: CSR_RW
      value: 2
      description: Read/write.
  unknown_csr_behavior: trap

block_partitions:
  - name: core_common
    block_id_range: [0x00, 0x1F]
    description: Core-common CSRs shared across CPU families.
  - name: mmu_vm
    block_id_range: [0x20, 0x2F]
    description: MMU/VM CSRs.
  - name: interrupt_timer
    block_id_range: [0x30, 0x3F]
    description: Interrupt controller and timer CSRs.
  - name: debug_trace
    block_id_range: [0x40, 0x4F]
    description: Debug and trace CSRs.
  - name: cache_control
    block_id_range: [0x50, 0x5F]
    description: Cache control CSRs.
  - name: fabric_interconnect
    block_id_range: [0x60, 0x6F]
    description: Fabric/interconnect CSRs.
  - name: accelerators
    block_id_range: [0x70, 0x7F]
    description: Accelerator CSRs (CAI doorbells, queues, status), including Am951x lineage blocks.
  - name: reserved_future_gpu
    block_id_range: [0x80, 0x9F]
    description: Reserved for future GPU blocks.
  - name: reserved_future_cpu
    block_id_range: [0xA0, 0xBF]
    description: Reserved for future CPU family-specific blocks.
  - name: reserved
    block_id_range: [0xC0, 0xFF]
    description: Reserved.

reserved_blocks:
  - name: am9514_vector
    vendor_id: 0x00
    block_id: 0x71
    block_version: 0x0
    description: Reserved for Am9514 vector accelerator CSRs.
  - name: am9515_tensor
    vendor_id: 0x00
    block_id: 0x72
    block_version: 0x0
    description: Reserved for Am9515 matrix/tensor accelerator CSRs.

csrs:
  - name: CSR_ID
    address: 0x00000000
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Read-only identification register (implementation-defined encoding).
  - name: CSR_TIER
    address: 0x00000001
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: Current CPU tier within the active ladder; tier changes use MODEUP/RETMD.
  - name: CSR_MODEFLAGS
    address: 0x00000002
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: Architectural MODEFLAGS bitfield (see mode_switch spec).
  - name: CSR_TIME
    address: 0x00000010
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Cycle counter low word (or full 64-bit counter when read as 64-bit).
  - name: CSR_TIME_HI
    address: 0x00000011
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Cycle counter high word (when exposed as 2x32-bit).
  - name: CSR_CAUSE
    address: 0x00000020
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_S
    width_bits: 32
    description: Trap cause metadata (encoding defined by trap/exception architecture).
  - name: CSR_EPC
    address: 0x00000021
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Exception program counter (trap return address).
  - name: CSR_IE
    address: 0x00000030
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Interrupt enable bits.
  - name: CSR_IP
    address: 0x00000031
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_S
    width_bits: 32
    description: Interrupt pending bits.
  - name: CSR_TRACE_CTL
    address: 0x00000040
    block: debug_trace
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Trace control register (trace on/off and mode bits).

  # CPUID CSR window (core-common, v1)
  - name: CSR_CPUID_LEAF
    address: 0x00000050
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID leaf selector for CSR window.
  - name: CSR_CPUID_SUBLEAF
    address: 0x00000051
    block: core_common
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID subleaf selector for CSR window.
  - name: CSR_CPUID_DATA0_LO
    address: 0x00000060
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 0 (low 32 of 64).
  - name: CSR_CPUID_DATA0_HI
    address: 0x00000061
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 0 (high 32 of 64).
  - name: CSR_CPUID_DATA1_LO
    address: 0x00000062
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 1 (low 32 of 64).
  - name: CSR_CPUID_DATA1_HI
    address: 0x00000063
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 1 (high 32 of 64).
  - name: CSR_CPUID_DATA2_LO
    address: 0x00000064
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 2 (low 32 of 64).
  - name: CSR_CPUID_DATA2_HI
    address: 0x00000065
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 2 (high 32 of 64).
  - name: CSR_CPUID_DATA3_LO
    address: 0x00000066
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 3 (low 32 of 64).
  - name: CSR_CPUID_DATA3_HI
    address: 0x00000067
    block: core_common
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CPUID data word 3 (high 32 of 64).

  # Debug control CSRs (core-common, v1 scaffold)
  - name: CSR_DBG_CTRL
    address: 0x00000070
    block: debug_trace
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Debug run/halt control (CSR mirror of dbg_if).
  - name: CSR_DBG_STEP
    address: 0x00000071
    block: debug_trace
    access: CSR_WO
    privilege_min: PRIV_S
    width_bits: 32
    description: Debug single-step request token (CSR mirror of dbg_if.step_req).
  - name: CSR_DBG_STATUS
    address: 0x00000072
    block: debug_trace
    access: CSR_RO
    privilege_min: PRIV_S
    width_bits: 32
    description: Debug status (halted/step-ack snapshot).

  # Z90 core-family CSRs (vendor_id=0x00, block_id=0xA1, block_version=0x0)
  - name: CSR_Z90_MMU_WIN0_BASE
    address: 0x00A10000
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 MMU/window register 0 base address (register-only placeholder).
  - name: CSR_Z90_MMU_WIN0_MASK
    address: 0x00A10004
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 MMU/window register 0 mask/limit (register-only placeholder).
  - name: CSR_Z90_MMU_WIN1_BASE
    address: 0x00A10008
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 MMU/window register 1 base address (register-only placeholder).
  - name: CSR_Z90_MMU_WIN1_MASK
    address: 0x00A1000C
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 MMU/window register 1 mask/limit (register-only placeholder).
  - name: CSR_Z90_CACHE_CTL
    address: 0x00A10010
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 cache control hooks (register-only placeholder; no cache logic implied).
  - name: CSR_Z90_ATOMIC_CTL
    address: 0x00A10014
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 atomic enable/control (register-only placeholder).
  - name: CSR_Z90_ATOMIC_STATUS
    address: 0x00A10018
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_S
    width_bits: 32
    description: Z90 atomic status (register-only placeholder).

  # 8097 FPU core-family CSRs (vendor_id=0x00, block_id=0xA3, block_version=0x0)
  - name: CSR_8097_ID
    address: 0x00A30000
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 identification register (implementation-defined encoding).
  - name: CSR_8097_TIER
    address: 0x00A30004
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: 8097 active tier (x86-derived ladder); v1 only supports P0 and P7.
  - name: CSR_8097_MODEFLAGS
    address: 0x00A30008
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: 8097 modeflags (STRICT/INTMASK); STRICT gates turbo extensions.
  - name: CSR_8097_STATUS
    address: 0x00A3000C
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 status (busy, stack state, last fault).
  - name: CSR_8097_CTRL_WORD
    address: 0x00A30010
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 16
    description: 8097 control word (v1: rounding control subset).
  - name: CSR_8097_STATUS_WORD
    address: 0x00A30014
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 16
    description: 8097 status word (v1: condition codes + basic exception summary).
  - name: CSR_8097_MEM_ADDR_LO
    address: 0x00A30018
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 memory address low word for FLD/FSTP commands.
  - name: CSR_8097_MEM_ADDR_HI
    address: 0x00A3001C
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 memory address high word for FLD/FSTP commands.
  - name: CSR_8097_PUSH_LO
    address: 0x00A30020
    block: reserved_future_cpu
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 push data low word (64-bit); write LO then HI to push.
  - name: CSR_8097_PUSH_HI
    address: 0x00A30024
    block: reserved_future_cpu
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 push data high word; triggers stack push.
  - name: CSR_8097_POP_LO
    address: 0x00A30028
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 pop data low word (peek ST0 low 32).
  - name: CSR_8097_POP_HI
    address: 0x00A3002C
    block: reserved_future_cpu
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 pop data high word (returns ST0 high 32 and pops).
  - name: CSR_8097_CMD
    address: 0x00A30030
    block: reserved_future_cpu
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: 8097 command register; writing triggers an x87-like operation.
  - name: CSR_8097_RF_INDEX
    address: 0x00A30034
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: 8097 turbo RF index (F0..F15) for P7 regfile mode.
  - name: CSR_8097_RF_DATA_LO
    address: 0x00A30038
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: 8097 turbo RF data low word.
  - name: CSR_8097_RF_DATA_HI
    address: 0x00A3003C
    block: reserved_future_cpu
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: 8097 turbo RF data high word.
  - name: CSR_8097_RF_OP
    address: 0x00A30040
    block: reserved_future_cpu
    access: CSR_WO
    privilege_min: PRIV_S
    width_bits: 32
    description: 8097 turbo RF operation (P7-only, packed indices/opcode).

  # Am9513 accelerator CSRs (vendor_id=0x00, block_id=0x70, block_version=0x0)
  - name: CSR_AM9513_ID
    address: 0x00700000
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Am9513 identification register (implementation-defined encoding).
  - name: CSR_AM9513_CTRL
    address: 0x00700004
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Am9513 global control (v1.0: enable).
  - name: CSR_AM9513_STATUS
    address: 0x00700008
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Am9513 global status (busy, pending work, last fault).
  - name: CSR_AM9513_MODE
    address: 0x0070000C
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Default personality/mode select (P0/P1/P2 with P3/P4 reserved) for non-CAI paths.

  - name: CSR_AM9513_CTX_SEL
    address: 0x00700010
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Context selector for CSR register-file/legacy windows.
  - name: CSR_AM9513_CTX_RM
    address: 0x00700014
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Per-context IEEE rounding mode (uses formats spec rounding IDs).
  - name: CSR_AM9513_CTX_FLAGS
    address: 0x00700018
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Per-context IEEE exception flags (sticky).
  - name: CSR_AM9513_CTX_FLAGS_CLR
    address: 0x0070001C
    block: accelerators
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: Write-1-to-clear bits for per-context IEEE exception flags.

  - name: CSR_AM9513_RF_INDEX
    address: 0x00700020
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Register-file index selector (F0..F15) for RF_DATA reads/writes.
  - name: CSR_AM9513_RF_DATA_LO
    address: 0x00700024
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Register-file data low word for selected context/register.
  - name: CSR_AM9513_RF_DATA_HI
    address: 0x00700028
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Register-file data high word for selected context/register.

  - name: CSR_AM9513_CAI_COMP_BASE_LO
    address: 0x00700030
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CAI completion ring base address (low word).
  - name: CSR_AM9513_CAI_COMP_BASE_HI
    address: 0x00700034
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CAI completion ring base address (high word).
  - name: CSR_AM9513_CAI_COMP_RING_MASK
    address: 0x00700038
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CAI completion ring mask (entries-1, power-of-two ring).
  - name: CSR_AM9513_CAI_IRQ_ENABLE
    address: 0x0070003C
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CAI completion interrupt enable (maps to cai_if.comp_irq).

  - name: CSR_AM9513_LEGACY_CTRL
    address: 0x00700040
    block: accelerators
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy 9511/9512 CSR window control (mode/format selection).
  - name: CSR_AM9513_LEGACY_STATUS
    address: 0x00700044
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy 9511/9512 status (busy, stack depth, error).
  - name: CSR_AM9513_LEGACY_PUSH_LO
    address: 0x00700048
    block: accelerators
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy push operand low word (commit via PUSH_HI write).
  - name: CSR_AM9513_LEGACY_PUSH_HI
    address: 0x0070004C
    block: accelerators
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy push operand high word (writing commits a push).
  - name: CSR_AM9513_LEGACY_POP_LO
    address: 0x00700050
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy pop result low word (read does not pop; POP_HI commits pop).
  - name: CSR_AM9513_LEGACY_POP_HI
    address: 0x00700054
    block: accelerators
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy pop result high word (read triggers pop side-effect).
  - name: CSR_AM9513_LEGACY_OP
    address: 0x00700058
    block: accelerators
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 32
    description: Legacy operation issue (opcode-defined stack operands/results).

  # CarbonIO peripheral CSRs (vendor_id=0x00, block_id=0x30, block_version=0x0)
  - name: CSR_CARBONIO_ID
    address: 0x00300000
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonIO identification register (implementation-defined encoding).
  - name: CSR_CARBONIO_STATUS
    address: 0x00300001
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonIO status summary (busy/error).
  - name: CSR_CARBONIO_CTRL
    address: 0x00300002
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonIO control (enable/reset).
  - name: CSR_CARBONIO_MODE
    address: 0x00300003
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonIO personality/mode selection.
  - name: CSR_CARBONIO_FEATURE0
    address: 0x00300004
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonIO feature word 0 (descriptor mirror).
  - name: CSR_CARBONIO_FEATURE1
    address: 0x00300005
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonIO feature word 1 (descriptor mirror).
  - name: CSR_CARBONIO_QUEUE_SUBMIT_BASE_LO
    address: 0x00300010
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring base (low 32).
  - name: CSR_CARBONIO_QUEUE_SUBMIT_BASE_HI
    address: 0x00300011
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring base (high 32).
  - name: CSR_CARBONIO_QUEUE_SUBMIT_MASK
    address: 0x00300012
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring mask (entries-1).
  - name: CSR_CARBONIO_QUEUE_DOORBELL
    address: 0x00300013
    block: interrupt_timer
    access: CSR_WO
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission doorbell.
  - name: CSR_CARBONIO_QUEUE_COMP_BASE_LO
    address: 0x00300014
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring base (low 32).
  - name: CSR_CARBONIO_QUEUE_COMP_BASE_HI
    address: 0x00300015
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring base (high 32).
  - name: CSR_CARBONIO_QUEUE_COMP_MASK
    address: 0x00300016
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring mask (entries-1).
  - name: CSR_CARBONIO_QUEUE_COMP_DOORBELL
    address: 0x00300017
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Completion doorbell (device -> host).
  - name: CSR_CARBONIO_QUEUE_STATUS
    address: 0x00300018
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Turbo queue status.
  - name: CSR_CARBONIO_PERF0
    address: 0x00300020
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Performance counter 0 (device-defined).
  - name: CSR_CARBONIO_PERF1
    address: 0x00300021
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Performance counter 1 (device-defined).

  - name: CSR_CARBONIO_UART_CFG
    address: 0x00300030
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: UART configuration (enable, format, timestamp).
  - name: CSR_CARBONIO_UART_STATUS
    address: 0x00300031
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: UART status (FIFO state, errors).
  - name: CSR_CARBONIO_UART_RX_COUNT
    address: 0x00300032
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 16
    description: UART RX FIFO count.
  - name: CSR_CARBONIO_UART_TX_COUNT
    address: 0x00300033
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 16
    description: UART TX FIFO count.
  - name: CSR_CARBONIO_UART_TX_WDATA
    address: 0x00300034
    block: interrupt_timer
    access: CSR_WO
    privilege_min: PRIV_U
    width_bits: 8
    description: UART TX data write (push to FIFO).
  - name: CSR_CARBONIO_UART_RX_RDATA
    address: 0x00300035
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 8
    description: UART RX data read (pop from FIFO).
  - name: CSR_CARBONIO_UART_WATERMARKS
    address: 0x00300036
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: UART RX/TX FIFO watermark levels.
  - name: CSR_CARBONIO_UART_TS_LO
    address: 0x00300037
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: UART timestamp low word (optional).
  - name: CSR_CARBONIO_UART_TS_HI
    address: 0x00300038
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: UART timestamp high word (optional).

  - name: CSR_CARBONIO_PIO_IN
    address: 0x00300040
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO input value snapshot.
  - name: CSR_CARBONIO_PIO_OUT
    address: 0x00300041
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO output latch.
  - name: CSR_CARBONIO_PIO_DIR
    address: 0x00300042
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO direction (1=output).
  - name: CSR_CARBONIO_PIO_EDGE_RDATA
    address: 0x00300043
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO edge capture FIFO read.
  - name: CSR_CARBONIO_PIO_EDGE_COUNT
    address: 0x00300044
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 16
    description: PIO edge capture FIFO count.
  - name: CSR_CARBONIO_PIO_FILTER_CFG
    address: 0x00300045
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO glitch filter configuration (basic v1).
  - name: CSR_CARBONIO_PIO_MATCH_CFG
    address: 0x00300046
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: PIO pattern match configuration (basic v1).

  - name: CSR_CARBONIO_TICK_LO
    address: 0x00300050
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Monotonic tick counter low word.
  - name: CSR_CARBONIO_TICK_HI
    address: 0x00300051
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Monotonic tick counter high word.
  - name: CSR_CARBONIO_TIMER0_LOAD
    address: 0x00300052
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer0 reload value.
  - name: CSR_CARBONIO_TIMER0_VALUE
    address: 0x00300053
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer0 current value.
  - name: CSR_CARBONIO_TIMER0_CTRL
    address: 0x00300054
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer0 control (enable/periodic).
  - name: CSR_CARBONIO_TIMER0_STATUS
    address: 0x00300055
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer0 status (expired).
  - name: CSR_CARBONIO_TIMER1_LOAD
    address: 0x00300056
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer1 reload value.
  - name: CSR_CARBONIO_TIMER1_VALUE
    address: 0x00300057
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer1 current value.
  - name: CSR_CARBONIO_TIMER1_CTRL
    address: 0x00300058
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer1 control (enable/periodic).
  - name: CSR_CARBONIO_TIMER1_STATUS
    address: 0x00300059
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Timer1 status (expired).

  - name: CSR_CARBONIO_IRQ_ENABLE
    address: 0x00300060
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: IRQ enable bits for CarbonIO sources.
  - name: CSR_CARBONIO_IRQ_PENDING
    address: 0x00300061
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: IRQ pending bits for CarbonIO sources.
  - name: CSR_CARBONIO_IRQ_MASK
    address: 0x00300062
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: IRQ mask/clear bits for CarbonIO sources.

  # CarbonPIC CSRs (vendor_id=0x00, block_id=0x31, block_version=0x0)
  - name: CSR_CARBONPIC_ID
    address: 0x00310000
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonPIC identification register.
  - name: CSR_CARBONPIC_STATUS
    address: 0x00310001
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonPIC status summary.
  - name: CSR_CARBONPIC_CTRL
    address: 0x00310002
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonPIC control (enable/reset).
  - name: CSR_CARBONPIC_MODE
    address: 0x00310003
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonPIC mode configuration.
  - name: CSR_CARBONPIC_FEATURE0
    address: 0x00310004
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonPIC feature word 0.
  - name: CSR_CARBONPIC_FEATURE1
    address: 0x00310005
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonPIC feature word 1.
  - name: CSR_CARBONPIC_SRC_INDEX
    address: 0x00310020
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 16
    description: Source index selector for per-source registers.
  - name: CSR_CARBONPIC_SRC_PRIORITY
    address: 0x00310021
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 8
    description: Priority value for selected source.
  - name: CSR_CARBONPIC_SRC_TARGETS
    address: 0x00310022
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 32
    description: Target routing mask for selected source.
  - name: CSR_CARBONPIC_SRC_ENABLE
    address: 0x00310023
    block: interrupt_timer
    access: CSR_RW
    privilege_min: PRIV_U
    width_bits: 1
    description: Enable bit for selected source.
  - name: CSR_CARBONPIC_SRC_PENDING
    address: 0x00310024
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 1
    description: Pending status for selected source.
  - name: CSR_CARBONPIC_GLOBAL_PENDING
    address: 0x00310025
    block: interrupt_timer
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Global pending bitmap.

  # CarbonDMA CSRs (vendor_id=0x00, block_id=0x60, block_version=0x0)
  - name: CSR_CARBONDMA_ID
    address: 0x00600000
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonDMA identification register.
  - name: CSR_CARBONDMA_STATUS
    address: 0x00600001
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonDMA status summary.
  - name: CSR_CARBONDMA_CTRL
    address: 0x00600002
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonDMA control (enable/reset).
  - name: CSR_CARBONDMA_MODE
    address: 0x00600003
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: CarbonDMA mode configuration.
  - name: CSR_CARBONDMA_FEATURE0
    address: 0x00600004
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonDMA feature word 0.
  - name: CSR_CARBONDMA_FEATURE1
    address: 0x00600005
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: CarbonDMA feature word 1.
  - name: CSR_CARBONDMA_QUEUE_SUBMIT_BASE_LO
    address: 0x00600010
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring base (low 32).
  - name: CSR_CARBONDMA_QUEUE_SUBMIT_BASE_HI
    address: 0x00600011
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring base (high 32).
  - name: CSR_CARBONDMA_QUEUE_SUBMIT_MASK
    address: 0x00600012
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission ring mask (entries-1).
  - name: CSR_CARBONDMA_QUEUE_DOORBELL
    address: 0x00600013
    block: fabric_interconnect
    access: CSR_WO
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo submission doorbell.
  - name: CSR_CARBONDMA_QUEUE_COMP_BASE_LO
    address: 0x00600014
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring base (low 32).
  - name: CSR_CARBONDMA_QUEUE_COMP_BASE_HI
    address: 0x00600015
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring base (high 32).
  - name: CSR_CARBONDMA_QUEUE_COMP_MASK
    address: 0x00600016
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Turbo completion ring mask (entries-1).
  - name: CSR_CARBONDMA_QUEUE_COMP_DOORBELL
    address: 0x00600017
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Completion doorbell (device -> host).
  - name: CSR_CARBONDMA_QUEUE_STATUS
    address: 0x00600018
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_U
    width_bits: 32
    description: Turbo queue status.
  - name: CSR_CARBONDMA_CH_SEL
    address: 0x00600020
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 8
    description: Channel index selector for compatibility mode.
  - name: CSR_CARBONDMA_CH_SRC_LO
    address: 0x00600021
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel source base low word.
  - name: CSR_CARBONDMA_CH_SRC_HI
    address: 0x00600022
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel source base high word.
  - name: CSR_CARBONDMA_CH_DST_LO
    address: 0x00600023
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel destination base low word.
  - name: CSR_CARBONDMA_CH_DST_HI
    address: 0x00600024
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel destination base high word.
  - name: CSR_CARBONDMA_CH_LEN
    address: 0x00600025
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel transfer length in bytes.
  - name: CSR_CARBONDMA_CH_CTRL
    address: 0x00600026
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel control (start/opcode/flags).
  - name: CSR_CARBONDMA_CH_STATUS
    address: 0x00600027
    block: fabric_interconnect
    access: CSR_RO
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel status (busy/done/fault).
  - name: CSR_CARBONDMA_CH_ATTR
    address: 0x00600028
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel fabric attribute overrides.
  - name: CSR_CARBONDMA_CH_FILL
    address: 0x00600029
    block: fabric_interconnect
    access: CSR_RW
    privilege_min: PRIV_S
    width_bits: 32
    description: Channel fill pattern (for fill opcode).

reserved_numeric_ranges:
  - name: core_common_reg_id
    range: [0x000, 0x0FF]
    description: Reserved for core-common v1 growth.
  - name: future_vendor_ids
    range: [0x01, 0xFF]
    description: Reserved for future vendors.
