
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:51:09 IST (Nov 26 2024 00:21:09 UTC)

// Verification Directory fv/UART_TX 

module Serializer_WIDTH8(CLK, RST, DATA, Enable, Busy, Data_Valid,
     ser_out, ser_done);
  input CLK, RST, Enable, Busy, Data_Valid;
  input [7:0] DATA;
  output ser_out, ser_done;
  wire CLK, RST, Enable, Busy, Data_Valid;
  wire [7:0] DATA;
  wire ser_out, ser_done;
  wire [2:0] ser_count;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  AND3XLLVT g399__2398(.A (ser_count[0]), .B (ser_count[1]), .C
       (ser_count[2]), .Y (ser_done));
  DFFRHQX1LVT \ser_count_reg[2] (.RN (RST), .CK (CLK), .D (n_23), .Q
       (ser_count[2]));
  DFFRHQX1LVT \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (n_19), .Q
       (DATA_V[1]));
  DFFRHQX1LVT \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (n_20), .Q
       (DATA_V[6]));
  DFFRHQX1LVT \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (n_17), .Q
       (ser_out));
  DFFRHQX1LVT \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (n_22), .Q
       (DATA_V[2]));
  AND2XLLVT g657__5107(.A (n_15), .B (Enable), .Y (n_23));
  DFFRHQX1LVT \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (n_18), .Q
       (DATA_V[4]));
  DFFRHQX1LVT \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (n_21), .Q
       (DATA_V[3]));
  DFFRHQX1LVT \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (n_16), .Q
       (DATA_V[5]));
  OAI2BB1X1LVT g661__6260(.A0N (DATA_V[2]), .A1N (n_3), .B0 (n_11), .Y
       (n_22));
  OAI2BB1X1LVT g662__4319(.A0N (DATA_V[3]), .A1N (n_3), .B0 (n_7), .Y
       (n_21));
  OAI2BB1X1LVT g663__8428(.A0N (DATA_V[6]), .A1N (n_3), .B0 (n_12), .Y
       (n_20));
  DFFRHQX1LVT \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (n_13), .Q
       (DATA_V[7]));
  DFFRHQX1LVT \ser_count_reg[1] (.RN (RST), .CK (CLK), .D (n_10), .Q
       (ser_count[1]));
  OAI2BB1X1LVT g666__5526(.A0N (DATA_V[1]), .A1N (n_3), .B0 (n_6), .Y
       (n_19));
  OAI2BB1X1LVT g667__6783(.A0N (DATA_V[4]), .A1N (n_3), .B0 (n_8), .Y
       (n_18));
  OAI2BB1X1LVT g668__3680(.A0N (ser_out), .A1N (n_3), .B0 (n_14), .Y
       (n_17));
  OAI2BB1X1LVT g669__1617(.A0N (DATA_V[5]), .A1N (n_3), .B0 (n_9), .Y
       (n_16));
  XNOR2X1LVT g670__2802(.A (ser_count[2]), .B (n_2), .Y (n_15));
  AOI22X1LVT g671__1705(.A0 (DATA_V[1]), .A1 (n_4), .B0 (DATA[0]), .B1
       (n_1), .Y (n_14));
  AO22XLLVT g672__5122(.A0 (DATA_V[7]), .A1 (n_3), .B0 (DATA[7]), .B1
       (n_1), .Y (n_13));
  AOI22X1LVT g673__8246(.A0 (DATA_V[7]), .A1 (n_4), .B0 (DATA[6]), .B1
       (n_1), .Y (n_12));
  AOI22X1LVT g674__7098(.A0 (DATA_V[3]), .A1 (n_4), .B0 (DATA[2]), .B1
       (n_1), .Y (n_11));
  INVXLLVT g675(.A (n_5), .Y (n_10));
  AOI22X1LVT g676__6131(.A0 (DATA_V[6]), .A1 (n_4), .B0 (DATA[5]), .B1
       (n_1), .Y (n_9));
  AOI22X1LVT g677__1881(.A0 (DATA_V[5]), .A1 (n_4), .B0 (DATA[4]), .B1
       (n_1), .Y (n_8));
  AOI22X1LVT g678__5115(.A0 (DATA_V[4]), .A1 (n_4), .B0 (DATA[3]), .B1
       (n_1), .Y (n_7));
  AOI22X1LVT g679__7482(.A0 (DATA_V[2]), .A1 (n_4), .B0 (DATA[1]), .B1
       (n_1), .Y (n_6));
  OAI211X1LVT g680__4733(.A0 (ser_count[1]), .A1 (ser_count[0]), .B0
       (n_2), .C0 (Enable), .Y (n_5));
  DFFRHQX1LVT \ser_count_reg[0] (.RN (RST), .CK (CLK), .D (n_0), .Q
       (ser_count[0]));
  NOR2BX1LVT g682__6161(.AN (Enable), .B (n_1), .Y (n_4));
  NOR2X1LVT g683__9315(.A (n_1), .B (Enable), .Y (n_3));
  NAND2X1LVT g684__9945(.A (ser_count[1]), .B (ser_count[0]), .Y (n_2));
  NOR2BX1LVT g685__2883(.AN (Enable), .B (ser_count[0]), .Y (n_0));
  NOR2BX1LVT g686__2346(.AN (Data_Valid), .B (Busy), .Y (n_1));
endmodule

module uart_tx_fsm(CLK, RST, Data_Valid, ser_done, parity_enable,
     Ser_enable, mux_sel, busy);
  input CLK, RST, Data_Valid, ser_done, parity_enable;
  output Ser_enable, busy;
  output [1:0] mux_sel;
  wire CLK, RST, Data_Valid, ser_done, parity_enable;
  wire Ser_enable, busy;
  wire [1:0] mux_sel;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_14, n_17, n_21;
  INVX1LVT g330(.A (n_21), .Y (Ser_enable));
  INVXLLVT g329(.A (Data_Valid), .Y (n_10));
  OAI211X1LVT g408__1666(.A0 (n_6), .A1 (n_7), .B0 (n_14), .C0 (n_17),
       .Y (mux_sel[0]));
  DFFRHQX1LVT busy_reg(.RN (RST), .CK (CLK), .D (n_9), .Q (busy));
  OR2XLLVT g410__7410(.A (ser_done), .B (n_17), .Y (n_21));
  AOI2BB1X1LVT g411__6417(.A0N (current_state[1]), .A1N (n_6), .B0
       (current_state[0]), .Y (mux_sel[1]));
  NAND2X1LVT g412__5477(.A (current_state[1]), .B (n_8), .Y (n_17));
  NAND2BXLLVT g413__2398(.AN (n_8), .B (n_7), .Y (n_9));
  OR3XLLVT g414__5107(.A (current_state[0]), .B (current_state[2]), .C
       (current_state[1]), .Y (n_14));
  NOR2BX1LVT g415__6260(.AN (current_state[0]), .B (current_state[2]),
       .Y (n_8));
  NAND2BX1LVT g416__4319(.AN (current_state[0]), .B (current_state[1]),
       .Y (n_7));
  DFFRHQX1LVT \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_5), .Q
       (current_state[0]));
  OAI221X1LVT g388__8428(.A0 (current_state[1]), .A1 (n_2), .B0 (n_10),
       .B1 (n_14), .C0 (n_21), .Y (n_5));
  OAI32X1LVT g389__5526(.A0 (parity_enable), .A1 (n_0), .A2 (n_17), .B0
       (n_1), .B1 (n_2), .Y (n_4));
  DFFRHQX1LVT \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_3), .Q
       (current_state[1]));
  INVXLLVT g391(.A (n_2), .Y (n_3));
  NAND2BX1LVT g392__6783(.AN (current_state[2]), .B (n_14), .Y (n_2));
  NAND2X1LVT g393__3680(.A (current_state[1]), .B (n_17), .Y (n_1));
  INVXLLVT g394(.A (ser_done), .Y (n_0));
  DFFRX1LVT \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_4), .Q
       (current_state[2]), .QN (n_6));
endmodule

module mux(CLK, RST, IN_0, IN_1, IN_2, IN_3, SEL, OUT);
  input CLK, RST, IN_0, IN_1, IN_2, IN_3;
  input [1:0] SEL;
  output OUT;
  wire CLK, RST, IN_0, IN_1, IN_2, IN_3;
  wire [1:0] SEL;
  wire OUT;
  wire n_0, n_1;
  DFFRHQX1LVT OUT_reg(.RN (RST), .CK (CLK), .D (n_1), .Q (OUT));
  OAI2BB1X1LVT g40__1617(.A0N (IN_2), .A1N (SEL[1]), .B0 (n_0), .Y
       (n_1));
  OAI21X1LVT g41__2802(.A0 (IN_1), .A1 (SEL[1]), .B0 (SEL[0]), .Y
       (n_0));
endmodule

module parity_calc_WIDTH8(CLK, RST, parity_enable, parity_type, Busy,
     DATA, Data_Valid, parity);
  input CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  input [7:0] DATA;
  output parity;
  wire CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  wire [7:0] DATA;
  wire parity;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1LVT parity_reg(.RN (RST), .CK (CLK), .D (parity), .SI (n_8),
       .SE (parity_enable), .Q (parity));
  XNOR2X1LVT g365__1705(.A (DATA_V[2]), .B (n_7), .Y (n_8));
  XNOR2X1LVT g366__5122(.A (DATA_V[4]), .B (n_6), .Y (n_7));
  XNOR2X1LVT g367__8246(.A (DATA_V[0]), .B (n_5), .Y (n_6));
  XNOR2X1LVT g368__7098(.A (DATA_V[7]), .B (n_4), .Y (n_5));
  XNOR2X1LVT g369__6131(.A (DATA_V[1]), .B (n_3), .Y (n_4));
  XNOR2X1LVT g370__1881(.A (DATA_V[6]), .B (n_2), .Y (n_3));
  SDFFRHQX1LVT \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (DATA[5]), .SI
       (DATA_V[5]), .SE (n_0), .Q (DATA_V[5]));
  SDFFRHQX1LVT \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (DATA[3]), .SI
       (DATA_V[3]), .SE (n_0), .Q (DATA_V[3]));
  SDFFRHQX1LVT \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (DATA[2]), .SI
       (DATA_V[2]), .SE (n_0), .Q (DATA_V[2]));
  SDFFRHQX1LVT \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (DATA[6]), .SI
       (DATA_V[6]), .SE (n_0), .Q (DATA_V[6]));
  XNOR2X1LVT g375__5115(.A (DATA_V[3]), .B (n_1), .Y (n_2));
  SDFFRHQX1LVT \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (DATA[4]), .SI
       (DATA_V[4]), .SE (n_0), .Q (DATA_V[4]));
  SDFFRHQX1LVT \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (DATA[7]), .SI
       (DATA_V[7]), .SE (n_0), .Q (DATA_V[7]));
  SDFFRHQX1LVT \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (DATA[0]), .SI
       (DATA_V[0]), .SE (n_0), .Q (DATA_V[0]));
  SDFFRHQX1LVT \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (DATA[1]), .SI
       (DATA_V[1]), .SE (n_0), .Q (DATA_V[1]));
  XNOR2X1LVT g380__7482(.A (parity_type), .B (DATA_V[5]), .Y (n_1));
  NAND2BX1LVT g381__4733(.AN (Busy), .B (Data_Valid), .Y (n_0));
endmodule

module UART_TX(CLK, RST, P_DATA, Data_Valid, parity_enable,
     parity_type, TX_OUT, busy);
  input CLK, RST, Data_Valid, parity_enable, parity_type;
  input [7:0] P_DATA;
  output TX_OUT, busy;
  wire CLK, RST, Data_Valid, parity_enable, parity_type;
  wire [7:0] P_DATA;
  wire TX_OUT, busy;
  wire [1:0] mux_sel;
  wire UNCONNECTED_HIER_Z, UNCONNECTED_HIER_Z0, parity, ser_data,
       seriz_done, seriz_en;
  Serializer_WIDTH8 U0_Serializer(.CLK (CLK), .RST (RST), .DATA
       (P_DATA), .Enable (seriz_en), .Busy (busy), .Data_Valid
       (Data_Valid), .ser_out (ser_data), .ser_done (seriz_done));
  uart_tx_fsm U0_fsm(.CLK (CLK), .RST (RST), .Data_Valid (Data_Valid),
       .ser_done (seriz_done), .parity_enable (parity_enable),
       .Ser_enable (seriz_en), .mux_sel (mux_sel), .busy (busy));
  mux U0_mux(.CLK (CLK), .RST (RST), .IN_0 (UNCONNECTED_HIER_Z), .IN_1
       (ser_data), .IN_2 (parity), .IN_3 (UNCONNECTED_HIER_Z0), .SEL
       (mux_sel), .OUT (TX_OUT));
  parity_calc_WIDTH8 U0_parity_calc(.CLK (CLK), .RST (RST),
       .parity_enable (parity_enable), .parity_type (parity_type),
       .Busy (busy), .DATA (P_DATA), .Data_Valid (Data_Valid), .parity
       (parity));
endmodule

