// Seed: 3882495641
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3
    , id_8,
    output tri1 id_4,
    input supply1 id_5,
    output wand id_6
);
  always id_8 = id_0;
  assign module_1.type_3 = 0;
  assign id_8 = (1'b0);
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    input wand id_5,
    input wand id_6
);
  wire id_8;
  assign id_8 = id_8;
  final id_0 <= 1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_2,
      id_6,
      id_2
  );
endmodule
