From bc3cd029c2a3f492c87d8e4c8aef94b33b18ba34 Mon Sep 17 00:00:00 2001
From: Ricardo Pardini <ricardo@pardini.net>
Date: Thu, 4 Aug 2022 21:49:10 +0200
Subject: Feiteng arch/arm64/boot/dts/phytium

Feiteng arch/arm64/boot/dts/phytium
---
 arch/arm64/boot/dts/phytium/Makefile                             |   12 +
 arch/arm64/boot/dts/phytium/d2000-devboard-dsk.dts               |   73 +
 arch/arm64/boot/dts/phytium/d2000-generic-psci-soc.dtsi          |  525 +++++
 arch/arm64/boot/dts/phytium/ft1500a-16c-generic-psci-soc.dtsi    |  511 +++++
 arch/arm64/boot/dts/phytium/ft1500a-devboard-16c-dsk.dts         |   51 +
 arch/arm64/boot/dts/phytium/ft2000ahk-devboard-dsk.dts           |   52 +
 arch/arm64/boot/dts/phytium/ft2000ahk-generic-spintable-soc.dtsi |  253 +++
 arch/arm64/boot/dts/phytium/ft2000ahke-devboard-dsk.dts          |   68 +
 arch/arm64/boot/dts/phytium/ft2000ahke-generic-psci-soc.dtsi     |  312 +++
 arch/arm64/boot/dts/phytium/ft2000plus-MR-devboard-64c-dsk.dts   |  136 ++
 arch/arm64/boot/dts/phytium/ft2000plus-MR-psci-soc.dtsi          | 1062 ++++++++++
 arch/arm64/boot/dts/phytium/ft2000plus-SR-devboard-64c-dsk.dts   |  136 ++
 arch/arm64/boot/dts/phytium/ft2000plus-SR-psci-soc.dtsi          |  986 +++++++++
 arch/arm64/boot/dts/phytium/ft2004-devboard-d4-dsk.dts           |   73 +
 arch/arm64/boot/dts/phytium/ft2004-generic-psci-soc.dtsi         |  474 +++++
 arch/arm64/boot/dts/phytium/ft2004c-devboard-dsk.dts             |   74 +
 arch/arm64/boot/dts/phytium/ft2004c-generic-psci-soc.dtsi        |  486 +++++
 17 files changed, 5284 insertions(+)

diff --git a/arch/arm64/boot/dts/phytium/Makefile b/arch/arm64/boot/dts/phytium/Makefile
new file mode 100644
index 000000000000..8a37a6a01ec2
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/Makefile
@@ -0,0 +1,12 @@
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2004-devboard-d4-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2004c-devboard-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft1500a-devboard-16c-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2000plus-SR-devboard-64c-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2000plus-MR-devboard-64c-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2000ahk-devboard-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += d2000-devboard-dsk.dtb
+dtb-$(CONFIG_ARCH_PHYTIUM) += ft2000ahke-devboard-dsk.dtb
+
+always		:= $(dtb-y)
+subdir-y	:= $(dts-dirs)
+clean-files	:= *.dtb
diff --git a/arch/arm64/boot/dts/phytium/d2000-devboard-dsk.dts b/arch/arm64/boot/dts/phytium/d2000-devboard-dsk.dts
new file mode 100644
index 000000000000..5519213c53e3
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/d2000-devboard-dsk.dts
@@ -0,0 +1,73 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium D2000 devboard
+ *
+ * Copyright (C) 2020, Phytium Technology Co., Ltd.
+ */
+
+/dts-v1/;
+/memreserve/ 0x80000000 0x10000;
+
+#include "d2000-generic-psci-soc.dtsi"
+
+/{
+	model = "D2000 Development Board";
+	compatible = "phytium,d2000";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen {
+		stdout-path = "uart1:115200n8";
+	};
+
+	memory@00{
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x1 0x00000000>;
+	};
+
+	memory@01{
+		device_type = "memory";
+		reg = <0x20 0x00000000 0x1 0x00000000>;
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+};
+
+&rtc0 {
+	status = "ok";
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&gmac0 {
+	status = "ok";
+	phy-mode = "rgmii-txid";
+};
+
+&gmac1 {
+	status = "ok";
+	phy-mode = "rgmii-txid";
+};
+
+&spi0 {
+	status = "ok";
+};
+
+&qspi {
+	status = "ok";
+};
+
+&i2c0 {
+	status = "ok";
+};
+
+&i2c1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/d2000-generic-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/d2000-generic-psci-soc.dtsi
new file mode 100644
index 000000000000..c7be57a2c2aa
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/d2000-generic-psci-soc.dtsi
@@ -0,0 +1,525 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Phytium D2000 SoC
+ *
+ * Copyright (C) 2020, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,d2000";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+
+	psci {
+		compatible   = "arm,psci-1.0";
+		method       = "smc";
+		cpu_suspend  = <0xc4000001>;
+		cpu_off      = <0x84000002>;
+		cpu_on       = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset    = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <0x2>;
+		#size-cells = <0x0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu2: cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+
+		cpu3: cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+
+		cpu4: cpu@200 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 2>;
+		};
+
+		cpu5: cpu@201 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x201>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 2>;
+		};
+
+		cpu6: cpu@300 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 3>;
+		};
+
+		cpu7: cpu@301 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x301>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 3>;
+		};
+	};
+
+	gic: interrupt-controller@29900000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x29a00000 0 0x20000>,       /* GICD */
+		      <0x0 0x29b00000 0 0x100000>,      /* GICR */
+		      <0x0 0x29c00000 0 0x10000>,       /* GICC */
+		      <0x0 0x29c10000 0 0x10000>,       /* GICH */
+		      <0x0 0x29c20000 0 0x10000>;       /* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+		its: gic-its@29920000 {
+			compatible = "arm,gic-v3-its";
+			msi-controller;
+			reg = <0x0 0x29a20000 0x0 0x20000>;
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <48000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
+	};
+
+	clocks {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		clk250mhz: clk250mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <250000000>;
+		};
+
+		sysclk_48mhz: clk48mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <48000000>;
+		};
+
+		sysclk_600mhz: clk600mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <600000000>;
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		gpio0: gpio@28004000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28004000 0x0 0x1000>;
+			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		gpio1: gpio@28005000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28005000 0x0 0x1000>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		uart0: uart@28000000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28000000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart1: uart@28001000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28001000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart2: uart@28002000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28002000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart3: uart@28003000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28003000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		sdci: sdci@28207c00 {
+			compatible = "phytium,sdci";
+			reg = <0x0 0x28207c00 0x0 0x100>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz &sysclk_600mhz>;
+			clock-names = "phytium_sdc_clk";
+			no-sdio;
+			no-mmc;
+			no-dma-coherent;
+		};
+
+		watchdog0: watchdog@2800a000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x2800b000 0x0 0x1000>,
+			      <0x0 0x2800a000 0x0 0x1000>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		watchdog1: watchdog@28016000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x28017000 0x0 0x1000>,
+			      <0x0 0x28016000 0x0 0x1000>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		rtc0: rtc@2800d000 {
+			compatible = "phytium,rtc";
+			reg = <0x0 0x2800d000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "rtc_pclk";
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@28006000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28006000 0x0 0x1000>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@28007000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28007000 0x0 0x1000>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c2: i2c@28008000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28008000 0x0 0x1000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c3: i2c@28009000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28009000 0x0 0x1000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		spi0: spi@2800c000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x2800c000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		spi1: spi@28013000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x28013000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		qspi: qspi@28014000 {
+			compatible = "phytium,qspi";
+			reg = <0x0 0x28014000 0x0     0x1000>,
+			      <0x0        0x0 0x0 0x02000000>;
+			reg-names = "qspi", "qspi_mm";
+			clocks = <&sysclk_600mhz>;
+
+			flash@0 {
+				spi-rx-bus-width = <1>;
+				spi-max-frequency = <600000000>;
+			};
+		};
+
+		phytium_axi_setup: stmmac-axi-config {
+			snps,wr_osr_lmt = <0>;
+			snps,rd_osr_lmt = <0>;
+			snps,blen = <0 0 0 0 16 8 4>;
+		};
+
+		gmac0: eth@2820c000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x2820c000 0x0 0x2000>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		gmac1: eth@28210000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x28210000 0x0 0x2000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			snps,rx-queues-to-use = <2>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		can0: can@28207000 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207000 0x0 0x400>;
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+			extend_brp;
+		};
+
+		can1: can@28207400 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207400 0x0 0x400>;
+			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+			extend_brp;
+		};
+
+		can2: can@028207800 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207800 0x0 0x400>;
+			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+			extend_brp;
+		};
+
+		hda: hda@28206000 {
+			compatible = "phytium,hda";
+			reg = <0 0x28206000 0x0 0x1000>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "phytium_hda_clk";
+		};
+
+		mbox: mailbox@2a000000 {
+			compatible = "phytium,mbox";
+			reg = <0x0 0x2a000000 0x0 0x1000>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			#mbox-cells = <1>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "apb_pclk";
+		};
+
+		sram: sram@2a006000 {
+			compatible = "phytium,ft2004-sram-ns","mmio-sram";
+			reg = <0x0 0x2a006000 0x0 0x2000>;
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0x0 0x0 0x2a006000 0x2000>;
+
+			scpi_lpri: scpi-shmem@0 {
+				compatible = "phytium,ft2004-scpi-shmem";
+				reg = <0x1000 0x800>;
+			};
+		};
+
+		scpi_protocol: scpi {
+			compatible = "arm,scpi";
+			mboxes = <&mbox 0>;
+			shmem = <&scpi_lpri>;
+
+			clocks {
+				compatible = "arm,scpi-clocks";
+
+				scpi_dvfs: scpi_clocks@0 {
+					compatible = "arm,scpi-dvfs-clocks";
+					#clock-cells = <1>;
+					clock-indices = <0>, <1>, <2>, <3>;
+					clock-output-names = "c0", "c1", "c2", "c3";
+				};
+			};
+
+			scpi_sensors: sensors {
+				compatible = "arm,scpi-sensors";
+				#thermal-sensor-cells = <1>;
+			};
+		};
+
+		ixic: interrupt-controller@29000000 {
+			compatible = "phytium,d2000-ixic";
+			reg-names = "ctr", "hpb";
+			reg = <0x0 0x29000000 0x0 0x00060000>,
+			      <0x0 0x29100000 0x0 0x00002000>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <3>;
+			intx-spi-base = <28>;
+		};
+
+		pcie: pcie {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x0 0x40000000 0x0 0x10000000>;
+			msi-parent = <&its>;
+			bus-range = <0x0 0xff>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &ixic GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &ixic GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &ixic GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &ixic GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x0  0x50000000  0x0  0x00f00000>,
+				 <0x02000000 0x00 0x58000000 0x0  0x58000000  0x0  0x28000000>,
+				 <0x03000000 0x10 0x00000000 0x10 0x00000000 0x10  0x00000000>;
+		};
+	};
+
+};
diff --git a/arch/arm64/boot/dts/phytium/ft1500a-16c-generic-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft1500a-16c-generic-psci-soc.dtsi
new file mode 100644
index 000000000000..a0c73fa3fbe8
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft1500a-16c-generic-psci-soc.dtsi
@@ -0,0 +1,511 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-1500A SoC
+ *
+ * Copyright (C) 2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft1500a";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
+		method = "smc";
+		cpu_suspend = <0xc4000001>;
+		cpu_off = <0x84000002>;
+		cpu_on = <0xc4000003>;
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu-map {
+			cluster0 {
+				core0 {
+					cpu = <&cpu0>;
+				};
+				core1 {
+					cpu = <&cpu1>;
+				};
+				core2 {
+					cpu = <&cpu2>;
+				};
+				core3 {
+					cpu = <&cpu3>;
+				};
+			};
+
+			cluster1 {
+				core0 {
+					cpu = <&cpu4>;
+				};
+				core1 {
+					cpu = <&cpu5>;
+				};
+				core2 {
+					cpu = <&cpu6>;
+				};
+				core3 {
+					cpu = <&cpu7>;
+				};
+			};
+
+			cluster2 {
+				core0 {
+					cpu = <&cpu8>;
+				};
+				core1 {
+					cpu = <&cpu9>;
+				};
+				core2 {
+					cpu = <&cpu10>;
+				};
+				core3 {
+					cpu = <&cpu11>;
+				};
+			};
+
+			cluster3 {
+				core0 {
+					cpu = <&cpu12>;
+				};
+				core1 {
+					cpu = <&cpu13>;
+				};
+				core2 {
+					cpu = <&cpu14>;
+				};
+				core3 {
+					cpu = <&cpu15>;
+				};
+			};
+		};
+
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP: cpu-sleep {
+				compatible = "arm,idle-state";
+				local-timer-stop;
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <100>;
+				exit-latency-us = <100>;
+				min-residency-us = <200>;
+			};
+		};
+
+		cpu0:cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x000>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 0>;
+			clock-latency = <10000>;
+			cooling-min-level = <0>;	/* cooling options */
+			cooling-max-level = <5>;
+			#cooling-cells = <2>;		/* min followed by max */
+		};
+
+		cpu1:cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x001>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 0>;
+			clock-latency = <10000>;
+		};
+
+		cpu2:cpu@2 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x002>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 0>;
+			clock-latency = <10000>;
+		};
+
+		cpu3:cpu@3 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x003>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 0>;
+			clock-latency = <10000>;
+		};
+
+		cpu4:cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 1>;
+			clock-latency = <10000>;
+			cooling-min-level = <0>;	/* cooling options */
+			cooling-max-level = <5>;
+			#cooling-cells = <2>;		/* min followed by max */
+		};
+
+		cpu5:cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 1>;
+			clock-latency = <10000>;
+		};
+
+		cpu6:cpu@102 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x102>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 1>;
+			clock-latency = <10000>;
+		};
+
+		cpu7:cpu@103 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x103>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 1>;
+			clock-latency = <10000>;
+		};
+
+		cpu8:cpu@200 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 2>;
+			clock-latency = <10000>;
+			cooling-min-level = <0>;	/* cooling options */
+			cooling-max-level = <5>;
+			#cooling-cells = <2>;		/* min followed by max */
+		};
+
+		cpu9:cpu@201 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x201>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 2>;
+			clock-latency = <10000>;
+		};
+
+		cpu10:cpu@202 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x202>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 2>;
+			clock-latency = <10000>;
+		};
+
+		cpu11:cpu@203 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x203>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 2>;
+			clock-latency = <10000>;
+		};
+
+		cpu12:cpu@300 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 3>;
+			clock-latency = <10000>;
+			cooling-min-level = <0>;	/* cooling options */
+			cooling-max-level = <5>;
+			#cooling-cells = <2>;		/* min followed by max */
+		};
+
+		cpu13:cpu@301 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x301>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 3>;
+			clock-latency = <10000>;
+		};
+
+		cpu14:cpu@302 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x302>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 3>;
+			clock-latency = <10000>;
+		};
+
+		cpu15:cpu@303 {
+			device_type = "cpu";
+			compatible = "phytium,ftc660", "arm,armv8";
+			reg = <0x0 0x303>;
+			enable-method = "psci";
+			cpu-idle-states = <&CPU_SLEEP>;
+			clocks = <&cpuclk 3>;
+			clock-latency = <10000>;
+		};
+	};
+
+	gic: interrupt-controller@29800000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x29800000 0 0x10000>,	/* GICD */
+		      <0x0 0x29a00000 0 0x200000>,	/* GICR */
+		      <0x0 0x29c00000 0 0x10000>,	/* GICC */
+		      <0x0 0x29c10000 0 0x10000>,	/* GICH */
+		      <0x0 0x29c20000 0 0x10000>;	/* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+		its: gic-its@29820000 {
+			compatible = "arm,gic-v3-its";
+			msi-controller;
+			reg = <0x0 0x29820000 0x0 0x20000>;
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <50000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
+	};
+
+	clocks {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		/* 50 MHz reference crystal */
+		refclk: refclk {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <50000000>;
+		};
+
+		clk_100mhz: clk_100mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clocks = <&refclk>;
+			clock-frequency = <100000000>;
+		};
+
+		cpuclk: cpuclk {
+			compatible = "phytium,1500a-cpu-clock";
+			#clock-cells = <1>;
+			reg = <0x0 0x28100600 0x0 0x10>;
+			clocks = <&refclk>;
+			mode = <0x2>; /* 0: do not use pll, 1: partially use pll, 2: totally use pll */
+			/*big-clock;*/
+			clock-output-names = "cluster0-clk",
+					     "cluster1-clk",
+					     "cluster2-clk",
+					     "cluster3-clk";
+		};
+
+		gmacclk: gmacclk {
+			compatible = "phytium,1500a-gmac-clock";
+			#clock-cells = <0>;
+			reg = <0x0 0x2810050c 0x0 0x4>;
+			clocks = <&refclk>;
+			clock-frequency = <500000000>;
+			clock-output-names = "gmac-clk";
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		uart0: serial@28000000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x28000000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart1: serial@28001000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x28001000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@28002000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&clk_100mhz>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@28003000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&clk_100mhz>;
+			status = "disabled";
+		};
+
+		wdt0: watchdog@28004000 {
+			compatible = "snps,dw-wdt";
+			reg = <0x0 0x28004000 0x0 0x1000>;
+			clocks = <&refclk>;
+			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		wdt1: watchdog@28005000 {
+			compatible = "snps,dw-wdt";
+			reg = <0x0 0x28005000 0x0 0x1000>;
+			clocks = <&refclk>;
+			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		gpio: gpio@28006000 {
+			compatible = "snps,dw-apb-gpio";
+			reg = <0x0 0x28006000 0x0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+			porta: gpio-controller@0 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <0>;
+			};
+			portb: gpio-controller@1 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <1>;
+			};
+			portc: gpio-controller@2 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <2>;
+			};
+			portd: gpio-controller@3 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <3>;
+			};
+		};
+
+		gmac0: ethernet@28c00000 {
+			compatible = "snps,dwmac";
+			reg = <0 0x28c00000 0x0 0x2000>;
+			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&gmacclk>;
+			clock-names = "stmmaceth";
+			snps,pbl = <32>;
+			snps,fixed-burst;
+			snps,burst_len = <0xe>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <1>;
+			max-frame-size = <9000>;
+			status = "disabled";
+		};
+
+		gmac1: ethernet@28c02000 {
+			compatible = "snps,dwmac";
+			reg = <0 0x28c02000 0x0 0x2000>;
+			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&gmacclk>;
+			clock-names = "stmmaceth";
+			snps,pbl = <32>;
+			snps,fixed-burst;
+			snps,burst_len = <0xe>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <1>;
+			max-frame-size = <9000>;
+			status = "disabled";
+		};
+
+		pcie0: pcie-controller {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0 0x40000000 0 0x10000000>;
+			msi-parent = <&its>;
+			interrupt-map-mask = <0x0000 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x00 0x50000000 0x00 0x1000000>,
+				 <0x02000000 0x00 0x60000000 0x00 0x60000000 0x00 0x20000000>,
+				 <0x43000000 0x01 0x00000000 0x01 0x00000000 0x01 0x00000000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft1500a-devboard-16c-dsk.dts b/arch/arm64/boot/dts/phytium/ft1500a-devboard-16c-dsk.dts
new file mode 100644
index 000000000000..ed2127496e95
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft1500a-devboard-16c-dsk.dts
@@ -0,0 +1,51 @@
+/*
+ * DTS file for Phytium FT1500A Generic board
+ *
+ * Copyright (C) 2015, Phytium Technology Co., Ltd.
+ *
+ * This file is licensed under a dual GPLv2 or BSD license.
+ */
+
+/dts-v1/;
+/memreserve/ 0x80000000 0x80000;
+
+#include "ft1500a-16c-generic-psci-soc.dtsi"
+
+/ {
+	model = "FT1500A-16CORE-DSK Development Board";
+	compatible = "phytium,ft-1500a";
+
+	chosen {
+		linux,pci-probe-only = <1>;
+		stdout-path = "uart1:115200n8";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x80000000>;	/* Updated by bootloader */
+	};
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&i2c0 {
+	status = "ok";
+};
+
+&i2c1 {
+	status = "ok";
+};
+
+&wdt0 {
+	status = "ok";
+};
+
+&gmac0 {
+	phy-mode = "gmii";
+};
+
+&gmac1 {
+	phy-mode = "gmii";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000ahk-devboard-dsk.dts b/arch/arm64/boot/dts/phytium/ft2000ahk-devboard-dsk.dts
new file mode 100644
index 000000000000..4afbbf9c827b
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000ahk-devboard-dsk.dts
@@ -0,0 +1,52 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium FT-2000A/2 devboard (FT-2000A-HK-DSK series)
+ *
+ * Copyright (C) 2019, Phytium Techonlogy Co., Ltd.
+ */
+
+/dts-v1/;
+
+#include "ft2000ahk-generic-spintable-soc.dtsi"
+
+/ {
+	model = "FT-2000A-HK-DSK Development Board";
+	compatible = "phytium,ft-2000ahk";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen {
+		linux,pci-probe-only = <1>;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x80000000>;
+	};
+};
+
+&i2c0 {
+	status = "ok";
+	rtc@68 {
+		compatible = "dallas,ds1339";
+		reg = <0x68>;
+	};
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&gmac0 {
+	status = "ok";
+	phy-mode = "rgmii";
+};
+
+&gmac1 {
+	status = "ok";
+	phy-mode = "rgmii";
+};
+
+&gpio {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000ahk-generic-spintable-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2000ahk-generic-spintable-soc.dtsi
new file mode 100644
index 000000000000..fb587b664a83
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000ahk-generic-spintable-soc.dtsi
@@ -0,0 +1,253 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-2000A/2 SoC
+ *
+ * Copyright (C) 2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2000ahk";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc661", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "spin-table";
+			cpu-release-addr = <0x0 0x8007fff0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc661", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "spin-table";
+			cpu-release-addr = <0x0 0x8007fff0>;
+		};
+	};
+
+	gic: interrupt-controller@71800000 {
+		compatible = "arm,gic-400";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x71801000 0x0 0x1000>,
+		      <0x0 0x71802000 0x0 0x2000>,
+		      <0x0 0x71804000 0x0 0x1000>,
+		      <0x0 0x71805000 0x0 0x1000>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <50000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-affinity = <&cpu0 &cpu1>;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		clocks {
+			refclk: refclk {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <50000000>;
+			};
+
+			clk250mhz: clk250mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <250000000>;
+			};
+
+			clk500mhz: clk500mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <500000000>;
+			};
+		};
+
+		uart0: uart@70000000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70000000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart1: uart@70001000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70001000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@70002000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x70002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&refclk>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@70003000 {
+			#address-cells = <01>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x70003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&refclk>;
+			status = "disabled";
+		};
+
+		watchdog0: wd@70004000 {
+			compatible = "snps,dw-wdt";
+			reg = <0x0 0x70004000 0x0 0x1000>;
+			clocks = <&refclk>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		watchdog1: wd@70005000 {
+			compatible = "snps,dw-wdt";
+			reg = <0x0 0x70005000 0x0 0x1000>;
+			clocks = <&refclk>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		gpio: gpio@70006000 {
+			compatible = "snps,dw-apb-gpio";
+			reg = <0x0 0x70006000 0x0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+
+			porta: gpio-controller@0 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <0>;
+			};
+
+			portb: gpio-controller@1 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <1>;
+			};
+
+			portc: gpio-controller@2 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <2>;
+			};
+
+			portd: gpio-controller@3 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <3>;
+			};
+		};
+
+		gmac0: eth@70c00000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x70c00000 0x0 0x2000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk500mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,burst_len = <14>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		gmac1: eth@70c10000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x70c10000 0x0 0x2000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk500mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,burst_len = <14>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		pcie: pcie {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x0 0x40000000 0x0 0x4000000>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x00 0x0 0x0 0x1 &gic 0x00 0x00 GIC_SPI 0x17 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x2 &gic 0x00 0x00 GIC_SPI 0x16 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x3 &gic 0x00 0x00 GIC_SPI 0x15 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x4 &gic 0x00 0x00 GIC_SPI 0x14 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x0 0x00000000 0x0 0x44000000 0x0 0x01000000>,
+				 <0x02000000 0x0 0x48000000 0x0 0x48000000 0x0 0x18000000>,
+				 <0x03000000 0x1 0x00000000 0x1 0x00000000 0x1 0x00000000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000ahke-devboard-dsk.dts b/arch/arm64/boot/dts/phytium/ft2000ahke-devboard-dsk.dts
new file mode 100644
index 000000000000..beafd9b7fd12
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000ahke-devboard-dsk.dts
@@ -0,0 +1,68 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium FT-2000A/2 devboard (FT-2000A-HKE-DSK series)
+ *
+ * Copyright (C) 2021, Phytium Techonlogy Co., Ltd.
+ */
+
+/dts-v1/;
+
+#include "ft2000ahke-generic-psci-soc.dtsi"
+
+/ {
+	model = "FT-2000A-HKE-DSK Development Board";
+	compatible = "phytium,ft-2000ahke";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen {
+		linux,pci-probe-only = <1>;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x7C000000>;
+	};
+};
+
+&i2c0 {
+	status = "ok";
+	rtc@68 {
+		compatible = "dallas,ds1339";
+		reg = <0x68>;
+	};
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&gmac0 {
+	status = "ok";
+	phy-mode = "rgmii";
+};
+
+&gmac1 {
+	status = "ok";
+	phy-mode = "rgmii";
+};
+
+&gpio {
+	status = "ok";
+};
+
+&spi0 {
+	status = "ok";
+};
+
+&spi1 {
+	status = "ok";
+};
+
+&can0 {
+	status = "ok";
+};
+
+&can1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000ahke-generic-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2000ahke-generic-psci-soc.dtsi
new file mode 100644
index 000000000000..dd7631e51d33
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000ahke-generic-psci-soc.dtsi
@@ -0,0 +1,312 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-2000A/2 SoC
+ *
+ * Copyright (C) 2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2000ahke";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+	psci {
+		compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
+		method = "smc";
+		cpu_suspend = <0xc4000001>;
+		cpu_off = <0x84000002>;
+		cpu_on = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc661", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc661", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+		};
+	};
+
+	gic: interrupt-controller@71800000 {
+		compatible = "arm,gic-400";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x71801000 0x0 0x1000>,
+		      <0x0 0x71802000 0x0 0x2000>,
+		      <0x0 0x71804000 0x0 0x1000>,
+		      <0x0 0x71805000 0x0 0x1000>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <50000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-affinity = <&cpu0 &cpu1>;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		clocks {
+			refclk: refclk {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <50000000>;
+			};
+
+			clk250mhz: clk250mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <250000000>;
+			};
+
+			clk500mhz: clk500mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <500000000>;
+			};
+
+			sysclk_48mhz: clk48mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <48000000>;
+			};
+
+			sysclk_600mhz: clk600mhz {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <600000000>;
+			};
+		};
+
+		uart0: uart@70000000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70000000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart1: uart@70001000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70001000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart2: uart@70007000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70007000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		uart3: uart@70008000 {
+			compatible = "snps,dw-apb-uart";
+			reg = <0x0 0x70008000 0x0 0x1000>;
+			clock-frequency = <50000000>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@70002000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x70002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&refclk>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@70003000 {
+			#address-cells = <01>;
+			#size-cells = <0>;
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x70003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			clocks = <&refclk>;
+			status = "disabled";
+		};
+
+		gpio: gpio@70006000 {
+			compatible = "snps,dw-apb-gpio";
+			reg = <0x0 0x70006000 0x0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+
+			porta: gpio-controller@0 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <0>;
+			};
+
+			portb: gpio-controller@1 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <1>;
+			};
+
+			portc: gpio-controller@2 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <2>;
+			};
+
+			portd: gpio-controller@3 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <2>;
+				snps,nr-gpios = <8>;
+				reg = <3>;
+			};
+		};
+
+		gmac0: eth@70c00000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x70c00000 0x0 0x2000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk500mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,burst_len = <14>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		gmac1: eth@70c10000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x70c10000 0x0 0x2000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk500mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,burst_len = <14>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		spi0: spi@70009000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x70009000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		spi1: spi@7000a000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x7000a000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		can0: can@70014000 {
+			compatible = "phytium,can";
+			reg = <0x0 0x70014000 0x0 0x1000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		can1: can@70015000 {
+			compatible = "phytium,can";
+			reg = <0x0 0x70015000 0x0 0x1000>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		pcie: pcie {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x0 0x40000000 0x0 0x4000000>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x00 0x0 0x0 0x1 &gic 0x00 0x00 GIC_SPI 0x17 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x2 &gic 0x00 0x00 GIC_SPI 0x16 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x3 &gic 0x00 0x00 GIC_SPI 0x15 IRQ_TYPE_LEVEL_HIGH>,
+					<0x00 0x0 0x0 0x4 &gic 0x00 0x00 GIC_SPI 0x14 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x0 0x00000000 0x0 0x44000000 0x0 0x01000000>,
+				 <0x02000000 0x0 0x48000000 0x0 0x48000000 0x0 0x18000000>,
+				 <0x03000000 0x1 0x00000000 0x1 0x00000000 0x1 0x00000000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000plus-MR-devboard-64c-dsk.dts b/arch/arm64/boot/dts/phytium/ft2000plus-MR-devboard-64c-dsk.dts
new file mode 100644
index 000000000000..7c2ee8e60dce
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000plus-MR-devboard-64c-dsk.dts
@@ -0,0 +1,136 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium FT-2000plus devboard.
+ *
+ * Copyright (C) 2019, Phytium Technology Co., Ltd.
+ */
+
+/dts-v1/;
+/memreserve/ 0x0000000080000000 0x0000000000010000;
+
+#include "ft2000plus-MR-psci-soc.dtsi"
+
+/ {
+	model = "FT-2000plus Development Board";
+	compatible = "phytium,ft-2000plus";
+
+	chosen {
+		linux,pci-probe-only = <1>;
+	};
+
+	/* NUMA Node-0 */
+        memory@00 {
+                device_type = "memory";
+		/* 0 - 512MiB (512MiB)*/
+                reg = <0x00000000 0x00000000 0x0 0x20000000>;
+                numa-node-id = <0>;
+        };
+        memory@01 {
+                device_type = "memory";
+		/* 2GiB - 4GiB (2GiB) */
+                reg = <0x00000000 0x80000000 0x0 0x80000000>;
+                numa-node-id = <0>;
+        };
+        memory@02 {
+                device_type = "memory";
+		/* 512GiB - 516GiB (4GiB) */
+                reg = <0x00000080 0x00000000 0x1 0x00000000>;
+                numa-node-id = <0>;
+        };
+	/* NUMA Node-1 */
+        memory@10 {
+                device_type = "memory";
+		/* 1024GiB - 1028GiB (4GiB) */
+                reg = <0x00000100 0x00000000 0x1 0x00000000>;
+                numa-node-id = <1>;
+        };
+        memory@11 {
+                device_type = "memory";
+		/* 1536GiB - 1540GiB (4GiB) */
+                reg = <0x00000180 0x00000000 0x1 0x00000000>;
+                numa-node-id = <1>;
+        };
+	/* NUMA Node-2 */
+        memory@20 {
+                device_type = "memory";
+		/* 2048GiB - 2052GiB (4GiB) */
+                reg = <0x00000200 0x00000000 0x1 0x00000000>;
+                numa-node-id = <2>;
+        };
+        memory@21 {
+                device_type = "memory";
+		/* 2560GiB - 2564GiB (4GiB) */
+                reg = <0x00000280 0x00000000 0x1 0x00000000>;
+                numa-node-id = <2>;
+        };
+	/* NUMA Node-3 */
+        memory@30 {
+                device_type = "memory";
+		/* 3072GiB - 3076GiB (4GiB) */
+                reg = <0x00000300 0x00000000 0x1 0x00000000>;
+                numa-node-id = <3>;
+        };
+        memory@31 {
+                device_type = "memory";
+		/* 3584GiB - 3588GiB (4GiB) */
+                reg = <0x00000380 0x00000000 0x1 0x00000000>;
+                numa-node-id = <3>;
+        };
+	/* NUMA Node-4 */
+        memory@40 {
+                device_type = "memory";
+		/* 4096GiB - 4100GiB (4GiB) */
+                reg = <0x00000400 0x00000000 0x1 0x00000000>;
+                numa-node-id = <4>;
+        };
+        memory@41 {
+                device_type = "memory";
+		/* 4608GiB - 4612GiB (4GiB) */
+                reg = <0x00000480 0x00000000 0x1 0x00000000>;
+                numa-node-id = <4>;
+        };
+	/* NUMA Node-5 */
+        memory@50 {
+                device_type = "memory";
+		/* 5120GiB - 5124GiB (4GiB) */
+                reg = <0x00000500 0x00000000 0x1 0x00000000>;
+                numa-node-id = <5>;
+        };
+        memory@51 {
+                device_type = "memory";
+		/* 5632GiB - 5636GiB (4GiB) */
+                reg = <0x00000580 0x00000000 0x1 0x00000000>;
+                numa-node-id = <5>;
+        };
+	/* NUMA Node-6 */
+        memory@60 {
+                device_type = "memory";
+		/* 6144GiB - 6148GiB (4GiB) */
+                reg = <0x00000600 0x00000000 0x1 0x00000000>;
+                numa-node-id = <6>;
+        };
+        memory@61 {
+                device_type = "memory";
+		/* 6656GiB - 6660GiB (4GiB) */
+                reg = <0x00000680 0x00000000 0x1 0x00000000>;
+                numa-node-id = <6>;
+        };
+	/* NUMA Node-7 */
+        memory@70 {
+                device_type = "memory";
+		/* 7168GiB - 7172GiB (4GiB) */
+                reg = <0x00000700 0x00000000 0x1 0x00000000>;
+                numa-node-id = <7>;
+        };
+        memory@71 {
+                device_type = "memory";
+		/* 7680GiB - 7684GiB (4GiB) */
+                reg = <0x00000780 0x00000000 0x1 0x00000000>;
+                numa-node-id = <7>;
+        };
+
+};
+
+&uart1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000plus-MR-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2000plus-MR-psci-soc.dtsi
new file mode 100644
index 000000000000..1e9da418b1d1
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000plus-MR-psci-soc.dtsi
@@ -0,0 +1,1062 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-2000plus SoC
+ *
+ * Copyright (C) 2018-2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2000plus";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+		cpu_suspend = <0xc4000001>;
+		cpu_off = <0x84000002>;
+		cpu_on = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <0x2>;
+		#size-cells = <0x0>;
+
+		cpu-map {
+			cluster0 {
+				core0 {
+					cpu = <&cpu0>;
+				};
+				core1 {
+					cpu = <&cpu1>;
+				};
+				core2 {
+					cpu = <&cpu2>;
+				};
+				core3 {
+					cpu = <&cpu3>;
+				};
+			};
+
+			cluster1 {
+				core0 {
+					cpu = <&cpu4>;
+				};
+				core1 {
+					cpu = <&cpu5>;
+				};
+				core2 {
+					cpu = <&cpu6>;
+				};
+				core3 {
+					cpu = <&cpu7>;
+				};
+			};
+
+			cluster2 {
+				core0 {
+					cpu = <&cpu8>;
+				};
+				core1 {
+					cpu = <&cpu9>;
+				};
+				core2 {
+					cpu = <&cpu10>;
+				};
+				core3 {
+					cpu = <&cpu11>;
+				};
+			};
+
+			cluster3 {
+				core0 {
+					cpu = <&cpu12>;
+				};
+				core1 {
+					cpu = <&cpu13>;
+				};
+				core2 {
+					cpu = <&cpu14>;
+				};
+				core3 {
+					cpu = <&cpu15>;
+				};
+			};
+
+			cluster4 {
+				core0 {
+					cpu = <&cpu16>;
+				};
+				core1 {
+					cpu = <&cpu17>;
+				};
+				core2 {
+					cpu = <&cpu18>;
+				};
+				core3 {
+					cpu = <&cpu19>;
+				};
+			};
+
+			cluster5 {
+				core0 {
+					cpu = <&cpu20>;
+				};
+				core1 {
+					cpu = <&cpu21>;
+				};
+				core2 {
+					cpu = <&cpu22>;
+				};
+				core3 {
+					cpu = <&cpu23>;
+				};
+			};
+
+			cluster6 {
+				core0 {
+					cpu = <&cpu24>;
+				};
+				core1 {
+					cpu = <&cpu25>;
+				};
+				core2 {
+					cpu = <&cpu26>;
+				};
+				core3 {
+					cpu = <&cpu27>;
+				};
+			};
+
+			cluster7 {
+				core0 {
+					cpu = <&cpu28>;
+				};
+				core1 {
+					cpu = <&cpu29>;
+				};
+				core2 {
+					cpu = <&cpu30>;
+				};
+				core3 {
+					cpu = <&cpu31>;
+				};
+			};
+
+			cluster8 {
+				core0 {
+					cpu = <&cpu32>;
+				};
+				core1 {
+					cpu = <&cpu33>;
+				};
+				core2 {
+					cpu = <&cpu34>;
+				};
+				core3 {
+					cpu = <&cpu35>;
+				};
+			};
+
+			cluster9 {
+				core0 {
+					cpu = <&cpu36>;
+				};
+				core1 {
+					cpu = <&cpu37>;
+				};
+				core2 {
+					cpu = <&cpu38>;
+				};
+				core3 {
+					cpu = <&cpu39>;
+				};
+			};
+
+			cluster10 {
+				core0 {
+					cpu = <&cpu40>;
+				};
+				core1 {
+					cpu = <&cpu41>;
+				};
+				core2 {
+					cpu = <&cpu42>;
+				};
+				core3 {
+					cpu = <&cpu43>;
+				};
+			};
+
+			cluster11 {
+				core0 {
+					cpu = <&cpu44>;
+				};
+				core1 {
+					cpu = <&cpu45>;
+				};
+				core2 {
+					cpu = <&cpu46>;
+				};
+				core3 {
+					cpu = <&cpu47>;
+				};
+			};
+
+			cluster12 {
+				core0 {
+					cpu = <&cpu48>;
+				};
+				core1 {
+					cpu = <&cpu49>;
+				};
+				core2 {
+					cpu = <&cpu50>;
+				};
+				core3 {
+					cpu = <&cpu51>;
+				};
+			};
+
+			cluster13 {
+				core0 {
+					cpu = <&cpu52>;
+				};
+				core1 {
+					cpu = <&cpu53>;
+				};
+				core2 {
+					cpu = <&cpu54>;
+				};
+				core3 {
+					cpu = <&cpu55>;
+				};
+			};
+
+			cluster14 {
+				core0 {
+					cpu = <&cpu56>;
+				};
+				core1 {
+					cpu = <&cpu57>;
+				};
+				core2 {
+					cpu = <&cpu58>;
+				};
+				core3 {
+					cpu = <&cpu59>;
+				};
+			};
+
+			cluster15 {
+				core0 {
+					cpu = <&cpu60>;
+				};
+				core1 {
+					cpu = <&cpu61>;
+				};
+				core2 {
+					cpu = <&cpu62>;
+				};
+				core3 {
+					cpu = <&cpu63>;
+				};
+			};
+		};
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu2: cpu@2 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x2>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu3: cpu@3 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x3>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu4: cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu5: cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu6: cpu@102 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x102>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu7: cpu@103 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x103>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu8: cpu@200 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu9: cpu@201 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x201>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu10: cpu@202 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x202>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu11: cpu@203 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x203>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu12: cpu@300 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu13: cpu@301 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x301>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu14: cpu@302 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x302>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu15: cpu@303 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x303>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu16: cpu@400 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x400>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu17: cpu@401 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x401>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu18: cpu@402 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x402>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu19: cpu@403 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x403>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu20: cpu@500 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x500>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu21: cpu@501 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x501>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu22: cpu@502 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x502>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu23: cpu@503 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x503>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu24: cpu@600 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x600>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu25: cpu@601 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x601>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu26: cpu@602 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x602>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu27: cpu@603 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x603>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu28: cpu@700 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x700>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu29: cpu@701 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x701>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu30: cpu@702 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x702>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu31: cpu@703 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x703>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu32: cpu@800 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x800>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu33: cpu@801 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x801>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu34: cpu@802 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x802>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu35: cpu@803 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x803>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu36: cpu@900 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x900>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu37: cpu@901 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x901>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu38: cpu@902 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x902>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu39: cpu@903 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x903>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu40: cpu@a00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa00>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu41: cpu@a01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa01>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu42: cpu@a02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa02>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu43: cpu@a03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa03>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu44: cpu@b00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb00>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu45: cpu@b01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb01>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu46: cpu@b02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb02>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu47: cpu@b03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb03>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu48: cpu@c00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc00>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu49: cpu@c01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc01>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu50: cpu@c02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc02>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu51: cpu@c03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc03>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu52: cpu@d00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd00>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu53: cpu@d01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd01>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu54: cpu@d02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd02>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu55: cpu@d03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd03>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu56: cpu@e00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe00>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu57: cpu@e01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe01>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu58: cpu@e02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe02>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu59: cpu@e03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe03>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu60: cpu@f00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf00>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu61: cpu@f01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf01>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu62: cpu@f02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf02>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu63: cpu@f03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf03>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+	};
+
+	distance-map {
+		compatible = "numa-distance-map-v1";
+		distance-matrix = <0x0 0x0 0x0a>,
+				  <0x0 0x1 0x14>,
+				  <0x0 0x2 0x28>,
+				  <0x0 0x3 0x1e>,
+				  <0x0 0x4 0x14>,
+				  <0x0 0x5 0x1e>,
+				  <0x0 0x6 0x32>,
+				  <0x0 0x7 0x28>,
+				  <0x1 0x0 0x14>,
+				  <0x1 0x1 0x0a>,
+				  <0x1 0x2 0x1e>,
+				  <0x1 0x3 0x14>,
+				  <0x1 0x4 0x1e>,
+				  <0x1 0x5 0x14>,
+				  <0x1 0x6 0x28>,
+				  <0x1 0x7 0x1e>,
+				  <0x2 0x0 0x28>,
+				  <0x2 0x1 0x1e>,
+				  <0x2 0x2 0x0a>,
+				  <0x2 0x3 0x14>,
+				  <0x2 0x4 0x32>,
+				  <0x2 0x5 0x28>,
+				  <0x2 0x6 0x14>,
+				  <0x2 0x7 0x1e>,
+				  <0x3 0x0 0x1e>,
+				  <0x3 0x1 0x14>,
+				  <0x3 0x2 0x14>,
+				  <0x3 0x3 0x0a>,
+				  <0x3 0x4 0x28>,
+				  <0x3 0x5 0x1e>,
+				  <0x3 0x6 0x1e>,
+				  <0x3 0x7 0x14>,
+				  <0x4 0x0 0x14>,
+				  <0x4 0x1 0x1e>,
+				  <0x4 0x2 0x32>,
+				  <0x4 0x3 0x28>,
+				  <0x4 0x4 0x0a>,
+				  <0x4 0x5 0x14>,
+				  <0x4 0x6 0x28>,
+				  <0x4 0x7 0x1e>,
+				  <0x5 0x0 0x1e>,
+				  <0x5 0x1 0x14>,
+				  <0x5 0x2 0x28>,
+				  <0x5 0x3 0x1e>,
+				  <0x5 0x4 0x14>,
+				  <0x5 0x5 0x0a>,
+				  <0x5 0x6 0x1e>,
+				  <0x5 0x7 0x14>,
+				  <0x6 0x0 0x32>,
+				  <0x6 0x1 0x28>,
+				  <0x6 0x2 0x14>,
+				  <0x6 0x3 0x1e>,
+				  <0x6 0x4 0x28>,
+				  <0x6 0x5 0x1e>,
+				  <0x6 0x6 0x0a>,
+				  <0x6 0x7 0x14>,
+				  <0x7 0x0 0x28>,
+				  <0x7 0x1 0x1e>,
+				  <0x7 0x2 0x1e>,
+				  <0x7 0x3 0x14>,
+				  <0x7 0x4 0x1e>,
+				  <0x7 0x5 0x14>,
+				  <0x7 0x6 0x14>,
+				  <0x7 0x7 0x0a>;
+	};
+
+
+	gic: interrupt-controller@8002a000000 {
+		compatible = "arm,gic-v3";
+                #interrupt-cells = <3>;
+                #address-cells = <2>;
+                #size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0800 0x2a000000 0 0x10000>,    /* GICD */
+		      <0x0800 0x2a800000 0 0x800000>,   /* GICR */
+		      <0x0800 0x29c00000 0 0x10000>,    /* GICC */
+		      <0x0800 0x29c10000 0 0x10000>,    /* GICH */
+		      <0x0800 0x29c20000 0 0x10000>;    /* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+                its: gic-its@8002a020000 {
+                        compatible = "arm,gic-v3-its";
+                        msi-controller;
+                        reg = <0x0800 0x2a020000 0x0 0x20000>;
+                };
+	};
+
+        timer {
+                compatible = "arm,armv8-timer";
+                interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+                clock-frequency = <50000000>;
+        };
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+                uart0: serial@28000000 {
+                        compatible = "snps,dw-apb-uart";
+                        reg = <0x800 0x28000000 0x0 0x1000>;
+                        clock-frequency = <50000000>;
+                        interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+                        reg-shift = <2>;
+                        reg-io-width = <4>;
+                        status = "disabled";
+                };
+
+                uart1: serial@28001000 {
+                        compatible = "snps,dw-apb-uart";
+                        reg = <0x800 0x28001000 0x0 0x1000>;
+                        clock-frequency = <50000000>;
+                        interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+                        reg-shift = <2>;
+                        reg-io-width = <4>;
+                        status = "disabled";
+                };
+
+		gpio0:gpio@80028006000 {
+			compatible = "snps,dw-apb-gpio";
+			reg = <0x800 0x28006000 0x0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "ok";
+
+			gpio-controller@0 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x0>;
+			};
+
+			gpio-controller@1 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x1>;
+			};
+
+			gpio-controller@2 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x2>;
+			};
+
+			gpio-controller@3 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x3>;
+			};
+		};
+
+		i2c0: i2c@80028002000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x800 0x28002000 0x0 0x1000>;
+                        interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			status = "ok";
+		};
+
+		i2c1: i2c@80028003000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x800 0x28003000 0x0 0x1000>;
+                        interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			status = "ok";
+		};
+
+		pcie0: peu0-c0 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x40000000 0 0x2000000>;
+			msi-parent = <&its>;
+			bus-range = <0 0x1f>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x800 0x50000000 0x00 0x00300000>,
+				 <0x02000000 0x00 0x60000000 0x800 0x60000000 0x00 0x08000000>,
+				 <0x03000000 0x20 0x00000000 0x820 0x00000000 0x08 0x00000000>;
+		};
+
+		pcie1: peu0-c1 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x42000000 0 0x2000000>;
+			msi-parent = <&its>;
+			bus-range = <0x20 0x3f>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00300000 0x800 0x50300000 0x00 0x00300000>,
+				 <0x02000000 0x00 0x68000000 0x800 0x68000000 0x00 0x04000000>,
+				 <0x03000000 0x28 0x00000000 0x828 0x00000000 0x04 0x00000000>;
+		};
+
+		pcie2: peu0-c2 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x44000000 0 0x1000000>;
+			msi-parent = <&its>;
+			bus-range = <0x40 0x4f>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00600000 0x800 0x50600000 0x00 0x00300000>,
+				 <0x02000000 0x00 0x6c000000 0x800 0x6c000000 0x00 0x02000000>,
+				 <0x03000000 0x2c 0x00000000 0x82c 0x00000000 0x04 0x00000000>;
+		};
+
+		pcie3: peu1-c0 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x45000000 0 0x2000000>;
+			msi-parent = <&its>;
+			bus-range = <0x50 0x6f>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00900000 0x800 0x50900000 0x00 0x00300000>,
+				 <0x02000000 0x00 0x6e000000 0x800 0x6e000000 0x00 0x0a000000>,
+				 <0x03000000 0x20 0x00000000 0x830 0x00000000 0x08 0x00000000>;
+		};
+
+		pcie4: peu1-c1 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x47000000 0 0x1000000>;
+			msi-parent = <&its>;
+			bus-range = <0x70 0x7f>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00c00000 0x800 0x50c00000 0x00 0x00300000>,
+				 <0x02000000 0x00 0x78000000 0x800 0x78000000 0x00 0x08000000>,
+				 <0x03000000 0x38 0x00000000 0x838 0x00000000 0x08 0x00000000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000plus-SR-devboard-64c-dsk.dts b/arch/arm64/boot/dts/phytium/ft2000plus-SR-devboard-64c-dsk.dts
new file mode 100644
index 000000000000..3e3e1e4a1c38
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000plus-SR-devboard-64c-dsk.dts
@@ -0,0 +1,136 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium FT-2000plus devboard.
+ *
+ * Copyright (C) 2019, Phytium Technology Co., Ltd.
+ */
+
+/dts-v1/;
+/memreserve/ 0x0000000080000000 0x0000000000010000;
+
+#include "ft2000plus-SR-psci-soc.dtsi"
+
+/ {
+	model = "FT-2000plus Development Board";
+	compatible = "phytium,ft-2000plus";
+
+	chosen {
+		linux,pci-probe-only = <1>;
+	};
+
+	/* NUMA Node-0 */
+        memory@00 {
+                device_type = "memory";
+		/* 0 - 512MiB (512MiB)*/
+                reg = <0x00000000 0x00000000 0x0 0x20000000>;
+                numa-node-id = <0>;
+        };
+        memory@01 {
+                device_type = "memory";
+		/* 2GiB - 4GiB (2GiB) */
+                reg = <0x00000000 0x80000000 0x0 0x80000000>;
+                numa-node-id = <0>;
+        };
+        memory@02 {
+                device_type = "memory";
+		/* 512GiB - 516GiB (4GiB) */
+                reg = <0x00000080 0x00000000 0x1 0x00000000>;
+                numa-node-id = <0>;
+        };
+	/* NUMA Node-1 */
+        memory@10 {
+                device_type = "memory";
+		/* 1024GiB - 1028GiB (4GiB) */
+                reg = <0x00000100 0x00000000 0x1 0x00000000>;
+                numa-node-id = <1>;
+        };
+        memory@11 {
+                device_type = "memory";
+		/* 1536GiB - 1540GiB (4GiB) */
+                reg = <0x00000180 0x00000000 0x1 0x00000000>;
+                numa-node-id = <1>;
+        };
+	/* NUMA Node-2 */
+        memory@20 {
+                device_type = "memory";
+		/* 2048GiB - 2052GiB (4GiB) */
+                reg = <0x00000200 0x00000000 0x1 0x00000000>;
+                numa-node-id = <2>;
+        };
+        memory@21 {
+                device_type = "memory";
+		/* 2560GiB - 2564GiB (4GiB) */
+                reg = <0x00000280 0x00000000 0x1 0x00000000>;
+                numa-node-id = <2>;
+        };
+	/* NUMA Node-3 */
+        memory@30 {
+                device_type = "memory";
+		/* 3072GiB - 3076GiB (4GiB) */
+                reg = <0x00000300 0x00000000 0x1 0x00000000>;
+                numa-node-id = <3>;
+        };
+        memory@31 {
+                device_type = "memory";
+		/* 3584GiB - 3588GiB (4GiB) */
+                reg = <0x00000380 0x00000000 0x1 0x00000000>;
+                numa-node-id = <3>;
+        };
+	/* NUMA Node-4 */
+        memory@40 {
+                device_type = "memory";
+		/* 4096GiB - 4100GiB (4GiB) */
+                reg = <0x00000400 0x00000000 0x1 0x00000000>;
+                numa-node-id = <4>;
+        };
+        memory@41 {
+                device_type = "memory";
+		/* 4608GiB - 4612GiB (4GiB) */
+                reg = <0x00000480 0x00000000 0x1 0x00000000>;
+                numa-node-id = <4>;
+        };
+	/* NUMA Node-5 */
+        memory@50 {
+                device_type = "memory";
+		/* 5120GiB - 5124GiB (4GiB) */
+                reg = <0x00000500 0x00000000 0x1 0x00000000>;
+                numa-node-id = <5>;
+        };
+        memory@51 {
+                device_type = "memory";
+		/* 5632GiB - 5636GiB (4GiB) */
+                reg = <0x00000580 0x00000000 0x1 0x00000000>;
+                numa-node-id = <5>;
+        };
+	/* NUMA Node-6 */
+        memory@60 {
+                device_type = "memory";
+		/* 6144GiB - 6148GiB (4GiB) */
+                reg = <0x00000600 0x00000000 0x1 0x00000000>;
+                numa-node-id = <6>;
+        };
+        memory@61 {
+                device_type = "memory";
+		/* 6656GiB - 6660GiB (4GiB) */
+                reg = <0x00000680 0x00000000 0x1 0x00000000>;
+                numa-node-id = <6>;
+        };
+	/* NUMA Node-7 */
+        memory@70 {
+                device_type = "memory";
+		/* 7168GiB - 7172GiB (4GiB) */
+                reg = <0x00000700 0x00000000 0x1 0x00000000>;
+                numa-node-id = <7>;
+        };
+        memory@71 {
+                device_type = "memory";
+		/* 7680GiB - 7684GiB (4GiB) */
+                reg = <0x00000780 0x00000000 0x1 0x00000000>;
+                numa-node-id = <7>;
+        };
+
+};
+
+&uart1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2000plus-SR-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2000plus-SR-psci-soc.dtsi
new file mode 100644
index 000000000000..687df1601f3e
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2000plus-SR-psci-soc.dtsi
@@ -0,0 +1,986 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-2000plus SoC
+ *
+ * Copyright (C) 2018-2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2000plus";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+		cpu_suspend = <0xc4000001>;
+		cpu_off = <0x84000002>;
+		cpu_on = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <0x2>;
+		#size-cells = <0x0>;
+
+		cpu-map {
+			cluster0 {
+				core0 {
+					cpu = <&cpu0>;
+				};
+				core1 {
+					cpu = <&cpu1>;
+				};
+				core2 {
+					cpu = <&cpu2>;
+				};
+				core3 {
+					cpu = <&cpu3>;
+				};
+			};
+
+			cluster1 {
+				core0 {
+					cpu = <&cpu4>;
+				};
+				core1 {
+					cpu = <&cpu5>;
+				};
+				core2 {
+					cpu = <&cpu6>;
+				};
+				core3 {
+					cpu = <&cpu7>;
+				};
+			};
+
+			cluster2 {
+				core0 {
+					cpu = <&cpu8>;
+				};
+				core1 {
+					cpu = <&cpu9>;
+				};
+				core2 {
+					cpu = <&cpu10>;
+				};
+				core3 {
+					cpu = <&cpu11>;
+				};
+			};
+
+			cluster3 {
+				core0 {
+					cpu = <&cpu12>;
+				};
+				core1 {
+					cpu = <&cpu13>;
+				};
+				core2 {
+					cpu = <&cpu14>;
+				};
+				core3 {
+					cpu = <&cpu15>;
+				};
+			};
+
+			cluster4 {
+				core0 {
+					cpu = <&cpu16>;
+				};
+				core1 {
+					cpu = <&cpu17>;
+				};
+				core2 {
+					cpu = <&cpu18>;
+				};
+				core3 {
+					cpu = <&cpu19>;
+				};
+			};
+
+			cluster5 {
+				core0 {
+					cpu = <&cpu20>;
+				};
+				core1 {
+					cpu = <&cpu21>;
+				};
+				core2 {
+					cpu = <&cpu22>;
+				};
+				core3 {
+					cpu = <&cpu23>;
+				};
+			};
+
+			cluster6 {
+				core0 {
+					cpu = <&cpu24>;
+				};
+				core1 {
+					cpu = <&cpu25>;
+				};
+				core2 {
+					cpu = <&cpu26>;
+				};
+				core3 {
+					cpu = <&cpu27>;
+				};
+			};
+
+			cluster7 {
+				core0 {
+					cpu = <&cpu28>;
+				};
+				core1 {
+					cpu = <&cpu29>;
+				};
+				core2 {
+					cpu = <&cpu30>;
+				};
+				core3 {
+					cpu = <&cpu31>;
+				};
+			};
+
+			cluster8 {
+				core0 {
+					cpu = <&cpu32>;
+				};
+				core1 {
+					cpu = <&cpu33>;
+				};
+				core2 {
+					cpu = <&cpu34>;
+				};
+				core3 {
+					cpu = <&cpu35>;
+				};
+			};
+
+			cluster9 {
+				core0 {
+					cpu = <&cpu36>;
+				};
+				core1 {
+					cpu = <&cpu37>;
+				};
+				core2 {
+					cpu = <&cpu38>;
+				};
+				core3 {
+					cpu = <&cpu39>;
+				};
+			};
+
+			cluster10 {
+				core0 {
+					cpu = <&cpu40>;
+				};
+				core1 {
+					cpu = <&cpu41>;
+				};
+				core2 {
+					cpu = <&cpu42>;
+				};
+				core3 {
+					cpu = <&cpu43>;
+				};
+			};
+
+			cluster11 {
+				core0 {
+					cpu = <&cpu44>;
+				};
+				core1 {
+					cpu = <&cpu45>;
+				};
+				core2 {
+					cpu = <&cpu46>;
+				};
+				core3 {
+					cpu = <&cpu47>;
+				};
+			};
+
+			cluster12 {
+				core0 {
+					cpu = <&cpu48>;
+				};
+				core1 {
+					cpu = <&cpu49>;
+				};
+				core2 {
+					cpu = <&cpu50>;
+				};
+				core3 {
+					cpu = <&cpu51>;
+				};
+			};
+
+			cluster13 {
+				core0 {
+					cpu = <&cpu52>;
+				};
+				core1 {
+					cpu = <&cpu53>;
+				};
+				core2 {
+					cpu = <&cpu54>;
+				};
+				core3 {
+					cpu = <&cpu55>;
+				};
+			};
+
+			cluster14 {
+				core0 {
+					cpu = <&cpu56>;
+				};
+				core1 {
+					cpu = <&cpu57>;
+				};
+				core2 {
+					cpu = <&cpu58>;
+				};
+				core3 {
+					cpu = <&cpu59>;
+				};
+			};
+
+			cluster15 {
+				core0 {
+					cpu = <&cpu60>;
+				};
+				core1 {
+					cpu = <&cpu61>;
+				};
+				core2 {
+					cpu = <&cpu62>;
+				};
+				core3 {
+					cpu = <&cpu63>;
+				};
+			};
+		};
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu2: cpu@2 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x2>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu3: cpu@3 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x3>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu4: cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu5: cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu6: cpu@102 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x102>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu7: cpu@103 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x103>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+		};
+
+		cpu8: cpu@200 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x200>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu9: cpu@201 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x201>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu10: cpu@202 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x202>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu11: cpu@203 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x203>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu12: cpu@300 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x300>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu13: cpu@301 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x301>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu14: cpu@302 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x302>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu15: cpu@303 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x303>;
+			enable-method = "psci";
+			numa-node-id = <1>;
+		};
+
+		cpu16: cpu@400 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x400>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu17: cpu@401 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x401>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu18: cpu@402 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x402>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu19: cpu@403 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x403>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu20: cpu@500 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x500>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu21: cpu@501 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x501>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu22: cpu@502 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x502>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu23: cpu@503 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x503>;
+			enable-method = "psci";
+			numa-node-id = <2>;
+		};
+
+		cpu24: cpu@600 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x600>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu25: cpu@601 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x601>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu26: cpu@602 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x602>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu27: cpu@603 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x603>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu28: cpu@700 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x700>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu29: cpu@701 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x701>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu30: cpu@702 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x702>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu31: cpu@703 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x703>;
+			enable-method = "psci";
+			numa-node-id = <3>;
+		};
+
+		cpu32: cpu@800 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x800>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu33: cpu@801 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x801>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu34: cpu@802 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x802>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu35: cpu@803 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x803>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu36: cpu@900 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x900>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu37: cpu@901 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x901>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu38: cpu@902 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x902>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu39: cpu@903 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0x903>;
+			enable-method = "psci";
+			numa-node-id = <4>;
+		};
+
+		cpu40: cpu@a00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa00>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu41: cpu@a01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa01>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu42: cpu@a02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa02>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu43: cpu@a03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xa03>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu44: cpu@b00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb00>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu45: cpu@b01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb01>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu46: cpu@b02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb02>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu47: cpu@b03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xb03>;
+			enable-method = "psci";
+			numa-node-id = <5>;
+		};
+
+		cpu48: cpu@c00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc00>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu49: cpu@c01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc01>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu50: cpu@c02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc02>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu51: cpu@c03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xc03>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu52: cpu@d00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd00>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu53: cpu@d01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd01>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu54: cpu@d02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd02>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu55: cpu@d03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xd03>;
+			enable-method = "psci";
+			numa-node-id = <6>;
+		};
+
+		cpu56: cpu@e00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe00>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu57: cpu@e01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe01>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu58: cpu@e02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe02>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu59: cpu@e03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xe03>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu60: cpu@f00 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf00>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu61: cpu@f01 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf01>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu62: cpu@f02 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf02>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+
+		cpu63: cpu@f03 {
+			device_type = "cpu";
+			compatible = "phytium,ftc662", "arm,armv8";
+			reg = <0x0 0xf03>;
+			enable-method = "psci";
+			numa-node-id = <7>;
+		};
+	};
+
+	distance-map {
+		compatible = "numa-distance-map-v1";
+		distance-matrix = <0x0 0x0 0x0a>,
+				  <0x0 0x1 0x14>,
+				  <0x0 0x2 0x28>,
+				  <0x0 0x3 0x1e>,
+				  <0x0 0x4 0x14>,
+				  <0x0 0x5 0x1e>,
+				  <0x0 0x6 0x32>,
+				  <0x0 0x7 0x28>,
+				  <0x1 0x0 0x14>,
+				  <0x1 0x1 0x0a>,
+				  <0x1 0x2 0x1e>,
+				  <0x1 0x3 0x14>,
+				  <0x1 0x4 0x1e>,
+				  <0x1 0x5 0x14>,
+				  <0x1 0x6 0x28>,
+				  <0x1 0x7 0x1e>,
+				  <0x2 0x0 0x28>,
+				  <0x2 0x1 0x1e>,
+				  <0x2 0x2 0x0a>,
+				  <0x2 0x3 0x14>,
+				  <0x2 0x4 0x32>,
+				  <0x2 0x5 0x28>,
+				  <0x2 0x6 0x14>,
+				  <0x2 0x7 0x1e>,
+				  <0x3 0x0 0x1e>,
+				  <0x3 0x1 0x14>,
+				  <0x3 0x2 0x14>,
+				  <0x3 0x3 0x0a>,
+				  <0x3 0x4 0x28>,
+				  <0x3 0x5 0x1e>,
+				  <0x3 0x6 0x1e>,
+				  <0x3 0x7 0x14>,
+				  <0x4 0x0 0x14>,
+				  <0x4 0x1 0x1e>,
+				  <0x4 0x2 0x32>,
+				  <0x4 0x3 0x28>,
+				  <0x4 0x4 0x0a>,
+				  <0x4 0x5 0x14>,
+				  <0x4 0x6 0x28>,
+				  <0x4 0x7 0x1e>,
+				  <0x5 0x0 0x1e>,
+				  <0x5 0x1 0x14>,
+				  <0x5 0x2 0x28>,
+				  <0x5 0x3 0x1e>,
+				  <0x5 0x4 0x14>,
+				  <0x5 0x5 0x0a>,
+				  <0x5 0x6 0x1e>,
+				  <0x5 0x7 0x14>,
+				  <0x6 0x0 0x32>,
+				  <0x6 0x1 0x28>,
+				  <0x6 0x2 0x14>,
+				  <0x6 0x3 0x1e>,
+				  <0x6 0x4 0x28>,
+				  <0x6 0x5 0x1e>,
+				  <0x6 0x6 0x0a>,
+				  <0x6 0x7 0x14>,
+				  <0x7 0x0 0x28>,
+				  <0x7 0x1 0x1e>,
+				  <0x7 0x2 0x1e>,
+				  <0x7 0x3 0x14>,
+				  <0x7 0x4 0x1e>,
+				  <0x7 0x5 0x14>,
+				  <0x7 0x6 0x14>,
+				  <0x7 0x7 0x0a>;
+	};
+
+
+	gic: interrupt-controller@8002a000000 {
+		compatible = "arm,gic-v3";
+                #interrupt-cells = <3>;
+                #address-cells = <2>;
+                #size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0800 0x2a000000 0 0x10000>,    /* GICD */
+		      <0x0800 0x2a800000 0 0x800000>,   /* GICR */
+		      <0x0800 0x29c00000 0 0x10000>,    /* GICC */
+		      <0x0800 0x29c10000 0 0x10000>,    /* GICH */
+		      <0x0800 0x29c20000 0 0x10000>;    /* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+                its: gic-its@8002a020000 {
+                        compatible = "arm,gic-v3-its";
+                        msi-controller;
+                        reg = <0x0800 0x2a020000 0x0 0x20000>;
+                };
+	};
+
+        timer {
+                compatible = "arm,armv8-timer";
+                interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+                             <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+                clock-frequency = <50000000>;
+        };
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+                uart0: serial@28000000 {
+                        compatible = "snps,dw-apb-uart";
+                        reg = <0x800 0x28000000 0x0 0x1000>;
+                        clock-frequency = <50000000>;
+                        interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+                        reg-shift = <2>;
+                        reg-io-width = <4>;
+                        status = "disabled";
+                };
+
+                uart1: serial@28001000 {
+                        compatible = "snps,dw-apb-uart";
+                        reg = <0x800 0x28001000 0x0 0x1000>;
+                        clock-frequency = <50000000>;
+                        interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+                        reg-shift = <2>;
+                        reg-io-width = <4>;
+                        status = "disabled";
+                };
+
+		gpio0:gpio@80028006000 {
+			compatible = "snps,dw-apb-gpio";
+			reg = <0x800 0x28006000 0x0 0x1000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "ok";
+
+			gpio-controller@0 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x0>;
+			};
+
+			gpio-controller@1 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x1>;
+			};
+
+			gpio-controller@2 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x2>;
+			};
+
+			gpio-controller@3 {
+				compatible = "snps,dw-apb-gpio-port";
+				gpio-controller;
+				#gpio-cells = <0x2>;
+				snps,nr-gpios = <0x8>;
+				reg = <0x3>;
+			};
+		};
+
+		i2c0: i2c@80028002000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x800 0x28002000 0x0 0x1000>;
+                        interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			status = "ok";
+		};
+
+		i2c1: i2c@80028003000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x800 0x28003000 0x0 0x1000>;
+                        interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+			clock-frequency = <100000>;
+			status = "ok";
+		};
+
+		pcie0: peu0-c0 {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x800 0x40000000 0 0x10000000>;
+			msi-parent = <&its>;
+			bus-range = <0 0xff>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 0x33 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 0x34 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 0x35 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 0x36 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x800 0x50000000 0x00 0x00f00000>,
+				 <0x02000000 0x00 0x60000000 0x800 0x60000000 0x00 0x20000000>,
+				 <0x03000000 0x20 0x00000000 0x820 0x00000000 0x20 0x00000000>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2004-devboard-d4-dsk.dts b/arch/arm64/boot/dts/phytium/ft2004-devboard-d4-dsk.dts
new file mode 100644
index 000000000000..5bef2e886292
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2004-devboard-d4-dsk.dts
@@ -0,0 +1,73 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for phytium FT-2000/4 devboard (FT-2000/4-D4-DSK series)
+ *
+ * Copyright (C) 2018-2019, Phytium Technology Co., Ltd.
+ */
+
+/dts-v1/;
+/memreserve/ 0x80000000 0x10000;
+
+#include "ft2004-generic-psci-soc.dtsi"
+
+/{
+	model = "FT-2000/4-D4-DSK Development Board";
+	compatible = "phytium,ft-2004";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen {
+		stdout-path = "uart1:115200n8";
+	};
+
+	memory@00{
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x1 0x00000000>;
+	};
+
+	memory@01{
+		device_type = "memory";
+		reg = <0x20 0x00000000 0x1 0x00000000>;
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+};
+
+&rtc0 {
+	status = "ok";
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&gmac0 {
+	status = "ok";
+	phy-mode = "rgmii-rxid";
+};
+
+&gmac1 {
+	status = "ok";
+	phy-mode = "rgmii-rxid";
+};
+
+&spi0 {
+	status = "ok";
+};
+
+&qspi {
+	status = "ok";
+};
+
+&i2c0 {
+	status = "ok";
+};
+
+&i2c1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2004-generic-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2004-generic-psci-soc.dtsi
new file mode 100644
index 000000000000..a6451654e82f
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2004-generic-psci-soc.dtsi
@@ -0,0 +1,474 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for FT-2000/4 SoC
+ *
+ * Copyright (C) 2018-2019, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2004";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+
+	psci {
+		compatible   = "arm,psci-1.0";
+		method       = "smc";
+		cpu_suspend  = <0xc4000001>;
+		cpu_off      = <0x84000002>;
+		cpu_on       = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset    = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <0x2>;
+		#size-cells = <0x0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu2: cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+
+		cpu3: cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+	};
+
+	gic: interrupt-controller@29900000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x29900000 0 0x20000>,       /* GICD */
+		      <0x0 0x29980000 0 0x80000>,       /* GICR */
+		      <0x0 0x29c00000 0 0x10000>,       /* GICC */
+		      <0x0 0x29c10000 0 0x10000>,       /* GICH */
+		      <0x0 0x29c20000 0 0x10000>;       /* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+		its: gic-its@29920000 {
+			compatible = "arm,gic-v3-its";
+			msi-controller;
+			reg = <0x0 0x29920000 0x0 0x20000>;
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <48000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
+	};
+
+	clocks {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		clk250mhz: clk250mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <250000000>;
+		};
+
+		sysclk_48mhz: clk48mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <48000000>;
+		};
+
+		sysclk_600mhz: clk600mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <600000000>;
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		gpio0: gpio@28004000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28004000 0x0 0x1000>;
+			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		gpio1: gpio@28005000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28005000 0x0 0x1000>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		uart0: uart@28000000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28000000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart1: uart@28001000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28001000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart2: uart@28002000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28002000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart3: uart@28003000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28003000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		sdci: sdci@28207c00 {
+			compatible = "phytium,sdci";
+			reg = <0x0 0x28207c00 0x0 0x100>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz &sysclk_600mhz>;
+			clock-names = "phytium_sdc_clk";
+			no-sdio;
+			no-mmc;
+			no-dma-coherent;
+		};
+
+		watchdog0: watchdog@2800a000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x2800b000 0x0 0x1000>,
+			      <0x0 0x2800a000 0x0 0x1000>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		watchdog1: watchdog@28016000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x28017000 0x0 0x1000>,
+			      <0x0 0x28016000 0x0 0x1000>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		rtc0: rtc@2800d000 {
+			compatible = "phytium,rtc";
+			reg = <0x0 0x2800d000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "rtc_pclk";
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@28006000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28006000 0x0 0x1000>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@28007000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28007000 0x0 0x1000>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c2: i2c@28008000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28008000 0x0 0x1000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c3: i2c@28009000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28009000 0x0 0x1000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		spi0: spi@2800c000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x2800c000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		spi1: spi@28013000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x28013000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		qspi: qspi@28014000 {
+			compatible = "phytium,qspi";
+			reg = <0x0 0x28014000 0x0     0x1000>,
+			      <0x0        0x0 0x0 0x02000000>;
+			reg-names = "qspi", "qspi_mm";
+			clocks = <&sysclk_600mhz>;
+
+			flash@0 {
+				spi-rx-bus-width = <1>;
+				spi-max-frequency = <600000000>;
+			};
+		};
+
+		pcie: pcie {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x0 0x40000000 0x0 0x10000000>;
+			msi-parent = <&its>;
+			bus-range = <0x0 0xff>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0x0 GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &gic 0x0 0x0 GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &gic 0x0 0x0 GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &gic 0x0 0x0 GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x0  0x50000000  0x0  0x00f00000>,
+				 <0x02000000 0x00 0x58000000 0x0  0x58000000  0x0  0x28000000>,
+				 <0x03000000 0x10 0x00000000 0x10 0x00000000 0x10  0x00000000>;
+		};
+
+		phytium_axi_setup: stmmac-axi-config {
+			snps,wr_osr_lmt = <0>;
+			snps,rd_osr_lmt = <0>;
+			snps,blen = <0 0 0 0 16 8 4>;
+		};
+
+		gmac0: eth@2820c000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x2820c000 0x0 0x2000>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		gmac1: eth@28210000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x28210000 0x0 0x2000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			snps,rx-queues-to-use = <2>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		can0: can@28207000 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207000 0x0 0x400>;
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		can1: can@28207400 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207400 0x0 0x400>;
+			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		can2: can@028207800 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207800 0x0 0x400>;
+			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		hda: hda@28206000 {
+			compatible = "phytium,hda";
+			reg = <0 0x28206000 0x0 0x1000>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "phytium_hda_clk";
+		};
+
+		mbox: mailbox@2a000000 {
+			compatible = "phytium,mbox";
+			reg = <0x0 0x2a000000 0x0 0x1000>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			#mbox-cells = <1>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "apb_pclk";
+		};
+
+		sram: sram@2a006000 {
+			compatible = "phytium,ft2004-sram-ns","mmio-sram";
+			reg = <0x0 0x2a006000 0x0 0x2000>;
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0x0 0x0 0x2a006000 0x2000>;
+
+			scpi_lpri: scpi-shmem@0 {
+				compatible = "phytium,ft2004-scpi-shmem";
+				reg = <0x1000 0x800>;
+			};
+		};
+
+		scpi_protocol: scpi {
+			compatible = "arm,scpi";
+			mboxes = <&mbox 0>;
+			shmem = <&scpi_lpri>;
+
+			clocks {
+				compatible = "arm,scpi-clocks";
+
+				scpi_dvfs: scpi_clocks@0 {
+					compatible = "arm,scpi-dvfs-clocks";
+					#clock-cells = <1>;
+					clock-indices = <0>, <1>;
+					clock-output-names = "c0", "c1";
+				};
+			};
+
+			scpi_sensors: sensors {
+				compatible = "arm,scpi-sensors";
+				#thermal-sensor-cells = <1>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2004c-devboard-dsk.dts b/arch/arm64/boot/dts/phytium/ft2004c-devboard-dsk.dts
new file mode 100644
index 000000000000..d8f9c49d7aeb
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2004c-devboard-dsk.dts
@@ -0,0 +1,74 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * DTS file for Phytium D2000 devboard
+ *
+ * Copyright (C) 2020, Phytium Technology Co., Ltd.
+ */
+
+/dts-v1/;
+/memreserve/ 0x80000000 0x10000;
+
+#include "ft2004c-generic-psci-soc.dtsi"
+
+/{
+	model = "FT-2000/4C Development Board";
+	compatible = "phytium,ft-2004c";
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	chosen {
+		stdout-path = "uart1:115200n8";
+	};
+
+	memory@00{
+		device_type = "memory";
+		/* 4GiB-64MiB ~ 4GiB is reserved for PBF runtime */
+		reg = <0x0 0x80000000 0x0 0x7c000000>;
+	};
+
+	memory@01{
+		device_type = "memory";
+		reg = <0x20 0x00000000 0x1 0x00000000>;
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+};
+
+&rtc0 {
+	status = "ok";
+};
+
+&uart1 {
+	status = "ok";
+};
+
+&gmac0 {
+	status = "ok";
+	phy-mode = "rgmii-txid";
+};
+
+&gmac1 {
+	status = "ok";
+	phy-mode = "rgmii-txid";
+};
+
+&spi0 {
+	status = "ok";
+};
+
+&qspi {
+	status = "ok";
+};
+
+&i2c0 {
+	status = "ok";
+};
+
+&i2c1 {
+	status = "ok";
+};
diff --git a/arch/arm64/boot/dts/phytium/ft2004c-generic-psci-soc.dtsi b/arch/arm64/boot/dts/phytium/ft2004c-generic-psci-soc.dtsi
new file mode 100644
index 000000000000..9b09de80abf0
--- /dev/null
+++ b/arch/arm64/boot/dts/phytium/ft2004c-generic-psci-soc.dtsi
@@ -0,0 +1,486 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * dts file for Phytium D2000 SoC
+ *
+ * Copyright (C) 2020, Phytium Technology Co., Ltd.
+ */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "phytium,ft2004c";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		ethernet0 = &gmac0;
+		ethernet1 = &gmac1;
+	};
+
+	psci {
+		compatible   = "arm,psci-1.0";
+		method       = "smc";
+		cpu_suspend  = <0xc4000001>;
+		cpu_off      = <0x84000002>;
+		cpu_on       = <0xc4000003>;
+		sys_poweroff = <0x84000008>;
+		sys_reset    = <0x84000009>;
+	};
+
+	cpus {
+		#address-cells = <0x2>;
+		#size-cells = <0x0>;
+
+		cpu0: cpu@0 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu1: cpu@1 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 0>;
+		};
+
+		cpu2: cpu@100 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x100>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+
+		cpu3: cpu@101 {
+			device_type = "cpu";
+			compatible = "phytium,ftc663", "arm,armv8";
+			reg = <0x0 0x101>;
+			enable-method = "psci";
+			numa-node-id = <0>;
+			clocks = <&scpi_dvfs 1>;
+		};
+	};
+
+	gic: interrupt-controller@29900000 {
+		compatible = "arm,gic-v3";
+		#interrupt-cells = <3>;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		interrupt-controller;
+		reg = <0x0 0x29a00000 0 0x20000>,       /* GICD */
+		      <0x0 0x29b00000 0 0x100000>,      /* GICR */
+		      <0x0 0x29c00000 0 0x10000>,       /* GICC */
+		      <0x0 0x29c10000 0 0x10000>,       /* GICH */
+		      <0x0 0x29c20000 0 0x10000>;       /* GICV */
+		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
+
+		its: gic-its@29920000 {
+			compatible = "arm,gic-v3-its";
+			msi-controller;
+			reg = <0x0 0x29a20000 0x0 0x20000>;
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
+			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
+		clock-frequency = <48000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
+	};
+
+	clocks {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		clk250mhz: clk250mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <250000000>;
+		};
+
+		sysclk_48mhz: clk48mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <48000000>;
+		};
+
+		sysclk_600mhz: clk600mhz {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <600000000>;
+		};
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		dma-coherent;
+		ranges;
+
+		gpio0: gpio@28004000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28004000 0x0 0x1000>;
+			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		gpio1: gpio@28005000 {
+			compatible = "phytium,gpio";
+			reg = <0x0 0x28005000 0x0 0x1000>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			porta {
+				compatible = "phytium,gpio-port";
+				reg = <0>;
+				nr-gpios = <8>;
+			};
+
+			portb {
+				compatible = "phytium,gpio-port";
+				reg = <1>;
+				nr-gpios = <8>;
+			};
+		};
+
+		uart0: uart@28000000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28000000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart1: uart@28001000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28001000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart2: uart@28002000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28002000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		uart3: uart@28003000 {
+			compatible = "arm,pl011", "arm,primecell";
+			reg = <0x0 0x28003000 0x0 0x1000>;
+			baud = <115200>;
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz &sysclk_48mhz>;
+			clock-names = "uartclk", "apb_pclk";
+		};
+
+		sdci: sdci@28207c00 {
+			compatible = "phytium,sdci";
+			reg = <0x0 0x28207c00 0x0 0x100>;
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz &sysclk_600mhz>;
+			clock-names = "phytium_sdc_clk";
+			no-sdio;
+			no-mmc;
+			no-dma-coherent;
+		};
+
+		watchdog0: watchdog@2800a000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x2800b000 0x0 0x1000>,
+			      <0x0 0x2800a000 0x0 0x1000>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		watchdog1: watchdog@28016000 {
+			compatible = "arm,sbsa-gwdt";
+			reg = <0x0 0x28017000 0x0 0x1000>,
+			      <0x0 0x28016000 0x0 0x1000>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			timeout-sec = <30>;
+		};
+
+		rtc0: rtc@2800d000 {
+			compatible = "phytium,rtc";
+			reg = <0x0 0x2800d000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "rtc_pclk";
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		i2c0: i2c@28006000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28006000 0x0 0x1000>;
+			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c1: i2c@28007000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28007000 0x0 0x1000>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c2: i2c@28008000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28008000 0x0 0x1000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		i2c3: i2c@28009000 {
+			compatible = "snps,designware-i2c";
+			reg = <0x0 0x28009000 0x0 0x1000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			status = "disabled";
+		};
+
+		spi0: spi@2800c000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x2800c000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		spi1: spi@28013000 {
+			compatible = "phytium,spi";
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0x0 0x28013000 0x0 0x1000>;
+			clocks = <&sysclk_48mhz>;
+			num-cs = <4>;
+		};
+
+		qspi: qspi@28014000 {
+			compatible = "phytium,qspi";
+			reg = <0x0 0x28014000 0x0     0x1000>,
+			      <0x0        0x0 0x0 0x02000000>;
+			reg-names = "qspi", "qspi_mm";
+			clocks = <&sysclk_600mhz>;
+
+			flash@0 {
+				spi-rx-bus-width = <1>;
+				spi-max-frequency = <600000000>;
+			};
+		};
+
+		phytium_axi_setup: stmmac-axi-config {
+			snps,wr_osr_lmt = <0>;
+			snps,rd_osr_lmt = <0>;
+			snps,blen = <0 0 0 0 16 8 4>;
+		};
+
+		gmac0: eth@2820c000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x2820c000 0x0 0x2000>;
+			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		gmac1: eth@28210000 {
+			compatible = "snps,dwmac";
+			reg = <0x0 0x28210000 0x0 0x2000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk250mhz>;
+			clock-names = "stmmaceth";
+			status = "disabled";
+
+			snps,pbl = <16>;
+			snps,fixed-burst;
+			snps,axi-config = <&phytium_axi_setup>;
+			snps,force_sf_dma_mode;
+			snps,multicast-filter-bins = <64>;
+			snps,perfect-filter-entries = <128>;
+			snps,rx-queues-to-use = <2>;
+			tx-fifo-depth = <4096>;
+			rx-fifo-depth = <4096>;
+			max-frame-size = <9000>;
+		};
+
+		can0: can@28207000 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207000 0x0 0x400>;
+			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		can1: can@28207400 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207400 0x0 0x400>;
+			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		can2: can@028207800 {
+			compatible = "phytium,can";
+			reg = <0x0 0x28207800 0x0 0x400>;
+			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_600mhz>;
+			clock-names = "phytium_can_clk";
+			tx-fifo-depth = <0x40>;
+			rx-fifo-depth = <0x40>;
+		};
+
+		hda: hda@28206000 {
+			compatible = "phytium,hda";
+			reg = <0 0x28206000 0x0 0x1000>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "phytium_hda_clk";
+		};
+
+		mbox: mailbox@2a000000 {
+			compatible = "phytium,mbox";
+			reg = <0x0 0x2a000000 0x0 0x1000>;
+			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
+			#mbox-cells = <1>;
+			clocks = <&sysclk_48mhz>;
+			clock-names = "apb_pclk";
+		};
+
+		sram: sram@2a006000 {
+			compatible = "phytium,ft2004-sram-ns","mmio-sram";
+			reg = <0x0 0x2a006000 0x0 0x2000>;
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0x0 0x0 0x2a006000 0x2000>;
+
+			scpi_lpri: scpi-shmem@0 {
+				compatible = "phytium,ft2004-scpi-shmem";
+				reg = <0x1000 0x800>;
+			};
+		};
+
+		scpi_protocol: scpi {
+			compatible = "arm,scpi";
+			mboxes = <&mbox 0>;
+			shmem = <&scpi_lpri>;
+
+			clocks {
+				compatible = "arm,scpi-clocks";
+
+				scpi_dvfs: scpi_clocks@0 {
+					compatible = "arm,scpi-dvfs-clocks";
+					#clock-cells = <1>;
+					clock-indices = <0>, <1>, <2>, <3>;
+					clock-output-names = "c0", "c1", "c2", "c3";
+				};
+			};
+
+			scpi_sensors: sensors {
+				compatible = "arm,scpi-sensors";
+				#thermal-sensor-cells = <1>;
+			};
+		};
+
+		ixic: interrupt-controller@29000000 {
+			compatible = "phytium,ft2004c-ixic";
+			reg-names = "ctr", "hpb";
+			reg = <0x0 0x29000000 0x0 0x00060000>,
+			      <0x0 0x29100000 0x0 0x00002000>;
+			interrupt-controller;
+			interrupt-parent = <&gic>;
+			#interrupt-cells = <3>;
+			intx-spi-base = <28>;
+		};
+
+		pcie: pcie {
+			compatible = "pci-host-ecam-generic";
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			reg = <0x0 0x40000000 0x0 0x10000000>;
+			msi-parent = <&its>;
+			bus-range = <0x0 0xff>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 &ixic GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x2 &ixic GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x3 &ixic GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
+					<0x0 0x0 0x0 0x4 &ixic GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			ranges = <0x01000000 0x00 0x00000000 0x0  0x50000000  0x0  0x00f00000>,
+				 <0x02000000 0x00 0x58000000 0x0  0x58000000  0x0  0x28000000>,
+				 <0x03000000 0x10 0x00000000 0x10 0x00000000 0x10  0x00000000>;
+		};
+	};
+
+};
-- 
Armbian

