#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 24 09:30:24 2017
# Process ID: 8084
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2116 C:\Users\jduarte\Documents\GitHub\CR\Aula4\ex5\ex5.xpr
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/vivado.log
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.xpr
open_bd_design {C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Mux4_1:1.0 Mux4_1_1
endgroup
set_property location {3.5 752 245} [get_bd_cells Mux4_1_1]
delete_bd_objs [get_bd_cells Mux4_1_1]
set_property location {513 399} [get_bd_ports led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Mux4_1:1.0 Mux4_1_1
endgroup
set_property location {3.5 783 195} [get_bd_cells Mux4_1_1]
set_property location {3 811 183} [get_bd_cells Mux4_1_1]
set_property location {3 833 179} [get_bd_cells Mux4_1_1]
set_property location {3.5 888 180} [get_bd_cells Mux4_1_1]
set_property -dict [list CONFIG.number_of_bits {15}] [get_bd_cells Mux4_1_1]
set_property -dict [list CONFIG.number_of_bits {6}] [get_bd_cells Mux4_1_1]
set_property -dict [list CONFIG.number_of_bits {16}] [get_bd_cells Mux4_1_1]
set_property location {3.5 992 158} [get_bd_cells Mux4_1_1]
set_property location {3 1034 177} [get_bd_cells Mux4_1_1]
set_property location {3 1046 171} [get_bd_cells Mux4_1_1]
set_property location {3 1043 168} [get_bd_cells Mux4_1_1]
delete_bd_objs [get_bd_cells Mux4_1_1]
create_project mux2_1 C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1 -part xc7a100tcsg324-3
set_property target_language VHDL [current_project]
add_files -norecurse C:/Users/jduarte/Documents/GitHub/CR/Repository/Mux4_1/Mux4_1.srcs/sources_1/new/Mux4_1.vhd
import_files -force -norecurse
file mkdir C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1/mux2_1.srcs/sources_1/new
close [ open C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1/mux2_1.srcs/sources_1/new/Mux2_1.vhd w ]
add_files C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1/mux2_1.srcs/sources_1/new/Mux2_1.vhd
remove_files  C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1/mux2_1.srcs/sources_1/imports/new/Mux4_1.vhd
file delete -force C:/Users/jduarte/Documents/GitHub/CR/Repository/mux2_1/mux2_1.srcs/sources_1/imports/new/Mux4_1.vhd
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::package_project -root_dir c:/users/jduarte/documents/github/cr/repository/mux2_1/mux2_1.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/jduarte/documents/github/cr/repository/mux2_1/mux2_1.srcs/sources_1/new [current_project]
update_ip_catalog
close_project
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv xilinx.com:user:Mux2_1:1.0 Mux2_1_0
set_property location {3 943 259} [get_bd_cells Mux2_1_0]
create_bd_port -dir I btnC
set_property location {-40 573} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins Mux2_1_0/sel]
startgroup
set_property -dict [list CONFIG.number_of_bits {16}] [get_bd_cells Mux2_1_0]
endgroup
connect_bd_net [get_bd_pins Mux2_1_0/datain1] [get_bd_pins Mux4_1_0/dataout]
connect_bd_net [get_bd_ports sw] [get_bd_pins Mux2_1_0/datain0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {4.5 1234 155} [get_bd_cells BinToBCD16_0]
set_property location {4 1212 163} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins Mux2_1_0/dataout] [get_bd_pins BinToBCD16_0/binary]
open_project C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.xpr
open_bd_design {C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/ex2.bd}
startgroup
current_project ex5
create_bd_cell -type ip -vlnv ua.pt:user:EightDispControl:1.0 EightDispControl_0
endgroup
set_property location {5.5 1522 210} [get_bd_cells EightDispControl_0]
set_property location {5 1532 201} [get_bd_cells EightDispControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3.5 887 38} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDispControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDispControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDispControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDispControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDispControl_0/rightL]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDispControl_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins BinToBCD16_0/request] [get_bd_pins xlconstant_0/dout]
create_bd_port -dir I -from 7 -to 0 an
delete_bd_objs [get_bd_ports an]
create_bd_port -dir O -from 7 -to 0 an
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1750 188} [get_bd_ports an]
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins EightDispControl_0/select_display]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/select_display]
endgroup
undo
connect_bd_net [get_bd_ports an] [get_bd_pins EightDispControl_0/select_display]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/segments]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd] -top
make_wrapper -files [get_files C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd] -top
open_bd_design {C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDispControl_0/leftL]
connect_bd_net [get_bd_pins EightDispControl_0/near_leftL] [get_bd_pins EightDispControl_0/leftL]
connect_bd_net [get_bd_pins EightDispControl_0/near_rightL] [get_bd_pins EightDispControl_0/near_leftL]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd] -top
generate_target all [get_files  C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd]
catch { config_ip_cache -export [get_ips -all ex5_Mux2_1_0_0] }
catch { config_ip_cache -export [get_ips -all ex5_BinToBCD16_0_0] }
catch { config_ip_cache -export [get_ips -all ex5_EightDispControl_0_0] }
catch { config_ip_cache -export [get_ips -all ex5_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all ex5_xlconstant_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd]
launch_runs -jobs 4 {ex5_Mux2_1_0_0_synth_1 ex5_BinToBCD16_0_0_synth_1 ex5_EightDispControl_0_0_synth_1 ex5_xlconstant_0_0_synth_1 ex5_xlconstant_1_0_synth_1}
export_simulation -of_objects [get_files C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.srcs/sources_1/bd/ex5/ex5.bd] -directory C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.ip_user_files -ipstatic_source_dir C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.cache/compile_simlib/modelsim} {questa=C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.cache/compile_simlib/questa} {riviera=C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.cache/compile_simlib/riviera} {activehdl=C:/Users/jduarte/Documents/GitHub/CR/Aula4/ex5/ex5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
