# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module core --trace --trace-structs --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/jeremymills/Desktop/RISC-V-Quantum/venv/lib/python3.12/site-packages/cocotb/libs -L/home/jeremymills/Desktop/RISC-V-Quantum/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator -I../src /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/core/core.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/fetch_stage.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/instruction_mem_if.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/pc.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/decode_stage.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/decoder.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/control_unit.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/execute/alu.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/execute/branch_comp.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/memory/memory.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/writeback/writeback_mux.v /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/riscv_defines.vh /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/control_types.vh /home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/reg_file.v /home/jeremymills/Desktop/RISC-V-Quantum/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       512 36572482  1753155848   333876171  1753155848   333876171 "../src/common/control_types.vh"
S      2762 36598687  1753073392   829138346  1753073392   829138346 "../src/common/riscv_defines.vh"
S       512 36572482  1753155848   333876171  1753155848   333876171 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/control_types.vh"
S       774 36598686  1753161070   284038348  1753161070   284038348 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/reg_file.v"
S      2762 36598687  1753073392   829138346  1753073392   829138346 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/common/riscv_defines.vh"
S      2750 36572750  1753159583   326965934  1753159583   326965934 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/core/core.v"
S      5078 36572755  1753155848   333876171  1753155848   333876171 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/control_unit.v"
S       691 36598701  1753154495    32030966  1753154495    32030966 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/decode_stage.v"
S      1179 36598705  1753154495    35030951  1753154495    35030951 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/decode/decoder.v"
S      1131 36598707  1753154495    35030951  1753154495    35030951 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/execute/alu.v"
S       980 36572760  1753155848   333876171  1753155848   333876171 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/execute/branch_comp.v"
S       682 36572778  1753159743   103020854  1753159743   103020854 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/fetch_stage.v"
S       534 36572946  1753159885   401173886  1753159885   401173886 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/instruction_mem_if.v"
S       734 36598725  1753154495    32030966  1753154495    32030966 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/fetch/pc.v"
S       596 36573137  1753159743   103020854  1753159743   103020854 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/memory/memory.v"
S       458 36598730  1753154495    32030966  1753154495    32030966 "/home/jeremymills/Desktop/RISC-V-Quantum/sim/../src/writeback/writeback_mux.v"
S  10993608  3943527  1753154744   853750151  1705136080           0 "/usr/bin/verilator_bin"
S      4942 10617425  1753154744   866750084  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      4841 36574097  1753161075   838004751  1753161075   838004751 "sim_build/Vtop.cpp"
T      3353 36574098  1753161075   838004751  1753161075   838004751 "sim_build/Vtop.h"
T      2234 36574099  1753161075   841004733  1753161075   841004733 "sim_build/Vtop.mk"
T       669 36574104  1753161075   838004751  1753161075   838004751 "sim_build/Vtop__Dpi.cpp"
T       520 36574105  1753161075   838004751  1753161075   838004751 "sim_build/Vtop__Dpi.h"
T     21241 36574106  1753161075   838004751  1753161075   838004751 "sim_build/Vtop__Syms.cpp"
T      1931 36574107  1753161075   838004751  1753161075   838004751 "sim_build/Vtop__Syms.h"
T       290 36574135  1753161075   840004739  1753161075   840004739 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T     14996 36574394  1753161075   840004739  1753161075   840004739 "sim_build/Vtop__Trace__0.cpp"
T     36363 36574131  1753161075   840004739  1753161075   840004739 "sim_build/Vtop__Trace__0__Slow.cpp"
T      7456 36574108  1753161075   838004751  1753161075   838004751 "sim_build/Vtop___024root.h"
T      1948 36574109  1753161075   839004745  1753161075   839004745 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       838 36574110  1753161075   838004751  1753161075   838004751 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    100087 36574111  1753161075   839004745  1753161075   839004745 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     14250 36574112  1753161075   839004745  1753161075   839004745 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       613 36574113  1753161075   838004751  1753161075   838004751 "sim_build/Vtop___024root__Slow.cpp"
T       627 36574114  1753161075   838004751  1753161075   838004751 "sim_build/Vtop___024unit.h"
T       467 36574115  1753161075   840004739  1753161075   840004739 "sim_build/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T       613 36574116  1753161075   840004739  1753161075   840004739 "sim_build/Vtop___024unit__Slow.cpp"
T       711 36574117  1753161075   838004751  1753161075   838004751 "sim_build/Vtop__pch.h"
T      1875 36574118  1753161075   841004733  1753161075   841004733 "sim_build/Vtop__ver.d"
T         0        0  1753161075   841004733  1753161075   841004733 "sim_build/Vtop__verFiles.dat"
T      1827 36574120  1753161075   840004739  1753161075   840004739 "sim_build/Vtop_classes.mk"
