// Seed: 1924739045
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output tri id_4,
    input id_5,
    input id_6
);
  type_10(
      id_3, 1, {id_1, id_3}
  );
  logic id_7;
  assign id_4[1] = id_5;
endmodule
