<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> Publications | Gwee Bah Hwee </title> <meta name="author" content="Gwee Bah Hwee"> <meta name="description" content="A simple, whitespace theme for academics. Based on [*folio](https://github.com/bogoli/-folio) design. "> <meta name="keywords" content="jekyll, jekyll-theme, academic-website, portfolio-website"> <meta http-equiv="Content-Security-Policy" content="default-src 'self'; script-src 'self' 'unsafe-inline' https:; style-src 'self' 'unsafe-inline' https:; img-src 'self' data: https:; font-src 'self' data: https:; media-src 'self' https:; frame-src 'self' https:; connect-src 'self' https:;"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?v=a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?v=f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?v=62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?v=591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%E2%9A%9B%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?v=d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://gweebahhwee.github.io/publications/"> <script src="/assets/js/theme.js?v=5fea5159b787642c1bbc1f334d60f883"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?v=5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Gwee</span> Bah Hwee </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About </a> </li> <li class="nav-item "> <a class="nav-link" href="/awards/">Awards </a> </li> <li class="nav-item "> <a class="nav-link" href="/grants/">Grants </a> </li> <li class="nav-item active"> <a class="nav-link" href="/publications/">Publications <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">CV </a> </li> <li class="nav-item "> <a class="nav-link" href="/service/">Service </a> </li> <li class="nav-item "> <a class="nav-link" href="/talks/">Talks </a> </li> <li class="nav-item "> <a class="nav-link" href="/teaching/">Teaching </a> </li> <li class="nav-item "> <a class="nav-link" href="/students/">Students </a> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="fa-half-sun-moon" id="light-toggle-system"></i> <i class="fa-solid fa-moon" id="light-toggle-dark"></i> <i class="fa-solid fa-sun" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">Publications</h1> <p class="post-description"></p> </header> <article> <h2 id="journal-papers">Journal Papers</h2> <ol> <li> <p>Y. Chen, H. Lan, <strong>B.H. Gwee</strong>, C. Qi, S.G. Razul and Z. Lin, “DQSA: Dynamic Quantized Self-Attention for Multi-task Encrypted Network Traffic Classification,” <em>IEEE Transactions on Information Forensics and Security</em> (Accepted), 2026.</p> </li> <li> <p>D. Cheng, Y.Y. Tee, X. Hong, T. Lin, Y. Shi and <strong>B.H. Gwee</strong>, “Unsupervised Domain Adaptation for IC Image Segmentation with Structural Constraint and Pseudo Supervision,” <em>Microelectronic Engineering</em>, v300, pp. 112373, Jun 2025.</p> </li> <li> <p>Y.Y. Tee, X. Hong, D. Cheng, T. Lin, Y. Shi and <strong>B.H. Gwee</strong>, “Integrated Circuit Image Synthesis for Unsupervised Circuit Annotation via Shape Consistent Image Translation,” <em>IEEE Intelligent Systems</em>, pp(99): 1-9, Jan 2025.</p> </li> <li> <p>X. Hong, Y.Y. Tee, Z. Hu, T. Lin, Y. Shi, D. Cheng and <strong>B.H. Gwee</strong>, “GNNReveal: A Novel Graph Neural Network-based Attack Method for IC Logic Gate De-Camouflaging,” <em>IEEE Intelligent Systems</em>, pp(99): 1-9, 2024.</p> </li> <li> <p>J.S. Ng, J. Chen, A.K. Nay, K.S. Chong and <strong>B.H. Gwee</strong>, “Securing against Side-Channel Attacks with Wide-Range in Situ Random Voltage Dithering on Async-logic AES Engine,” <em>IEEE Transactions on Very Large-Scale Integration (VLSI) Systems</em>, v32, n10, pp. 1959-1963, Oct 2024.</p> </li> <li> <p>Y.Y. Tee, D. Cheng, Y. Shi, T. Lin and <strong>B.H. Gwee</strong>, “Integrated Circuit Mask-GAN for Circuit Annotation with Targeted Data Augmentation,” <em>IEEE Intelligent Systems</em>, v39, n1, pp. 37-45, Jan/Feb 2024.</p> </li> <li> <p>X. Hong, T. Lin, Y. Shi and <strong>B.H. Gwee</strong>, “GraphClusNet: A Hierarchical Graph Neural Network for Recovered Circuit Netlist Partitioning,” <em>IEEE Transactions on Artificial Intelligence</em>, v4, n5, pp. 1199-1213, Oct 2023.</p> </li> <li> <p>Y.Y. Tee, X. Hong, D. Cheng, C.S. Chee, Y. Shi, T. Lin and <strong>B.H. Gwee</strong>, “Patch-based Adversarial Training for Error-aware Circuit Annotation of Delayered IC Images,” <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, v70, n9, Sep 2023.</p> </li> <li> <p>Y.Y. Tee, X. Hong, D. Cheng, T. Lin, Y. Shi and <strong>B.H. Gwee</strong>, “Unsupervised Graph-based Image Clustering for Pretext Distribution Learning in IC Assurance,” <em>Microelectronics Reliability</em>, v148, 2023.</p> </li> <li> <p>J.S. Ng, J. Chen, K.S. Chong, J.S. Chang and <strong>B.H. Gwee</strong>, “A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks,” <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, v30, n9, pp. 1144-1157, Sep 2022.</p> </li> <li> <p>D. Cheng, Y. Shi, <strong>B.H. Gwee</strong>, T. Lin and K.A. Toh, “Delayered IC Image Analysis with Template-based Tanimoto Convolution and Morphological Decision,” <em>IET Circuits, Devices and Systems</em>, v16, n2, pp. 1144-1157, Mar 2022.</p> </li> <li> <p>T. Lin, Y. Shi, N. Shu, D. Cheng, X. Hong, J. Song and <strong>B.H. Gwee</strong>, “Deep learning-based image analysis framework for hardware assurance of digital integrated circuits,” <em>Microelectronics Reliability</em>, v123, n114196, pp. 1-17, Aug 2021.</p> </li> <li> <p>J. Chen, J.-S. Ng, K.-S. Chong, Z. Lin and <strong>B.H. Gwee</strong>, “A Novel Normalized Variance-based Differential Power Analysis against Masking Countermeasures,” <em>IEEE Transactions on Information Forensics and Security</em>, v16, pp. 3767-3779, Jun 2021.</p> </li> <li> <p>K.-S. Chong, J.S. Ng, J. Chen, N.K.Z. Lwin, N.A. Kyaw, W.G. Ho, J.S. Chang and <strong>B.H. Gwee</strong>, “Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation,” <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, v11, n2, pp. 343-356, Jun 2021.</p> </li> <li> <p>W.G. Ho, K.-S. Chong, T.H. Kim, and <strong>B.H. Gwee</strong>, “A Power-Aware Toggling-Frequency Actuator in Data-Toggling SRAM for Secure Data Protection,” <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, v68, n6, pp. 2122-2126, Jun 2020.</p> </li> <li> <p>W.G. Ho, K.-S. Chong, T.H. Kim, and <strong>B.H. Gwee</strong>, “A Secure Data-Toggling SRAM for Confidential Data Protection,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, v66, n11, pp. 4186-4199, Nov 2019.</p> </li> <li> <p>A.A. Pammu, K.S. Chong, Yi Wang and <strong>B.H. Gwee</strong>, “A Highly Efficient Side Channel Attack with Profiling through Relevance Learning on Physical Leakage Information,” <em>IEEE Transactions on Dependable Secure Computing</em>, v16, n3, pp. 376-387, May/Jun 2019.</p> </li> <li> <p>A.A. Pammu, W.G. Ho, K. Z. L. Ne, K. S. Chong and <strong>B. H. Gwee</strong>, “A High Throughput and Secure Authentication-Encryption AES-CCM Algorithm on Asynchronous Multicore Processor,” <em>IEEE Transactions on Information Forensics and Security</em>, v14, n4, pp. 1023-1036, Apr 2019.</p> </li> <li> <p>D. Cheng, Y. Shi, <strong>B.H. Gwee</strong>, T. Lin and K.A. Toh, “A Hierarchical Multi-Classifier System for Automated Analysis of Delayered IC Images,” <em>IEEE Intelligent Systems</em>, v39, n2, pp. 36-43, Mar/Apr 2019.</p> </li> <li> <p>D. Cheng, Y. Shi, T. Lin, <strong>B.H. Gwee</strong> and K.A.Toh, “Hybrid K-Means Clustering and Support Vector Machine Method for via and Metal Line Detections in Delayered IC Images,” <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, v65, n12, pp. 1849-1853, Dec 2018.</p> </li> <li> <p>W.G. Ho, K.-S. Chong, K.Z.L. Ne, and <strong>B.H. Gwee</strong>, “Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design,” <em>IEEE Transactions on Very Large Scale Integration Systems</em>, v26, n1, pp. 196-200, Jan 2018.</p> </li> <li> <p>C. Keer, V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Noise-Shaped Randomized Modulation for Switched-Mode DC-DC Converters,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, v65, n1, pp. 394-405, Jan 2018.</p> </li> <li> <p>A.A. Pammu, K.-S. Chong and <strong>B.-H. Gwee</strong>, “A Highly-Secured Arithmetic Hiding cum Look-Up Table (AHLUT) based S-Box for AES-128 Implementation,” <em>Advances in Science, Technology and Engineering Systems Journal</em>, v2, n3, pp. 420-426, 2017.</p> </li> <li> <p>K.S. Chong, W.G. Ho, T. Lin, <strong>B.H. Gwee</strong>, and J.S. Chang, “Sense-Amplifier Half-Buffer (SAHB): A Low Power High-Performance Asynchronous-Logic QDI Cell Template,” <em>IEEE Transactions on Very Large Scale Integration Systems</em>, v25, n2, pp. 402-415, Feb 2017.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “Low Power Sub-Threshold Asynchronous QDI 32-Bit ALU based on Autonomous Signal-Validity Half-Buffer (ASVHB),” <em>IET Circuits, Devices and Systems</em>, v9, n4, pp. 309-318, Jul 2015.</p> </li> <li> <p>R. Zhou, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA),” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, v33, n7, pp. 989-1002, Jul 2014.</p> </li> <li> <p>J. Chen, K.S. Chong, <strong>B.H. Gwee</strong>, “Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing,” <em>Circuits, Systems and Signal Processing</em>, v33, n4, pp. 1-13, Apr 2014.</p> </li> <li> <p>K.L. Chang, J.S. Chang, <strong>B.H. Gwee</strong>, K.S. Chong, “Synchronous-logic and Asynchronous-logic 8051 Microcontroller Cores for Powering the Internet of Things: A Comparative Study on Dynamic Voltage Scaling and Variation Effects,” <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, v3, n1, pp. 23-34, Mar 2013.</p> </li> <li> <p>T. Lin, K.S. Chong, J.S. Chang and <strong>B.H. Gwee</strong>, “An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive VDD System for Wireless Sensor Networks,” <em>IEEE Journal of Solid State Circuits</em>, v48, n2, pp. 573-586, Feb 2013.</p> </li> <li> <p>K.S. Chong, K.L. Chang, <strong>B.H. Gwee</strong> and J.S. Chang, “Synchronous-logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors,” <em>IEEE Journal of Solid State Circuits</em>, v47, n3, pp. 769-780, Mar 2012.</p> </li> <li> <p>C.F. Law, <strong>B.H. Gwee</strong> and J.S. Chang, “Modeling and Synthesis of Asynchronous Pipelines,” <em>IEEE Transactions on Very Large Scale Integration Systems</em>, v19, n4, pp. 682-695, April 2011.</p> </li> <li> <p>Y. Shi, <strong>B.H Gwee</strong> and J. Chang, “Asynchronous DSP for Low-power Energy-efficient Embedded Systems,” <em>Microprocessors and Microsystems</em>, v35, n1, pp. 318–328, 13 Feb 2011.</p> </li> <li> <p>V. Adrian, J.S. Chang and <strong>B.H. Gwee</strong>, “A Randomized Wrapped-Around Pulse Position Modulation Scheme for DC-DC Converters,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, v59, n9, pp. 2320–2333, Sep 2010.</p> </li> <li> <p><strong>B.H. Gwee</strong>, J.S. Chang, Y. Shi, C.C. Chua and K.S. Chong, “A Low-Voltage Micropower Asynchronous Multiplier with Shift-Add Multiplication Approach,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, v56, n7, pp. 1349-1359, July 2009.</p> </li> <li> <p>V. Adrian, J.S. Chang and <strong>B.H. Gwee</strong>, “A Low Voltage Micropower Digital Class D Amplifier Modulator for Hearing Aids,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, v56, n2, pp. 337-349, Feb 2009.</p> </li> <li> <p><strong>B.H. Gwee</strong> and J.S. Chang, “An Efficient Hybrid Genetic Hill-climbing Algorithm for Solving n-region 4-coloring Map Problems,” <em>Far East Journal of Experimental and Theoretical Artificial Intelligence</em>, v1, n2, pp. 151-178, 2008.</p> </li> <li> <p>C.F. Law, <strong>B.H. Gwee</strong> and J.S. Chang, “Asynchronous Control Network Optimization Using Fast Minimum Cycle Time Analysis,” <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, v27, n6, pp. 985-998, Jun 2008.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors,” <em>IEEE Journal of Solid State Circuits</em>, v42, n9, pp. 2034-2045, Sep 2007.</p> </li> <li> <p>C.F. Law, <strong>B.H. Gwee</strong> and J.S. Chang, “Fast and memory-efficient Invariant Computation of Ordinary Petri Nets,” <em>IET Proceedings on Computers &amp; Digital Techniques</em>, vol. 1, no. 5, pp. 612-624, Sep 2007.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “Design of Several Asynchronous-Logic Macrocells for a Low-Voltage Micropower Cell Library,” <em>IET Proceedings on Circuits, Devices and Systems</em>, vol. 1, no. 2, pp. 161-169, Apr 2007.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “Low Energy 16-bit Booth Leapfrog Array Multiplier using Dynamic Adders,” <em>IET Proceedings on Circuits, Devices and Systems</em>, vol. 1, no. 2, pp. 170-174, Apr 2007.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A 16-Channel Low Power Non-Uniform Spaced Filter Bank Core for Digital Hearing Aids,” <em>IEEE Transactions on Circuits and Systems II: Express Briefs</em>, vol. 53, no. 9, pp. 853-857, 2006.</p> </li> <li> <p><strong>B.H. Gwee</strong>, J.S. Chang and V. Adrian, “A Micropower Low Distortion Digital Class D Amplifier based on an Algorithmic Pulse Width Modulator,” <em>IEEE Transactions on Circuits and Systems I: Regular Paper</em>, vol. 52, no. 10, pp. 2007-2022, Oct 2005.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “An Evolution Search Algorithm for Solving N-queen Problems,” <em>International Journal of Computer Applications in Technology</em>, vol. 24, No. 1, pp. 43-48, Jun 2005.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Micropower Low-Voltage Low Power Multiplier with Reduced Spurious Switching,” <em>IEEE Transactions on Very Large Scale Integration Systems</em>, vol. 13, no. 2, pp. 255-265, Feb 2005.</p> </li> <li> <p>M.T. Tan, J.S. Chang, H.C. Chua and <strong>B.H. Gwee</strong>, “An Investigation into the Parameters Affecting THD in Low-voltage Low-Power Class D Amplifier,” <em>IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications</em>, vol. 50, no. 10, pp. 1304-1315, Oct 2003.</p> </li> <li> <p><strong>B.H. Gwee</strong> and J.S. Chang, “A Novel Delta-Compensation Sampling Process for Digital Class D Amplifiers,” <em>Electrical and Electronic Engineering Research</em>, pp. 24-25, 2003.</p> </li> <li> <p><strong>B.H. Gwee</strong>, J.S. Chang and H.Y. Li, “A Micropower Low-Distortion Digital Pulsewidth Modulator for a Digital Class D Amplifier,” <em>IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing</em>, vol. 49, no. 4, pp. 245-256, Apr 2002.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “Flexible IC Floorplan Design with Genetic Algorithm,” <em>Electrical and Electronic Engineering Research</em>, pp. 22-23, 2000.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “A GA with Heuristic Based Decoder for IC Floorplanning,” <em>Integration, the VLSI Journal</em>, vol. 28, no. 2, pp. 157-172, 1999.</p> </li> <li> <p><strong>B.H. Gwee</strong>, M.H. Lim and B.H. Soong, “Self-adjusting Diagnostic System for the Manufacture of Crystal Resonators,” <em>IEEE Transactions on Industry Applications</em>, vol. 32, no. 1, pp. 73-79, Jan/Feb 1996.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “Polyominoes Tiling by a Genetic Algorithm,” <em>Computational Optimization and Applications</em>, vol. 6, pp. 273-291, Nov 1996.</p> </li> <li> <p>M.H. Lim, S. Rahardja and <strong>B.H. Gwee</strong>, “A GA Paradigm for Learning Fuzzy Rules,” <em>Fuzzy Sets and Systems</em>, vol. 82, pp. 177-186, Sep 1996.</p> </li> <li> <p>M.H. Lim, <strong>B.H. Gwee</strong> and Y. Kawada, “Intelligent Monitoring of Frequency Trimming Process,” <em>Journal of Intelligent Manufacturing</em>, vol. 4, pp. 375-383, 1993.</p> </li> </ol> <h3 id="patents">Patents</h3> <ol> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong>, W.G. Ho and N.K.Z. Lwin, “Integrated Circuit Layout Cell, Integrated Circuit Layout Arrangement, and Methods of Forming the Same,” US Patent No. US 11,695,011 B2, filed on 2 May 2018, Granted on 4 July 2023.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and A. A. Pammu, “Hardware Security to Countermeasure Side-Channel Attacks,” US Patent No. 11,227,071 B2, filed on 19 Mar 2018, Granted on 18 Jan 2022.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong>, W.G. Ho and N.K.Z. Lwin, “Camouflage Digital Cells To Prevent Reverse Engineering,” PCT US Patent Applications and Singapore provisional Patent Application No. 10201803673Y, 2 May 2018.</p> </li> <li> <p>J.S. Chang, <strong>B.H. Gwee</strong> and K.S. Chong, “Digital Cell,” US Patent No. US 8,994,406 B2, filed on 19 Dec 2012, Granted on 31 Mar 2015.</p> </li> </ol> <h3 id="book-monograph">Book Monograph</h3> <ol> <li>H. Li and <strong>B.H. Gwee</strong>, Digital Pulse Width Modulator, ISBN 978-3-639-17876-0, VDM Publishing House Ltd. 2009.</li> </ol> <h3 id="book-chapters">Book Chapters</h3> <ol> <li> <p>D. Cheng, Y. Shi, T. Lin and <strong>B.H. Gwee</strong>, “Domain-Integrated Machine Learning for IC Image Analysis,” in Fusion of Machine Learning Paradigms, Springer Nature, 2023.</p> </li> <li> <p>K.S. Chong, T. Lin, W.G. Ho, <strong>B.H. Gwee</strong> and J.S. Chang, “Asynchronous Circuits for Dynamic Voltage Scaling, in Asynchronous Circuit Applications, IET Press, 2019.</p> </li> <li> <p><strong>B.H. Gwee</strong> and K.S. Chong, “Low Power Asynchronous Circuit Design – An FFT/IFFT Processor,” in CMOS Nanoelectronics, kris iniewski (Ed.), 2010.</p> </li> <li> <p><strong>B.H. Gwee</strong> and J.S. Chang, “A Hybrid Genetic Hill-climbing Algorithm for Four-Coloring Map Problems,” in Design and Application of Hybrid Intelligent Systems, A. Abraham, M. Köppen, K. Franke (Eds.), IOS Press, pp. 252-261, 2003.</p> </li> </ol> <h3 id="conference-papers">Conference Papers</h3> <ol> <li> <p>Y. Chen, W. Zheng, <strong>B. H. Gwee</strong>, Q. Cao, S. G. Razul, and Z. Lin, “UniOOD: A Unified Framework for Domain Generalization and Out-of-Distribution Detection in Time Series,” IEEE International Symposium on Circuits and Systems (ISCAS), 2026.</p> </li> <li> <p>J. Dai, D. Cheng, X. Wang, F. Ji, Y. Shi, and <strong>B. H. Gwee</strong>, “ICNet: Cross-Modality Image Analysis for IC Localization in Printed Circuit Boards,” IEEE International Symposium on Circuits and Systems (ISCAS), 2026.</p> </li> <li> <p>Z. Long, J. Chen, H. Zhang, T. Lin, A. K. Nay, and <strong>B. H. Gwee</strong>, “RASLL: A Removal Attack on SAT-Resistant Logic Locking,” IEEE International Symposium on Circuits and Systems (ISCAS), 2026.</p> </li> <li> <p>Z. Long, H. Zhang, J. Chen, T. Lin, <strong>B. H. Gwee</strong>, “InvMUX: Cascaded Inverter-MUX-Based Logic Locking Against Machine Learning Attacks,” ICDIS ‘25: Proceedings of the 2nd International Symposium on Integrated Circuit Design and Integrated System, pp 45 – 49, Singapore, 22-24 Nov, 2025.</p> </li> <li> <p>J. Dai, D. Cheng, X. Wang, F. Ji, Y. Shi, and <strong>B.-H. Gwee</strong>, “ICNet: Multi-modality Image Analysis for IC Localization in Printed Circuit Boards,” IEEE Workshop on Signal Processing Systems (SiPS) 2025, under review.</p> </li> <li> <p>T. Lan, Y. Wang, F. Ji, X. Wang, D. Cheng, Y. Shi, and <strong>B.-H. Gwee</strong>, “GraphPCB: Graph-encoded Printed Circuit Board Datasets for Component Classification with Graph Neural Networks,” The Thirty-Ninth Annual Conference on Neural Information Processing Systems (NeurlPS 2025), under review.</p> </li> <li> <p>X. Wang, D. Cheng, Y. Shi, and <strong>B.-H. Gwee</strong>, “Multi-Orientation OCR Pipeline for IC Printed Mark Recognition,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Penang, Malaysia, 5-8 Aug 2025.</p> </li> <li> <p>J. Lee, V. Adrian, K. S. Tantra, <strong>B.H. Gwee</strong> and J.S. Chang, “A Novel Energy-Efficient Continuous-Time Hysteretic VCO-Based Comparator,” IEEE International Symposium on Circuits and Systems (ISCAS 2025), London, 25–28 May 2025.</p> </li> <li> <p>Y. Wang, X. Wang, D. Cheng, T. Lin, F. Ji, Y. Shi and <strong>B.-H. Gwee</strong>, “SSRNet: Few-Shot IC Segmentation in Automated PCB Image Processing,” IEEE International Symposium on Circuits and Systems (ISCAS 2025), London, 25–28 May 2025.</p> </li> <li> <p>H. Zhang, X. Hong, S. Sheng, J. Cheng, A.K. Nay, K.-S. Chong, Z. Lin and <strong>B.-H. Gwee</strong>, “N-MUX: Neighborhood-Based Logic Locking Against Machine Learning Attacks,” IEEE International Symposium on Circuits and Systems (ISCAS 2025), London, 25– 28 May 2025.</p> </li> <li> <p>X. Ma, Y. Li, F. Ji, T. Lin, Y. Shi, D. Cheng and <strong>B.-H. Gwee</strong>, “Multiple Hypothesis Testing for SEM Image Processing: A Case Study on Standard Cell Partition.” IEEE International Symposium on Circuits and Systems (ISCAS 2025), London, 25-28 May 2025.</p> </li> <li> <p>H. Zhang, T. Lin, F. Ji, D. Cheng, Y. Shi and <strong>B.-H. Gwee</strong>, “Long-Short-GNN: A Novel Graph Neural Network for Detecting FPGA IP Circuits for Hardware Assurance,” IEEE International Symposium on Circuits and Systems (ISCAS 2025), London, 25– 28 May 2025.</p> </li> <li> <p>Y.J. Ng, Y.Y. Tee, D. Cheng, and <strong>B.H. Gwee</strong>, “SAMIC: Segment Anything Model for Integrated Circuit Image Analysis,” IEEE Region 10 Conference (IEEE TENCON 2024), Singapore, 1-4 Dec 2024.</p> </li> <li> <p>J. Lee, V. Adrian, Y. Xie, <strong>B.H. Gwee</strong> and J.S. Chang, “A Novel Energy-Efficient RF VCO-ADC with an Intrinsic Quasi-sinc3 Anti-Aliasing Filter,” International Conference on Imaging Systems and Techniques (IST 2024), IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nancy, France, 18-20 Nov 2024.</p> </li> <li> <p>S. Sheng, K.S. Chong, J.S. Ng, Z. Lin, <strong>B. H. Gwee</strong> “A High-Accuracy and Energy-Efficient Spiking Neural Network with On-FPGA STDP Learning Based on Asynchronous CORDIC,” Asia Pacific Conference on Circuits and Systems (APCCAS), Taipei, Taiwan, 7-9 Nov 2024.</p> </li> <li> <p>J. Lee, V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Novel Voltage-Controlled Oscillator Linearized by a Resistorless Dynamic-Degeneration Technique,” Asia Pacific Conference on Circuits and Systems (APCCAS), Taipei, Taiwan, 7-9 Nov 2024.</p> </li> <li> <p>D. Cheng, J. Dai, Y.-Y. Tee, Y. Shi, and <strong>B.-H. Gwee</strong>, “PCB Surface Component Detection with Computer Vision Assisted Label Generation,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Singapore, 15-18 July 2024.</p> </li> <li> <p>L. Li, D. Cheng, Y. Shi and <strong>B.H. Gwee</strong>, “Unpaired Synthesis of IC Scanning Electron Microscopy Images with Structural Constraints,” International Conference on Imaging Systems and Techniques (IST 2024), Tokyo, Japan, 14-16 Oct 2024.</p> </li> <li> <p>J. Chen, H. Zhang and <strong>B.H. Gwee</strong>, “A Novel Non-Profiling Side-Channel Attack on Masked Devices with Connectivity Matrix,” IEEE International Symposium on Circuits and Systems (ISCAS 2024), Singapore, 19– 22 May 2024.</p> </li> <li> <p>Y. Tong, Y. Chen, <strong>B.H Gwee</strong>, C. Qi, S.G. Razul, and Z. Lin, “A method for out-of-distribution detection in encrypted mobile traffic classification,” IEEE International Symposium on Circuits and Systems (ISCAS 2024), Singapore, 19– 22 May 2024.</p> </li> <li> <p>X. Hong, Y.Y. Tee, T. Lin, H. Zhang, Y. Shi, and <strong>B.H. Gwee</strong>, “MLConnect: a Machine Learning Based Connection Prediction Framework for Error Correction in Recovered Circuit,” IEEE International Symposium on Circuits and Systems (ISCAS 2024), Singapore, 19– 22 May 2024.</p> </li> <li> <p>J. Chen, H. Liu, J.S. Ng, N.A. Kyaw, K.S. Chong, Z. Lin and <strong>B.H. Gwee</strong>, “Non-profiling Time-Frequency Analysis based Correlation Optimization with Deep Learning,” IEEE Conference on Industrial Electronics and Applications (ICIEA), Ningbo, China, 18 - 22 August 2023.</p> </li> <li> <p>Chen, Yongming, Yuzhou Tong, <strong>Gwee Bah Hwee</strong>, Qi Cao, Sirajudeen Gulam Razul, and Zhiping Lin. “Encrypted mobile traffic classification with a few-shot incremental learning approach.” IEEE Conference on Industrial Electronics and Applications (ICIEA), Ningbo, China, 18 - 22 August 2023.</p> </li> <li> <p>S. Wu, S. Sheng, J. S. Ng, J. Chen, Z. Zou, K. S. Chong, Z. Lin, <strong>B. H. Gwee</strong>, “A Power-Efficient LIF Neuron Implementation for Event-Driven Spiking Neural Networks,” IEEE Conference on Industrial Electronics and Applications (ICIEA), Ningbo, China, 18 - 22 August 2023.</p> </li> <li> <p>X. Hong, Y.Y. Tee, T. Lin, Y. Shi, D. Cheng, E. Huang, and <strong>B.H. Gwee</strong>, “GoCLIP: Graph one-class CLassification for Intellectual Property Circuit Identification,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2023), Penang, Malaysia, 24-27 July 2023.</p> </li> <li> <p>Y.Y. Tee, C.S. Chee, D. Cheng, X. Hong, Y. Shi, and <strong>B.H. Gwee</strong>, “A Strategic Framework for Evaluating Data Augmentation in Microscopic IC Image Analysis,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2023), Penang, Malaysia, 24-27 July 2023.</p> </li> <li> <p>D. Cheng, Y. Shi, Y.Y. Tee, J. Song, X. Wang, B. Wen and <strong>B.-H. Gwee</strong>, “Deep-learning-Based X-Ray CT Slice Analysis for Layout Verification in Printed Circuit Boards,” IEEE International Conference on Artificial Intelligence Circuits &amp; Systems (AICAS), Hangzhou, China, 11-13 Jun 2023.</p> </li> <li> <p>T. Lin, Y. Shi and <strong>B.H. Gwee</strong>, “SEM2GDS: A Deep-Learning Based Framework to Detect Malicious Modifications in IC Layout,” IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, 21– 25 May 2023.</p> </li> <li> <p>J. Lee, V. Adrian, S.Y. Tay, J.S. Chang, Y. Xie and <strong>B.H. Gwee</strong>, “A 3D-Printed Fourth-Order Stacked Filter for Integrated DC-DC Converters,” IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, 21– 25 May 2023.</p> </li> <li> <p>Y. Chen, Y. Tong, <strong>B.H. Gwee</strong>, Q. Cao, S.G. Razul and Z. Lin, “Real-Time Traffic Classification in Encrypted Wireless Communication Network,” IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, 21– 25 May 2023.</p> </li> <li> <p>Z. Lin, Y. Chen, <strong>B.H. Gwee</strong>, Q. Cao, G.R. Sirajudeen, Y. Tong and J. Chen, “Real-Time Traffic Classification in Encrypted Wireless Communication Network,” IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, 21– 25 May 2023.</p> </li> <li> <p>J.S. Ng, J. Chen, S. Wu, N.A. Kyaw, K.S. Chong and <strong>B.H. Gwee</strong>, “Improving FPGA-Based Async-Logic AES Accelerator with the Integration of Sync-Logic Block Rams,” IEEE International Symposium on Circuits and Systems (ISCAS 2023), Monterey, California, USA, 21– 25 May 2023.</p> </li> <li> <p>J. Chen, J.S. Ng, N.A. Kyaw, Z. Zou, K.S. Chong, Z. Lin, <strong>B.H. Gwee</strong>, “Incremental Linear Regression Attack,” Asian Hardware Oriented Security and Trust Symposium (AsianHOST 2022), Singapore, 14-16 Dec 2022.</p> </li> <li> <p>Y.Y. Tee, D. Cheng, C.S. Chee, T. Lin, Y. Shi, and <strong>B.H. Gwee</strong>, “Unsupervised Domain Adaptation with Histogram-gated Image Translation for Delayered IC Image Analysis,” IEEE International Conference on Physical Assurance and INspection of Electronics (PAINE 2022), Alabama, USA, 25 – 27 Oct 2022.</p> </li> <li> <p>D. Cheng, Y.Y. Tee, J. Song, Y. Shi, T. Lin, and <strong>B.H. Gwee</strong>, “Semantic-Masked Intensity Augmentation for Deep Learning-based Analysis of FPGA Images,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2022), Singapore, 18 Jul – 20 Jul 2022.</p> </li> <li> <p>Y.Y. Tee, X. Hong, D. Cheng, T. Lin, Y. Shi, and <strong>B.H. Gwee</strong>, “Hybrid Unsupervised Clustering for Pretext Distribution Learning in IC Image Analysis,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2022), Singapore, 18 Jul – 20 Jul 2022.</p> </li> <li> <p>J.S. Ng, W.G. Ho, K.S. Chong and <strong>B.H. Gwee</strong>, “An Asynchronous-Logic Masked Advanced Encryption Standard (AES) Accelerator and its Side-Channel Attack Evaluations,” IEEE International Symposium on Circuits and Systems (ISCAS 2022), Austin, Texas, USA, 28 May – 1 Jun 2022.</p> </li> <li> <p>J. Chen, J.S. Ng, N.A. Kyaw, N.K.Z. Lwin, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang, Z. Lin, “Non-profiling based Correlation Optimization Deep Learning Analysis,” IEEE International Symposium on Circuits and Systems (ISCAS 2022), Austin, Texas, USA, 28 May – 1 Jun 2022.</p> </li> <li> <p>S.Y. Tay, V. Adrian, J.C. Chang, J. Lee, and <strong>B.H. Gwee</strong>, “A Versatile and Accurate Vector-Based Method for Modeling and Analyzing Planar Air-Core Inductors,” IEEE International Symposium on Circuits and Systems (ISCAS 2022), Austin, Texas, USA, 28 May – 1 Jun 2022.</p> </li> <li> <p>L. Huang, D. Cheng, X. Yang, T. Lin, Y. Shi, K. Yang, <strong>B.H. Gwee</strong>, and B. Wen, “Joint Anomaly Detection and Inpainting for Microscopy Images via Deep Self-Supervised Learning,” in IEEE International Conference on Image Processing (ICIP 2021), Alaska, USA, 19-21 Sep 2021.</p> </li> <li> <p>X. Hong, Y. Shi, T. Lin and <strong>B.H. Gwee</strong>, “ASIC Circuit Netlist Recognition Using Graph Neural Network,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2021), Sep 2021.</p> </li> <li> <p>J. Chen, J.S. Ng, N.A. Kyaw, N.K.Z. Lwin, W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang, Z. Lin, “Normalized Differential Power Analysis - A Ghost Peak Suppressing Differential Power Analysis,” IEEE International Symposium on Circuits and Systems (ISCAS 2021), Daegu, South Korea, 22-28 May 2021.</p> </li> <li> <p>W.G. Ho, A. A. Pammu, N.K.Z. Lwin, K.S. Chong and <strong>B.H. Gwee</strong>, “High Throughput and Secure Authentication-Encryption on Asynchronous Multicore Processor for Edge Computing IoT Applications,” IEEE International Systems-On-Chip Conference (ISOCC 2020), Yeosu, Korea, 21-24 Oct 2020.</p> </li> <li> <p>T. Lin, Y. Shi, N. Shu, D. Cheng, X. Hong, J. Song and <strong>B.H Gwee</strong>, “Deep Learning-Based Image Analysis Framework for Hardware Assurance of Digital Integrated Circuits,” IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Singapore, 20-23 July 2020.</p> </li> <li> <p>J.S. Ng, W.G. Ho, K.S. Chong and <strong>B.H. Gwee</strong>, “A Highly Efficient Power Model for Correlation Power Analysis (CPA) of Pipelined Advanced Encryption Standard (AES),” IEEE International Symposium on Circuits and Systems, IEEE ISCAS’2020, Seville, Spain, 17-20 May 2020.</p> </li> <li> <p>W.G. Ho, K.S. Chong, T.H. Kim and <strong>B.H. Gwee</strong>, “A Secure Data-Toggling SRAM for Confidential Data Protection,” IEEE International Symposium on Circuits and Systems, IEEE ISCAS’2020, Seville, Spain, 17-20 May 2020.</p> </li> <li> <p>W.G. Ho, N.K.Z. Lwin, K.S. Chong and <strong>B.H. Gwee</strong>, “A DPA-Resistant Asynchronous-Logic NoC Router with Dual-Supply-Voltage-Scaling for Multicore Cryptographic Applications,” IEEE International Symposium on Circuits and Systems, IEEE ISCAS’2020, Seville, Spain, 17-20 May 2020.</p> </li> <li> <p>K.S. Chong, A. Shreedhar, K.Z.L. Ne, A.K. Nay, W.G. Ho, C. Wang, J. Zhou, <strong>B.H. Gwee</strong> and J. Chang, “Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells,” Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Xi’an, China, Dec 2019.</p> </li> <li> <p>W.G. Ho, A. A. Pammu, N.K.Z. Lwin, K.S. Chong and <strong>B.H. Gwee</strong>, “Reconfigurable Routing Paths As Noise Generators Using NoC Platform for Hardware Security Applications,” <em>32nd IEEE International Systems-On-Chip Conference (SOCC)</em>, Singapore, Sep 2019.</p> </li> <li> <p>D. Cheng, Y. Shi, T. Lin, <strong>B.H. Gwee</strong> and K.A.Toh, “Global Template Projection and Matching Method for Training-free Analysis of Delayered IC Images,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Sapporo, Japan, May 2019.</p> </li> <li> <p>A.R. Shreedhar, K.S. Chong, N.K.Z. Lwin, N.A. Kyaw, L. Nalangilli, W. Shu, J.S. Chang and <strong>B.H. Gwee</strong>, “Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Sapporo, Japan, May 2019.</p> </li> <li> <p>X. Hong, D. Cheng, Y. Shi, T. Lin and <strong>B.H. Gwee</strong>, “Deep Learning for Automatic IC Image Analysis,” <em>IEEE International Conference on Digital Signal Processing (DSP)</em>, Shanghai, China, Nov 2018.</p> </li> <li> <p>W.G. Ho, Z. Zheng, K.S. Chong and <strong>B.H. Gwee</strong>, “A Comparative Analysis of 65nm CMOS SRAM and Commercial SRAMs in Security Vulnerability Evaluation,” <em>IEEE 23rd International Conference on Digital Signal Processing (DSP)</em>, Shanghai, China, Nov 2018.</p> </li> <li> <p>D. Cheng, Y. Shi, T. Lin, <strong>B.H. Gwee</strong> and K.A.Toh, “Hybrid K-Means Clustering and Support Vector Machine Method for via and Metal Line Detections in Delayered IC Images,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Florence, Italy, May 2018.</p> </li> <li> <p>W.G. Ho, K.S. Chong, K. Z. L. Ne, <strong>B.H. Gwee</strong> and J.S. Chang, “Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Florence, Italy, May 2018.</p> </li> <li> <p>C. Keer, V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low-Harmonics Low-Noise Randomized Modulation Scheme for Multi-Phase DC-DC Converters,” <em>IEEE International NEWCAS Conference</em>, Strasbourg, France, June 2017.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Low-Power High Speed Robust Asynchronous-Logic QDI Sense Amplifier Half-Buffer Circuits for Power Management Applications,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Baltimore, USA, May 2017.</p> </li> <li> <p>A. A. Pammu, K.-S. Chong and <strong>B.-H. Gwee</strong>, “Highly Secured State-shift Local Clock Circuit to Countermeasure against Side Channel Attack,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Baltimore, USA, May 2017.</p> </li> <li> <p>Q. Liu, V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Class-E RF Power Amplifier with a Novel Matching Network for High-Efficiency Dynamic Load Modulation,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Baltimore, USA, May 2017.</p> </li> <li> <p>J. Lim, W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “DPA-Resistant QDI Dual-Rail AES S-Box Based on Power-Balanced Weak-Conditioned Half-Buffer,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Baltimore, USA, May 2017.</p> </li> <li> <p>A. A. Pammu, K.-S. Chong and <strong>B.-H. Gwee</strong>, “Highly Secured Arithmetic Hiding based S-Box on AES-128 Implementation,” <em>International Symposium on Integrated Circuits (ISIC)</em>, (Best Student Paper Award), Singapore, Dec 2016.</p> </li> <li> <p>Q. Liu, V. Adrian, <strong>B.H Gwee</strong> and J.S. Chang, “A high-efficiency Class-E polar power-amplifier with a novel digitally-controlled output matching network,” <em>International Symposium on Integrated Circuits (ISIC)</em>, Singapore, Dec 2016.</p> </li> <li> <p>A. A. Pammu, K.-S. Chong, K. Z. L. Ne, W.-G. Ho, N. Liu and <strong>B.-H. Gwee</strong>, “Success Rate Model for Fully AES-128 in Correlation Power Analysis,” <em>Asia Pacific Conference on Circuits and Systems (APCCAS)</em>, Jeju, Korea, Oct 2016.</p> </li> <li> <p>A. A. Pammu, K.-S. Chong, W.-G. Ho and <strong>B.-H. Gwee</strong>, “Interceptive Side Channel Attack on AES-128 Wireless Communications for IoT Applications,” <em>Asia Pacific Conference on Circuits and Systems (APCCAS)</em>, Jeju, Korea, Oct 2016.</p> </li> <li> <p>A. A. Pammu, K.S. Chong and <strong>B.H. Gwee</strong>, “Secured Low Power Overhead Compensator Look-Up-Table (LUT) Substitution Box (S-Box) Architecture,” <em>IEEE International Conference on Networking, Architecture, and Storage (NAS)</em>, (Best Presentation Award), California, USA, Aug 2016.</p> </li> <li> <p>W.G. Ho, N. Liu, K.Z.L. Ne, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “High Performance Low Overhead Template-Based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Montreal, Canada, May 2016.</p> </li> <li> <p>W.G. Ho, K.Z.L. Ne, N.P. Srinivas, K.S. Chong, T.H. Kim and <strong>B.H. Gwee</strong>, “Area-Efficient and Low Stand-by Power 1K-Byte Transmission-Gate-Based Non-Imprinting High-Speed Erase (TNIHE) SRAM,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Montreal, Canada, May 2016.</p> </li> <li> <p>N. Liu, K.S. Chong, W.G. Ho, <strong>B.H. Gwee</strong> and J.S. Chang, “Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications,” <em>Design, Automation and Test in Europe (DATE)</em>, March 2016.</p> </li> <li> <p>K.S. Chong, K.Z.L. Ne, W.G. Ho, N. Liu, A. Akbar, <strong>B.H. Gwee</strong> and J.S. Chang, “Counteracting Differential Power Analysis: Hiding Encrypted Data from Circuit Cells,” <em>IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC)</em>, (Invited Paper), Singapore, June 2015.</p> </li> <li> <p>H. Yin, <strong>B.H. Gwee</strong>, Z. Lin, A. Kumar, S.G. Razul and C.M.S. See, “Novel Real-Time System Design for Floating-point Sub-Nyquist Multi-Coset Signal Blind Reconstruction,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 954-957, Lisbon, Portugal, May 2015.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “High Robustness Energy- and Area-Efficient Dynamic-Voltage-Scaling 4-phase 4-rail Asynchronous-Logic Network-on-Chip (ANoC),” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1913-1916, Lisbon, Portugal, May 2015.</p> </li> <li> <p>R. Zhou, K.S. Chong, T. Lin, <strong>B.H. Gwee</strong>, and J.S. Chang, “A Single-VDD Half-Clock-Tolerant Fine-Grained Dynamic Voltage Scaling Pipeline,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 2589-2592, Lisbon, Portugal, May 2015.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang and K.Z.L. Ne, “A Dynamic-Voltage-Scaling 1kbyte×8-bit Non-Imprinting Master-Slave SRAM with High Speed Erase for Low-Power Operation,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 320-323, Singapore, Dec 2014.</p> </li> <li> <p>T.S. Ng, Y. Sun, V. Adrian, <strong>B.H Gwee</strong>, and J.S. Chang, “Design of an Output Stage for High Switching Frequency DC-DC Converters,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 488-491, Singapore, Dec 2014.</p> </li> <li> <p>S. Nashit, V. Adrian, K. Cui, Q.A. Mai, <strong>B.H. Gwee</strong>, and J.S. Chang, “A Self-Oscillating Class D Audio Amplifier with Dual Voltage and Current Feedback,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 480-483, Singapore, Dec 2014.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “Low Delay-Variation Sub-/Near-Threshold Asynchronous-to-Synchronous Interface Controller for GALS Network-on-Chips,” <em>IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)</em>, pp. 5-8, Ishigaki, Japan, Nov 2014.</p> </li> <li> <p>V. Adrian, C. Keer, <strong>B.H. Gwee</strong> and J.S. Chang, “A Randomized Modulation Scheme for Filterless Digital Class D Audio Amplifiers,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 774-777, Melbourne, Australia, June 2014.</p> </li> <li> <p>R. Zhou, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang and W.G. Ho, “Synthesis of Asynchronous QDI Circuits using Synchronous Coding Specifications,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 153-156, Melbourne, Australia, June 2014.</p> </li> <li> <p>Y. Shi and <strong>B.H. Gwee</strong>, “Designing Globally-Asynchronous-Locally-Synchronous System from Multi-Rate Simulink Model,” <em>IEEE New Circuits and Systems Conference (NEWCAS)</em>, pp. 1-4, Paris, France, June 2013.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Low Power Sub-Threshold Asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-Bit ALU,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 353-356, Beijing, China, May 2013.</p> </li> <li> <p>K.L Chang, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Dual-Core 8051 Microcontroller System Based on Synchronous-Logic and Asynchronous-Logic,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3022-3025, Beijing, China, May 2013.</p> </li> <li> <p>T. Lin, K.S. Chong, J.S. Chang, and <strong>B.H. Gwee</strong>, “A Robust Asynchronous Approach for Realizing Ultra-Low Power Digital Self-Adaptive VDD Scaling System,” <em>IEEE Subthreshold Microelectronics Conference (SubVt)</em>, pp. 1-3, Waltham, USA, (Best Student Paper Award), Oct 2012.</p> </li> <li> <p>Y. Shi, <strong>B.H. Gwee</strong>, Y. Ren, T.K. Phone and C.W. Ting, “Extracting Functional Modules from Flattened Gate-Level Netlist,” <em>International Symposium on Communications and Information Technologies (ISCIT)</em>, pp. 538-543, Gold Coast, Australia, Oct 2012.</p> </li> <li> <p>K.L Chang, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Comparative Study on Asynchronous Quasi-Delay-Insensitive Templates,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1819-1822, Seoul, Korea, May 2012.</p> </li> <li> <p>W.G. Ho, K.S. Chong, T. Lin, <strong>B.H. Gwee</strong> and J.S. Chang, “Energy-Delay Efficient Asynchronous-Logic 16x16-Bit Pipelined Multiplier Based on Sense Amplifier-Based Pass Transistor Logic,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 492-495, Seoul, Korea, May 2012.</p> </li> <li> <p>J. Chen, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability in 65 nm CMOS,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1835-1838, Seoul, Korea, May 2012.</p> </li> <li> <p>R. Zhou, K.S. Chong, <strong>B.H. Gwee</strong>, and J.S. Chang, “Quasi-Delay-Insensitive Compiler: Automatic Synthesis of Asynchronous Circuits from Verilog Specifications,” <em>IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)</em>, pp. 1-4, Seoul, Korea, Aug 2011.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, J. Chang and M.F. Yee, “A power-efficient integrated input/output completion detection circuit for asynchronous-logic quasi-delay-insensitive Pre-Charged Half-Buffer,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 376 - 379, Singapore, Dec 2011.</p> </li> <li> <p>J. Chen, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low-Power Dual-Rail Inputs Write Method for Bit-Interleaved Memory Cells,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 325-328, Rio de Janeiro, Brazil, May 2011.</p> </li> <li> <p>W.G. Ho, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang, Y. Sun, K.L. Chang, “Improved Asynchronous-Logic Dual-Rail Sense Amplifier-Based Pass Transistor Logic with High Speed and Low Power Operation,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1936-1939, Rio de Janeiro, Brazil, May 2011.</p> </li> <li> <p>Y. Ren, Y. Shi, <strong>B.H. Gwee</strong> and C.W. Ting, “An Efficient VLSI Circuit Extraction Algorithm for Transistor-level to Gate-level Abstraction,” <em>Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)</em>, pp. 49-52, Shanghai, China, Sep 2010.</p> </li> <li> <p>Y. Ren, Y. Shi and <strong>B.H. Gwee</strong>, “A Novel Gate-level to Behavior-level Conversion Algorithm with High Microcell Identification Rate,” <em>IASTED International Conference on Circuits and Systems</em>, vol. 712, pp. 138, Maui, Hawaii, USA, Aug 2010.</p> </li> <li> <p>J. Chen, K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “An Ultra-Low Power Asynchronous Quasi-Delay-Insensitive (QDI) Sub-Threshold Memory with Bit-Interleaving and Completion Detection,” <em>IEEE International NEWCAS Conference</em>, Montreal, Canada, pp. 117–120, June 2010.</p> </li> <li> <p>T. Lin, K.S. Chong, <strong>B.H. Gwee</strong>, J.S. Chang and Z. Qiu, “Analytical Delay Variation Modeling for Evaluating Sub-Threshold Synchronous/Asynchronous Designs,” <em>IEEE International NEWCAS Conference</em>, Montreal, Canada, pp. 69-72, June 2010.</p> </li> <li> <p>Y. Shi, C.W. Ting, <strong>B.H. Gwee</strong> and Y. Ren, “A Highly Efficient Method for Extracting FSMs from Flattened Gate-Level Netlist,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Paris, France, pp. 2610-2613, May 2010.</p> </li> <li> <p>T. Ge, J.S. Chang and <strong>B.H. Gwee</strong>, “Power Supply Noise in High Power-Efficient Open-Loop Class D Amplifiers for Hearing Aid,” <em>IEEE-NIH Circuits and Systems for Medical and Environmental Applications Workshop</em>, Merida, Mexico, Dec 2009.</p> </li> <li> <p>N.K. King, J. Liu, K.K. Lee, J.S. Chang, <strong>B.H. Gwee</strong>, B.T. Ang, “Optimizing Outcome Prediction in Severe Head Injury Using a Two-stage Logistic Regression Method,” <em>World Federation of Neurosurgical Societies Meeting (WFNS)</em>, Boston, USA, Aug 2009.</p> </li> <li> <p>V. Adrian, J.S. Chang, <strong>B.H. Gwee</strong>, and S. Tedjaseputro, “Spectral Analysis of Randomized Switching Frequency Modulation Scheme with a Triangular Distribution for DC-DC Converters,” <em>International Conference of COMPUTING in Engineering, Science and Informatics (ICC)</em>, pp. 119-122, California, USA, Apr 2009.</p> </li> <li> <p>K.L. Chang, <strong>B.H. Gwee</strong> and Y.J. Zhang, “A Performance Benchmark on Asynchronous Matched-Delay Templates,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Taipei, Taiwan, pp. 1008-1011, May 2009.</p> </li> <li> <p>T. Lin, K.S. Chong, <strong>B.H. Gwee</strong> and J. Chang, “Fine-Grained Power Gating for Leakage and Short-Circuit Power Reduction by Using Asynchronous-Logic,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, Taipei, Taiwan, pp. 3162-3165, May 2009.</p> </li> <li> <p>K.L. Chang, <strong>B.H. Gwee</strong> and Y.J. Zhang, “A Semi-Custom Memory Design for an Asynchronous 8051 Microcontroller,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3398-3401, Seattle, USA, May 2008.</p> </li> <li> <p>K.L. Chang, Y. Zhu and <strong>B.H. Gwee</strong>, “De-synchronization of a Point-of-Sales Digital Logic Controller,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3402-3405, Seattle, USA, May 2008.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A simple methodology of designing asynchronous circuits using commercial IC design tools and standard library cells,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 176-179, Singapore, Sep 2007.</p> </li> <li> <p>V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Review of Design Methods for Digital Modulators,” <em>International Symposium on Integrated Circuits (ISIC)</em>, pp. 85-88, Singapore, Sep 2007.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low Energy FFT/IFFT Processor for Hearing Aids,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1169-1172, New Orleans, USA, May 2007.</p> </li> <li> <p>K.L. Chang, <strong>B.H. Gwee</strong> and Y.J. Zhang, “An Asynchronous Dual-Rail Multiplier Based on Energy-Efficient STFB Templates,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3267 - 3270, New Orleans, USA, May 2007.</p> </li> <li> <p>K. Mukherjee and <strong>B.H. Gwee</strong>, “A 32-Point FFT Based Noise Reduction Algorithm for Single Channel Speech Signals,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3928 - 3931, New Orleans, USA, May 2007.</p> </li> <li> <p>Chong-Fatt Law, <strong>Bah-Hwee Gwee</strong>, and Joseph S. Chang, “Optimized algorithm for computing invariants of ordinary Petri nets,” <em>International Conference on Computer and Information Science</em>, pp. 23-28, Hawaii, USA, July 2006.</p> </li> <li> <p>V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “An Acoustic Noise Suppression System with Musical Artifacts Reduction,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 2529-2532, Island of Kos, Greece, May 2006.</p> </li> <li> <p>K.L. Chang and <strong>B.H. Gwee</strong>, “A Low-Energy Low-Voltage Asynchronous 8051 Microcontroller Core,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 3181-3184, Island of Kos, Greece, May 2006.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low-Energy Asynchronous FFT/IFFT Processor for Hearing Aid Applications,” <em>IEEE Conference on Electronic Devices and Solid State Circuits</em>, Hong Kong, pp. 751-754, Dec 2005.</p> </li> <li> <p>J.S. Chang, <strong>B.H. Gwee</strong>, L. Wanhammer, K. Palmkvist, T. Saramäki, O. Vanio, S. Phrakonkham, B. Soysouvanh, V. Chounramany and S. Saynasine, “An International Collaboration for the Development of an Online Postgraduate Course on Digital Circuit Technology,” <em>11th International Conference on Technology Supported Learning &amp; Training (Online Educa Berlin)</em>, Berlin, Germany, Dec 2005.</p> </li> <li> <p>V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Combined Interpolatorless Interpolation and High Accuracy Sampling Process for Digital Class D Amplifiers,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 5405-5408, Kobe, Japan, May 2005.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Low-Voltage Micropower Multipliers with Reduced Spurious Switching,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 4078-4081, Kobe, Japan, May 2005.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A robust low voltage low energy asynchronous carry-completion sensing adder for biomedical applications,” <em>IEEE International Workshop on Biomedical Circuits and Systems (BioCAS)</em>, pp. 18-21, Singapore, Dec 2004.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low-Voltage Low Power Accumulator,” <em>International Symposium on Integrated Circuits, Devices and Systems (ISIC)</em>, Singapore, 2004.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low Power 16-Bit Booth Leapfrog Array Multiplier Using Dynamic Adders,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. 2, pp. 437-440, Vancouver, Canada, May 2004.</p> </li> <li> <p>V. Adrian, <strong>B.H. Gwee</strong> and J.S. Chang, “A Novel Combined First and Second Order Lagrange Interpolation Sampling Process for a Digital Class D Amplifier,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. 3, pp. 233-236, Vancouver, Canada, May 2004.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “A Critical-Bank Filter Bank based on IFIR and Frequency Response Masking Techniques for Digital Hearing Instruments,” <em>IEEE International Symposium on Consumer Electronics (ISCE)</em>, Sydney, Australia, 2003.</p> </li> <li> <p><strong>B.H. Gwee</strong> and J.S. Chang, “A Hybrid Genetic Hill-climbing Algorithm for Four-Coloring Map Problems,” <em>Third International Conference on Hybrid Intelligent Systems (HIS)</em>, Melbourne, Australia, 2003.</p> </li> <li> <p>K.H. Chang, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low Voltage Micropower 16-Word by 16-Bit 3-Port Asynchronous Register File,” <em>International Conference on VLSI</em>, pp. 166-172, Las Vegas, USA, 2003.</p> </li> <li> <p><strong>B.H. Gwee</strong>, J.S. Chang, V. Adrian and H. Amir, “A Novel Sampling Process and Pulse Generator for a Low Distortion Digital Pulse-Width Modulator for Digital Class D Amplifiers,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. IV, pp. 504-507, Bangkok, Thailand, May 2003.</p> </li> <li> <p>C.C. Chua, <strong>B.H. Gwee</strong> and J.S. Chang, “A Low-Voltage Micropower Asynchronous Multiplier for a Multiplierless FIR Filter,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. V, pp. 381-384, Bangkok, Thailand, May 2003.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Low-Voltage Asynchronous Multiplier for Hearing Instruments,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. 1, pp. 865-868, Arizona, USA, May 2002.</p> </li> <li> <p>K.S. Chong, <strong>B.H. Gwee</strong> and J.S. Chang, “Low-Voltage Asynchronous Adders for Low Power and High Speed Applications,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. 1, pp. 873-876, Arizona, USA, May 2002.</p> </li> <li> <p>H.Y. Li, <strong>B.H. Gwee</strong> and J.S. Chang, “A Digital Class D Amplifier Design Embodying a Novel Sampling Process and Pulse Generator,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. IV, pp. 826-829, Sydney, Australia, May 2001.</p> </li> <li> <p>J.S. Chang, <strong>B.H. Gwee</strong>, Y.S. Lon and M.T. Tan, “A Novel Low-Power Low-Voltage Class D Amplifier with Feedback for Improving THD, Power Efficiency and Gain Linearity,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. I, pp. 635-638, Sydney, Australia, May 2001.</p> </li> <li> <p>H.Y Li., <strong>B.H. Gwee</strong>, J.S. Chang and M.T. Tan, “A Novel Pulse-Width Modulation Sampling Process for Low-Power, Low-Distortion Digital Class D Amplifiers,” <em>IEEE Midwest Symposium on Circuits and Systems (MWSCAS)</em>, vol. 1, pp. 514-517, Michigan, USA, Aug 2000.</p> </li> <li> <p>M.T. Tan, H.C. Chua, <strong>B.H. Gwee</strong> and J.S. Chang, “An Investigation on the Parameters Affecting Total Harmonic Distortion in Class D Amplifiers,” <em>IEEE International Symposium on Circuits and Systems (ISCAS)</em>, vol. IV, pp. 193-196, Geneva, Switzerland, May 2000.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “A GA with Heuristic Based Decoder for Floorplanning with Flexible IC Modules,” <em>International Symposium on Integrated Circuits, Devices and Systems (ISIC)</em>, Singapore, pp. 451-454, 1999.</p> </li> <li> <p><strong>B.H. Gwee</strong>, M.H. Lim and B.H. Soong, “Self-Adjusting Diagnostic System for the Manufacture of Crystal Resonators,” <em>IEEE Industry Application Society Annual Meeting (IAS)</em>, Toronto, Canada, vol. 3, pp. 2014-2020, Oct 1993.</p> </li> <li> <p><strong>B.H. Gwee</strong>, M.H. Lim and J.S. Ho, “Solving Four-Colouring Map Problems using Genetic Algorithm,” <em>International Two-Stream Conference on Artificial Neural Networks and Expert Systems (ANNES)</em>, pp. 322-323, 1993.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “Genetic Algorithm for the VLSI Floorplan Design Problem,” <em>International Symposium on IC Design, Manufacture and Applications (ISIC)</em>, Singapore, pp. 475-479, 1993.</p> </li> <li> <p>M.H. Lim and <strong>B.H. Gwee</strong>, “Genetic Algorithms for Solving N-queens Problem,” <em>International Joint Conference on Neural Networks (IJCNN)</em>, Beijing, China, 1992.</p> </li> <li> <p>M.H. Lim, <strong>B.H. Gwee</strong> and T.H. Goh, “Cause Associator Network for Fuzzily Deduced Conclusion in Process Control,” <em>IEEE International Joint Conference on Neural Networks (IJCNN)</em>, pp. 1248-1253, Nov 1991.</p> </li> <li> <p><strong>B.H. Gwee</strong> and M.H. Lim, “Condition Monitoring of Frequency Trimming Process,” <em>International Symposium on IC Design, Manufacture and Applications (ISIC)</em>, pp. 220-226, 1991.</p> </li> </ol> </article> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2026 Gwee Bah Hwee. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?v=a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?v=85ddb88934d28b74e78031fd54cf8308"></script> <script src="/assets/js/no_defer.js?v=2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?v=c15de51d4bb57887caa2c21988d97279"></script> <script defer src="/assets/js/copy_code.js?v=c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?v=d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?v=a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?v=2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?v=f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> </body> </html>