Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/12207_0/sld/ipgen/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/sandboxes/12207_0/sld/ipgen/alt_sld_fab_0 --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.splitter: splitter.nodes must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_h2x4t2i"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_knhmvay"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_7zqpjfi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_jii3bzy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_ozhi34q"
Info: conf_reset_src: "Generating: conf_reset_src"
Info: grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"
Info: alt_sld_fab_0: "Generating: conf_reset_src"
Info: alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 13 modules, 14 files
Info: Finished: Create HDL design files for synthesis
