<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>I/O clock buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="io-clock-buffers"><a class="header" href="#io-clock-buffers">I/O clock buffers</a></h1>
<h2 id="tile-clk_s"><a class="header" href="#tile-clk_s">Tile CLK_S</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-clk_int"><a class="header" href="#switchbox-clk_int">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_CLK_GCLK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-7"><a href="#spartan6-CLK_S-bit-MAIN[0][90]">MAIN[0][90]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-6"><a href="#spartan6-CLK_S-bit-MAIN[0][91]">MAIN[0][91]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-5"><a href="#spartan6-CLK_S-bit-MAIN[0][92]">MAIN[0][92]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-4"><a href="#spartan6-CLK_S-bit-MAIN[0][93]">MAIN[0][93]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-3"><a href="#spartan6-CLK_S-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][87]">MAIN[0][87]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][88]">MAIN[0][88]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][89]">MAIN[0][89]</a></td><td>CELL[1].IMUX_CLK_GCLK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[8]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[9]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[12]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[13]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[14]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_CLK_GCLK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-7"><a href="#spartan6-CLK_S-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-6"><a href="#spartan6-CLK_S-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-5"><a href="#spartan6-CLK_S-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-4"><a href="#spartan6-CLK_S-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-3"><a href="#spartan6-CLK_S-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][43]">MAIN[0][43]</a></td><td>CELL[1].IMUX_CLK_GCLK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[8]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[9]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[12]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[13]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[14]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_I[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][98]">MAIN[0][98]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][97]">MAIN[0][97]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][96]">MAIN[0][96]</a></td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][290]">MAIN[0][290]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][289]">MAIN[0][289]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][288]">MAIN[0][288]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_I[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[3].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[0]</td><td>CELL[3].GTPCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_I[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][146]">MAIN[0][146]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][145]">MAIN[0][145]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][144]">MAIN[0][144]</a></td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][338]">MAIN[0][338]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][337]">MAIN[0][337]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][336]">MAIN[0][336]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_I[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[3].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[1]</td><td>CELL[3].GTPCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_I[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][194]">MAIN[0][194]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][193]">MAIN[0][193]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][192]">MAIN[0][192]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_I[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[2].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[2]</td><td>CELL[3].GTPCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_I[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][48]">MAIN[0][48]</a></td><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][242]">MAIN[0][242]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][241]">MAIN[0][241]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][240]">MAIN[0][240]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_I[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[2].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[3]</td><td>CELL[3].GTPCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_IB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][101]">MAIN[0][101]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][100]">MAIN[0][100]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][99]">MAIN[0][99]</a></td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][293]">MAIN[0][293]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][292]">MAIN[0][292]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][291]">MAIN[0][291]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_IB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[3].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_IB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][149]">MAIN[0][149]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][148]">MAIN[0][148]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][147]">MAIN[0][147]</a></td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][341]">MAIN[0][341]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][340]">MAIN[0][340]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][339]">MAIN[0][339]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_IB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[3].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_IB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][197]">MAIN[0][197]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][196]">MAIN[0][196]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][195]">MAIN[0][195]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_IB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[2].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2_IB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][245]">MAIN[0][245]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][244]">MAIN[0][244]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][243]">MAIN[0][243]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2_IB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[2].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2FB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][104]">MAIN[0][104]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][103]">MAIN[0][103]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][102]">MAIN[0][102]</a></td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][296]">MAIN[0][296]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][295]">MAIN[0][295]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][294]">MAIN[0][294]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2FB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[1]</td><td>CELL[3].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[1]</td><td>CELL[3].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[0]</td><td>CELL[3].GTPFB[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2FB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][152]">MAIN[0][152]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][151]">MAIN[0][151]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][150]">MAIN[0][150]</a></td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][344]">MAIN[0][344]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][343]">MAIN[0][343]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][342]">MAIN[0][342]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2FB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[0]</td><td>CELL[3].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[0]</td><td>CELL[3].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[1]</td><td>CELL[3].GTPFB[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2FB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][200]">MAIN[0][200]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][199]">MAIN[0][199]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][198]">MAIN[0][198]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2FB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[1]</td><td>CELL[2].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[1]</td><td>CELL[2].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[2]</td><td>CELL[3].GTPFB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFIO2FB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][248]">MAIN[0][248]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][247]">MAIN[0][247]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][246]">MAIN[0][246]</a></td><td>-</td><td>CELL[3].IMUX_BUFIO2FB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[0]</td><td>CELL[2].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[0]</td><td>CELL[2].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[3]</td><td>CELL[3].GTPFB[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][323]">MAIN[0][323]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][325]">MAIN[0][325]</a></td><td>CELL[1].DIVCLK_CLKC[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[3].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][371]">MAIN[0][371]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][373]">MAIN[0][373]</a></td><td>CELL[1].DIVCLK_CLKC[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[3].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[2]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][227]">MAIN[0][227]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[2]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][229]">MAIN[0][229]</a></td><td>CELL[1].DIVCLK_CLKC[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[3].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[3]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][275]">MAIN[0][275]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[3]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][277]">MAIN[0][277]</a></td><td>CELL[1].DIVCLK_CLKC[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[3].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[4]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][131]">MAIN[0][131]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[4]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][133]">MAIN[0][133]</a></td><td>CELL[1].DIVCLK_CLKC[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[5]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][179]">MAIN[0][179]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[5]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][181]">MAIN[0][181]</a></td><td>CELL[1].DIVCLK_CLKC[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[6]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[6]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>CELL[1].DIVCLK_CLKC[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes DIVCLK_CLKC[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[7]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][83]">MAIN[0][83]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[7]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][85]">MAIN[0][85]</a></td><td>CELL[1].DIVCLK_CLKC[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFPLL_PLLIN[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][332]">MAIN[0][332]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][331]">MAIN[0][331]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][330]">MAIN[0][330]</a></td><td>CELL[1].IMUX_BUFPLL_PLLIN[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFPLL_PLLIN[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-2"><a href="#spartan6-CLK_S-bit-MAIN[0][335]">MAIN[0][335]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][334]">MAIN[0][334]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][333]">MAIN[0][333]</a></td><td>CELL[1].IMUX_BUFPLL_PLLIN[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_CLKOUT_N[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFPLL_LOCKED[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[0]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][376]">MAIN[0][376]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[0]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][375]">MAIN[0][375]</a></td><td>CELL[1].IMUX_BUFPLL_LOCKED[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S switchbox CLK_INT muxes IMUX_BUFPLL_LOCKED[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[1]-1"><a href="#spartan6-CLK_S-bit-MAIN[0][378]">MAIN[0][378]</a></td><td id="spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[1]-0"><a href="#spartan6-CLK_S-bit-MAIN[0][377]">MAIN[0][377]</a></td><td>CELL[1].IMUX_BUFPLL_LOCKED[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[1].CMT_BUFPLL_V_LOCKED_N[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2"><a class="header" href="#bels-bufio2">Bels BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFIO2 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[3].IMUX_BUFIO2_I[0]</td><td>CELL[3].IMUX_BUFIO2_I[1]</td><td>CELL[3].IMUX_BUFIO2_I[2]</td><td>CELL[3].IMUX_BUFIO2_I[3]</td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>CELL[1].IMUX_BUFIO2_I[3]</td></tr>

<tr><td>IB</td><td>in</td><td>CELL[3].IMUX_BUFIO2_IB[0]</td><td>CELL[3].IMUX_BUFIO2_IB[1]</td><td>CELL[3].IMUX_BUFIO2_IB[2]</td><td>CELL[3].IMUX_BUFIO2_IB[3]</td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>CELL[1].IMUX_BUFIO2_IB[3]</td></tr>

<tr><td>DIVCLK</td><td>out</td><td>CELL[3].OUT_DIVCLK[0]</td><td>CELL[3].OUT_DIVCLK[1]</td><td>CELL[3].OUT_DIVCLK[2]</td><td>CELL[3].OUT_DIVCLK[3]</td><td>CELL[1].OUT_DIVCLK[0]</td><td>CELL[1].OUT_DIVCLK[1]</td><td>CELL[1].OUT_DIVCLK[2]</td><td>CELL[1].OUT_DIVCLK[3]</td></tr>

<tr><td>DIVCLK_CMT</td><td>out</td><td>CELL[1].DIVCLK_CMT_V[0]</td><td>CELL[1].DIVCLK_CMT_V[1]</td><td>CELL[1].DIVCLK_CMT_V[2]</td><td>CELL[1].DIVCLK_CMT_V[3]</td><td>CELL[1].DIVCLK_CMT_V[4]</td><td>CELL[1].DIVCLK_CMT_V[5]</td><td>CELL[1].DIVCLK_CMT_V[6]</td><td>CELL[1].DIVCLK_CMT_V[7]</td></tr>

<tr><td>IOCLK</td><td>out</td><td>CELL[3].IOCLK[0]</td><td>CELL[3].IOCLK[1]</td><td>CELL[3].IOCLK[2]</td><td>CELL[3].IOCLK[3]</td><td>CELL[1].IOCLK[0]</td><td>CELL[1].IOCLK[1]</td><td>CELL[1].IOCLK[2]</td><td>CELL[1].IOCLK[3]</td></tr>

<tr><td>SERDESSTROBE</td><td>out</td><td>CELL[3].IOCE[0]</td><td>CELL[3].IOCE[1]</td><td>CELL[3].IOCE[2]</td><td>CELL[3].IOCE[3]</td><td>CELL[1].IOCE[0]</td><td>CELL[1].IOCE[1]</td><td>CELL[1].IOCE[2]</td><td>CELL[1].IOCE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFIO2 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_S-BUFIO2[0]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][307]">MAIN[0][307]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][355]">MAIN[0][355]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][211]">MAIN[0][211]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][259]">MAIN[0][259]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][115]">MAIN[0][115]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][163]">MAIN[0][163]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>ENABLE_2CLK</td><td id="spartan6-CLK_S-BUFIO2[0]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][308]">MAIN[0][308]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][356]">MAIN[0][356]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][212]">MAIN[0][212]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][260]">MAIN[0][260]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][116]">MAIN[0][116]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][164]">MAIN[0][164]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-ENABLE_2CLK"><a href="#spartan6-CLK_S-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>CMT_ENABLE</td><td id="spartan6-CLK_S-BUFIO2[0]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][326]">MAIN[0][326]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][374]">MAIN[0][374]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][230]">MAIN[0][230]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][278]">MAIN[0][278]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][134]">MAIN[0][134]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][182]">MAIN[0][182]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-CMT_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][86]">MAIN[0][86]</a></td></tr>

<tr><td>IOCLK_ENABLE</td><td id="spartan6-CLK_S-BUFIO2[0]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][324]">MAIN[0][324]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][372]">MAIN[0][372]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][228]">MAIN[0][228]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][276]">MAIN[0][276]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][132]">MAIN[0][132]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][180]">MAIN[0][180]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-IOCLK_ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][84]">MAIN[0][84]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#spartan6-CLK_S-BUFIO2[0]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[1]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[2]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[3]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[4]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[5]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[6]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_S-BUFIO2[7]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE_BYPASS</td><td id="spartan6-CLK_S-BUFIO2[0]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][321]">!MAIN[0][321]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][369]">!MAIN[0][369]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][225]">!MAIN[0][225]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][273]">!MAIN[0][273]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][129]">!MAIN[0][129]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][177]">!MAIN[0][177]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][33]">!MAIN[0][33]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-DIVIDE_BYPASS"><a href="#spartan6-CLK_S-bit-MAIN[0][81]">!MAIN[0][81]</a></td></tr>

<tr><td>R_EDGE</td><td id="spartan6-CLK_S-BUFIO2[0]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][306]">MAIN[0][306]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][354]">MAIN[0][354]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][210]">MAIN[0][210]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][258]">MAIN[0][258]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][114]">MAIN[0][114]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][162]">MAIN[0][162]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-R_EDGE"><a href="#spartan6-CLK_S-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>POS_EDGE bit 0</td><td id="spartan6-CLK_S-BUFIO2[0]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][297]">MAIN[0][297]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][345]">MAIN[0][345]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][201]">MAIN[0][201]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][249]">MAIN[0][249]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][105]">MAIN[0][105]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][153]">MAIN[0][153]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-POS_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>POS_EDGE bit 1</td><td id="spartan6-CLK_S-BUFIO2[0]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][298]">MAIN[0][298]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][346]">MAIN[0][346]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][202]">MAIN[0][202]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][250]">MAIN[0][250]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][106]">MAIN[0][106]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][154]">MAIN[0][154]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-POS_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>POS_EDGE bit 2</td><td id="spartan6-CLK_S-BUFIO2[0]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][299]">MAIN[0][299]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][347]">MAIN[0][347]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][203]">MAIN[0][203]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][251]">MAIN[0][251]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][107]">MAIN[0][107]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][155]">MAIN[0][155]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-POS_EDGE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>NEG_EDGE bit 0</td><td id="spartan6-CLK_S-BUFIO2[0]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][300]">MAIN[0][300]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][348]">MAIN[0][348]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][204]">MAIN[0][204]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][252]">MAIN[0][252]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][108]">MAIN[0][108]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][156]">MAIN[0][156]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-NEG_EDGE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>NEG_EDGE bit 1</td><td id="spartan6-CLK_S-BUFIO2[0]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][301]">MAIN[0][301]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][349]">MAIN[0][349]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][205]">MAIN[0][205]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][253]">MAIN[0][253]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][109]">MAIN[0][109]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][157]">MAIN[0][157]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-NEG_EDGE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_S-BUFIO2[0]-DIVIDE"><th>BUFIO2[0].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[0]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][305]">MAIN[0][305]</a></td><td id="spartan6-CLK_S-BUFIO2[0]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][304]">MAIN[0][304]</a></td><td id="spartan6-CLK_S-BUFIO2[0]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][303]">MAIN[0][303]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[1]-DIVIDE"><th>BUFIO2[1].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[1]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][353]">MAIN[0][353]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][352]">MAIN[0][352]</a></td><td id="spartan6-CLK_S-BUFIO2[1]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][351]">MAIN[0][351]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[2]-DIVIDE"><th>BUFIO2[2].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[2]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][209]">MAIN[0][209]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][208]">MAIN[0][208]</a></td><td id="spartan6-CLK_S-BUFIO2[2]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][207]">MAIN[0][207]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[3]-DIVIDE"><th>BUFIO2[3].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[3]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][257]">MAIN[0][257]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][256]">MAIN[0][256]</a></td><td id="spartan6-CLK_S-BUFIO2[3]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][255]">MAIN[0][255]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[4]-DIVIDE"><th>BUFIO2[4].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[4]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][113]">MAIN[0][113]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][112]">MAIN[0][112]</a></td><td id="spartan6-CLK_S-BUFIO2[4]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][111]">MAIN[0][111]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[5]-DIVIDE"><th>BUFIO2[5].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[5]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][161]">MAIN[0][161]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][160]">MAIN[0][160]</a></td><td id="spartan6-CLK_S-BUFIO2[5]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][159]">MAIN[0][159]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[6]-DIVIDE"><th>BUFIO2[6].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[6]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan6-CLK_S-BUFIO2[6]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr id="spartan6-CLK_S-BUFIO2[7]-DIVIDE"><th>BUFIO2[7].DIVIDE</th><td id="spartan6-CLK_S-BUFIO2[7]-DIVIDE[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][65]">MAIN[0][65]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-DIVIDE[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="spartan6-CLK_S-BUFIO2[7]-DIVIDE[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2fb"><a class="header" href="#bels-bufio2fb">Bels BUFIO2FB</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFIO2FB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[3].IMUX_BUFIO2FB[0]</td><td>CELL[3].IMUX_BUFIO2FB[1]</td><td>CELL[3].IMUX_BUFIO2FB[2]</td><td>CELL[3].IMUX_BUFIO2FB[3]</td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>CELL[1].IMUX_BUFIO2FB[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[1].IOFBCLK_CMT_V[0]</td><td>CELL[1].IOFBCLK_CMT_V[1]</td><td>CELL[1].IOFBCLK_CMT_V[2]</td><td>CELL[1].IOFBCLK_CMT_V[3]</td><td>CELL[1].IOFBCLK_CMT_V[4]</td><td>CELL[1].IOFBCLK_CMT_V[5]</td><td>CELL[1].IOFBCLK_CMT_V[6]</td><td>CELL[1].IOFBCLK_CMT_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFIO2FB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_S-BUFIO2FB[0]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][319]">MAIN[0][319]</a></td><td id="spartan6-CLK_S-BUFIO2FB[1]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][367]">MAIN[0][367]</a></td><td id="spartan6-CLK_S-BUFIO2FB[2]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][223]">MAIN[0][223]</a></td><td id="spartan6-CLK_S-BUFIO2FB[3]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][271]">MAIN[0][271]</a></td><td id="spartan6-CLK_S-BUFIO2FB[4]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][127]">MAIN[0][127]</a></td><td id="spartan6-CLK_S-BUFIO2FB[5]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][175]">MAIN[0][175]</a></td><td id="spartan6-CLK_S-BUFIO2FB[6]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan6-CLK_S-BUFIO2FB[7]-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 0</td><td id="spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][315]">!MAIN[0][315]</a></td><td id="spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][363]">!MAIN[0][363]</a></td><td id="spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][219]">!MAIN[0][219]</a></td><td id="spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][267]">!MAIN[0][267]</a></td><td id="spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][123]">!MAIN[0][123]</a></td><td id="spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][171]">!MAIN[0][171]</a></td><td id="spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][27]">!MAIN[0][27]</a></td><td id="spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][75]">!MAIN[0][75]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 1</td><td id="spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][316]">!MAIN[0][316]</a></td><td id="spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][364]">!MAIN[0][364]</a></td><td id="spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][220]">!MAIN[0][220]</a></td><td id="spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][268]">!MAIN[0][268]</a></td><td id="spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][124]">!MAIN[0][124]</a></td><td id="spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][172]">!MAIN[0][172]</a></td><td id="spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][28]">!MAIN[0][28]</a></td><td id="spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][76]">!MAIN[0][76]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 2</td><td id="spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][317]">!MAIN[0][317]</a></td><td id="spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][365]">!MAIN[0][365]</a></td><td id="spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][221]">!MAIN[0][221]</a></td><td id="spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][269]">!MAIN[0][269]</a></td><td id="spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][125]">!MAIN[0][125]</a></td><td id="spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][173]">!MAIN[0][173]</a></td><td id="spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][29]">!MAIN[0][29]</a></td><td id="spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][77]">!MAIN[0][77]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 3</td><td id="spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][322]">!MAIN[0][322]</a></td><td id="spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][370]">!MAIN[0][370]</a></td><td id="spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][226]">!MAIN[0][226]</a></td><td id="spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][274]">!MAIN[0][274]</a></td><td id="spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][130]">!MAIN[0][130]</a></td><td id="spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][178]">!MAIN[0][178]</a></td><td id="spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][34]">!MAIN[0][34]</a></td><td id="spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][82]">!MAIN[0][82]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufpll"><a class="header" href="#bels-bufpll">Bels BUFPLL</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFPLL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>GCLK[0]</td><td>in</td><td>CELL[1].IMUX_CLK_GCLK[0]</td></tr>

<tr><td>GCLK[1]</td><td>in</td><td>CELL[1].IMUX_CLK_GCLK[1]</td></tr>

<tr><td>PLLIN_CMT[0]</td><td>in</td><td>CELL[1].IMUX_BUFPLL_PLLIN[0]</td></tr>

<tr><td>PLLIN_CMT[1]</td><td>in</td><td>CELL[1].IMUX_BUFPLL_PLLIN[1]</td></tr>

<tr><td>LOCKED[0]</td><td>in</td><td>CELL[1].IMUX_BUFPLL_LOCKED[0]</td></tr>

<tr><td>LOCKED[1]</td><td>in</td><td>CELL[1].IMUX_BUFPLL_LOCKED[1]</td></tr>

<tr><td>PLLCLK[0]</td><td>out</td><td>CELL[1].PLLCLK[0]</td></tr>

<tr><td>PLLCLK[1]</td><td>out</td><td>CELL[1].PLLCLK[1]</td></tr>

<tr><td>PLLCE[0]</td><td>out</td><td>CELL[1].PLLCE[0]</td></tr>

<tr><td>PLLCE[1]</td><td>out</td><td>CELL[1].PLLCE[1]</td></tr>

<tr><td>LOCK[0]</td><td>out</td><td>CELL[2].OUT_BEL[18]</td></tr>

<tr><td>LOCK[1]</td><td>out</td><td>CELL[2].OUT_BEL[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel BUFPLL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_S-BUFPLL-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][135]">MAIN[0][135]</a></td></tr>

<tr><td>LOCK_SRC</td><td><a href="#spartan6-CLK_S-BUFPLL-LOCK_SRC">[enum: BUFPLL_LOCK_SRC]</a></td></tr>

<tr><td>DATA_RATE0</td><td><a href="#spartan6-CLK_S-BUFPLL-DATA_RATE0">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DATA_RATE1</td><td><a href="#spartan6-CLK_S-BUFPLL-DATA_RATE1">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DIVIDE0</td><td><a href="#spartan6-CLK_S-BUFPLL-DIVIDE0">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE1</td><td><a href="#spartan6-CLK_S-BUFPLL-DIVIDE1">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 0</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][234]">MAIN[0][234]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 1</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][280]">MAIN[0][280]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 2</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][286]">MAIN[0][286]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 0</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][237]">MAIN[0][237]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 1</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][282]">MAIN[0][282]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 2</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][329]">MAIN[0][329]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 0</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC0[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][279]">MAIN[0][279]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 1</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC0[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][285]">MAIN[0][285]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 0</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC1[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][281]">MAIN[0][281]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 1</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC1[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][328]">MAIN[0][328]</a></td></tr>

<tr><td>ENABLE_SYNC0</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_SYNC0"><a href="#spartan6-CLK_S-bit-MAIN[0][140]">!MAIN[0][140]</a></td></tr>

<tr><td>ENABLE_SYNC1</td><td id="spartan6-CLK_S-BUFPLL-ENABLE_SYNC1"><a href="#spartan6-CLK_S-bit-MAIN[0][185]">!MAIN[0][185]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S enum BUFPLL_LOCK_SRC</caption>
<thead>
<tr id="spartan6-CLK_S-BUFPLL-LOCK_SRC"><th>BUFPLL.LOCK_SRC</th><td id="spartan6-CLK_S-BUFPLL-LOCK_SRC[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][139]">MAIN[0][139]</a></td><td id="spartan6-CLK_S-BUFPLL-LOCK_SRC[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][184]">MAIN[0][184]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>

<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S enum BUFPLL_DATA_RATE</caption>
<thead>
<tr id="spartan6-CLK_S-BUFPLL-DATA_RATE0"><th>BUFPLL.DATA_RATE0</th><td id="spartan6-CLK_S-BUFPLL-DATA_RATE0[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][141]">MAIN[0][141]</a></td></tr>

<tr id="spartan6-CLK_S-BUFPLL-DATA_RATE1"><th>BUFPLL.DATA_RATE1</th><td id="spartan6-CLK_S-BUFPLL-DATA_RATE1[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][186]">MAIN[0][186]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>0</td></tr>

<tr><td>DDR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_S-BUFPLL-DIVIDE0"><th>BUFPLL.DIVIDE0</th><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[5]"><a href="#spartan6-CLK_S-bit-MAIN[0][190]">MAIN[0][190]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[4]"><a href="#spartan6-CLK_S-bit-MAIN[0][189]">MAIN[0][189]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][187]">MAIN[0][187]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][138]">MAIN[0][138]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][137]">MAIN[0][137]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE0[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][136]">MAIN[0][136]</a></td></tr>

<tr id="spartan6-CLK_S-BUFPLL-DIVIDE1"><th>BUFPLL.DIVIDE1</th><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[5]"><a href="#spartan6-CLK_S-bit-MAIN[0][233]">MAIN[0][233]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[4]"><a href="#spartan6-CLK_S-bit-MAIN[0][232]">MAIN[0][232]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[3]"><a href="#spartan6-CLK_S-bit-MAIN[0][191]">MAIN[0][191]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[2]"><a href="#spartan6-CLK_S-bit-MAIN[0][183]">MAIN[0][183]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[1]"><a href="#spartan6-CLK_S-bit-MAIN[0][143]">MAIN[0][143]</a></td><td id="spartan6-CLK_S-BUFPLL-DIVIDE1[0]"><a href="#spartan6-CLK_S-bit-MAIN[0][142]">MAIN[0][142]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misr"><a class="header" href="#bels-misr">Bels MISR</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel MISR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISR_CLK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel MISR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISR_CLK</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_S-MISR_CLK-ENABLE"><a href="#spartan6-CLK_S-bit-MAIN[0][379]">MAIN[0][379]</a></td></tr>

<tr><td>RESET</td><td id="spartan6-CLK_S-MISR_CLK-RESET"><a href="#spartan6-CLK_S-bit-MAIN[0][380]">MAIN[0][380]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IMUX_CLK_GCLK[0]</td><td>BUFPLL.GCLK[0]</td></tr>

<tr><td>CELL[1].IMUX_CLK_GCLK[1]</td><td>BUFPLL.GCLK[1]</td></tr>

<tr><td>CELL[1].IOCLK[0]</td><td>BUFIO2[4].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[1]</td><td>BUFIO2[5].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[2]</td><td>BUFIO2[6].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[3]</td><td>BUFIO2[7].IOCLK</td></tr>

<tr><td>CELL[1].IOCE[0]</td><td>BUFIO2[4].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[1]</td><td>BUFIO2[5].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[2]</td><td>BUFIO2[6].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[3]</td><td>BUFIO2[7].SERDESSTROBE</td></tr>

<tr><td>CELL[1].PLLCLK[0]</td><td>BUFPLL.PLLCLK[0]</td></tr>

<tr><td>CELL[1].PLLCLK[1]</td><td>BUFPLL.PLLCLK[1]</td></tr>

<tr><td>CELL[1].PLLCE[0]</td><td>BUFPLL.PLLCE[0]</td></tr>

<tr><td>CELL[1].PLLCE[1]</td><td>BUFPLL.PLLCE[1]</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>BUFIO2[4].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>BUFIO2[5].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>BUFIO2[6].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>BUFIO2[7].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[4].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[5].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[6].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[7].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[4].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[5].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[6].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[7].I</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[0]</td><td>BUFIO2[4].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[1]</td><td>BUFIO2[5].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[2]</td><td>BUFIO2[6].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[3]</td><td>BUFIO2[7].DIVCLK</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[0]</td><td>BUFIO2[0].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[1]</td><td>BUFIO2[1].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[2]</td><td>BUFIO2[2].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[3]</td><td>BUFIO2[3].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[4]</td><td>BUFIO2[4].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[5]</td><td>BUFIO2[5].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[6]</td><td>BUFIO2[6].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_V[7]</td><td>BUFIO2[7].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[0]</td><td>BUFIO2FB[0].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[1]</td><td>BUFIO2FB[1].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[2]</td><td>BUFIO2FB[2].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[3]</td><td>BUFIO2FB[3].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[4]</td><td>BUFIO2FB[4].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[5]</td><td>BUFIO2FB[5].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[6]</td><td>BUFIO2FB[6].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_V[7]</td><td>BUFIO2FB[7].O</td></tr>

<tr><td>CELL[1].IMUX_BUFPLL_PLLIN[0]</td><td>BUFPLL.PLLIN_CMT[0]</td></tr>

<tr><td>CELL[1].IMUX_BUFPLL_PLLIN[1]</td><td>BUFPLL.PLLIN_CMT[1]</td></tr>

<tr><td>CELL[1].IMUX_BUFPLL_LOCKED[0]</td><td>BUFPLL.LOCKED[0]</td></tr>

<tr><td>CELL[1].IMUX_BUFPLL_LOCKED[1]</td><td>BUFPLL.LOCKED[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[18]</td><td>BUFPLL.LOCK[0]</td></tr>

<tr><td>CELL[2].OUT_BEL[19]</td><td>BUFPLL.LOCK[1]</td></tr>

<tr><td>CELL[3].IOCLK[0]</td><td>BUFIO2[0].IOCLK</td></tr>

<tr><td>CELL[3].IOCLK[1]</td><td>BUFIO2[1].IOCLK</td></tr>

<tr><td>CELL[3].IOCLK[2]</td><td>BUFIO2[2].IOCLK</td></tr>

<tr><td>CELL[3].IOCLK[3]</td><td>BUFIO2[3].IOCLK</td></tr>

<tr><td>CELL[3].IOCE[0]</td><td>BUFIO2[0].SERDESSTROBE</td></tr>

<tr><td>CELL[3].IOCE[1]</td><td>BUFIO2[1].SERDESSTROBE</td></tr>

<tr><td>CELL[3].IOCE[2]</td><td>BUFIO2[2].SERDESSTROBE</td></tr>

<tr><td>CELL[3].IOCE[3]</td><td>BUFIO2[3].SERDESSTROBE</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_I[0]</td><td>BUFIO2[0].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_I[1]</td><td>BUFIO2[1].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_I[2]</td><td>BUFIO2[2].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_I[3]</td><td>BUFIO2[3].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[0].IB</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[1].IB</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[2].IB</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[3].IB</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[0].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[1].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[2].I</td></tr>

<tr><td>CELL[3].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[3].I</td></tr>

<tr><td>CELL[3].OUT_DIVCLK[0]</td><td>BUFIO2[0].DIVCLK</td></tr>

<tr><td>CELL[3].OUT_DIVCLK[1]</td><td>BUFIO2[1].DIVCLK</td></tr>

<tr><td>CELL[3].OUT_DIVCLK[2]</td><td>BUFIO2[2].DIVCLK</td></tr>

<tr><td>CELL[3].OUT_DIVCLK[3]</td><td>BUFIO2[3].DIVCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B0</td>
<td id="spartan6-CLK_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan6-CLK_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan6-CLK_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan6-CLK_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan6-CLK_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan6-CLK_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan6-CLK_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan6-CLK_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan6-CLK_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan6-CLK_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan6-CLK_S-BUFIO2[6]-POS_EDGE[0]">BUFIO2[6]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan6-CLK_S-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan6-CLK_S-BUFIO2[6]-POS_EDGE[1]">BUFIO2[6]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td id="spartan6-CLK_S-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartan6-CLK_S-BUFIO2[6]-POS_EDGE[2]">BUFIO2[6]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="spartan6-CLK_S-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartan6-CLK_S-BUFIO2[6]-NEG_EDGE[0]">BUFIO2[6]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td id="spartan6-CLK_S-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#spartan6-CLK_S-BUFIO2[6]-NEG_EDGE[1]">BUFIO2[6]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="spartan6-CLK_S-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#spartan6-CLK_S-BUFIO2[6]-DIVIDE[0]">BUFIO2[6]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan6-CLK_S-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan6-CLK_S-BUFIO2[6]-DIVIDE[1]">BUFIO2[6]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan6-CLK_S-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan6-CLK_S-BUFIO2[6]-DIVIDE[2]">BUFIO2[6]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan6-CLK_S-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan6-CLK_S-BUFIO2[6]-R_EDGE">BUFIO2[6]:  R_EDGE</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan6-CLK_S-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan6-CLK_S-BUFIO2[6]-ENABLE">BUFIO2[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan6-CLK_S-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan6-CLK_S-BUFIO2[6]-ENABLE_2CLK">BUFIO2[6]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="spartan6-CLK_S-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[0]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan6-CLK_S-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[1]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan6-CLK_S-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[2]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan6-CLK_S-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan6-CLK_S-BUFIO2FB[6]-ENABLE">BUFIO2FB[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="spartan6-CLK_S-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan6-CLK_S-BUFIO2[6]-DIVIDE_BYPASS">BUFIO2[6]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan6-CLK_S-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan6-CLK_S-BUFIO2FB[6]-DIVIDE_BYPASS[3]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan6-CLK_S-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[6]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[6] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan6-CLK_S-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan6-CLK_S-BUFIO2[6]-IOCLK_ENABLE">BUFIO2[6]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan6-CLK_S-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[6]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[6] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan6-CLK_S-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan6-CLK_S-BUFIO2[6]-CMT_ENABLE">BUFIO2[6]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B39</td>
<td id="spartan6-CLK_S-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-4">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 4</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan6-CLK_S-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-5">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 5</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan6-CLK_S-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-6">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 6</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan6-CLK_S-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-7">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan6-CLK_S-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-0">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 0</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan6-CLK_S-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-1">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 1</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan6-CLK_S-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-2">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 2</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan6-CLK_S-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[1]-3">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[1] bit 3</a>
</td>
</tr>

<tr><td>B47</td>
<td id="spartan6-CLK_S-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-3">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 3</a>
</td>
</tr>

<tr><td>B48</td>
<td id="spartan6-CLK_S-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td id="spartan6-CLK_S-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td id="spartan6-CLK_S-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td id="spartan6-CLK_S-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td id="spartan6-CLK_S-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan6-CLK_S-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan6-CLK_S-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan6-CLK_S-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan6-CLK_S-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan6-CLK_S-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan6-CLK_S-BUFIO2[7]-POS_EDGE[0]">BUFIO2[7]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan6-CLK_S-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan6-CLK_S-BUFIO2[7]-POS_EDGE[1]">BUFIO2[7]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan6-CLK_S-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan6-CLK_S-BUFIO2[7]-POS_EDGE[2]">BUFIO2[7]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan6-CLK_S-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan6-CLK_S-BUFIO2[7]-NEG_EDGE[0]">BUFIO2[7]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan6-CLK_S-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan6-CLK_S-BUFIO2[7]-NEG_EDGE[1]">BUFIO2[7]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="spartan6-CLK_S-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan6-CLK_S-BUFIO2[7]-DIVIDE[0]">BUFIO2[7]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B64</td>
<td id="spartan6-CLK_S-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#spartan6-CLK_S-BUFIO2[7]-DIVIDE[1]">BUFIO2[7]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B65</td>
<td id="spartan6-CLK_S-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#spartan6-CLK_S-BUFIO2[7]-DIVIDE[2]">BUFIO2[7]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B66</td>
<td id="spartan6-CLK_S-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#spartan6-CLK_S-BUFIO2[7]-R_EDGE">BUFIO2[7]:  R_EDGE</a>
</td>
</tr>

<tr><td>B67</td>
<td id="spartan6-CLK_S-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#spartan6-CLK_S-BUFIO2[7]-ENABLE">BUFIO2[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B68</td>
<td id="spartan6-CLK_S-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#spartan6-CLK_S-BUFIO2[7]-ENABLE_2CLK">BUFIO2[7]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="spartan6-CLK_S-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[0]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B76</td>
<td id="spartan6-CLK_S-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[1]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B77</td>
<td id="spartan6-CLK_S-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[2]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B79</td>
<td id="spartan6-CLK_S-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#spartan6-CLK_S-BUFIO2FB[7]-ENABLE">BUFIO2FB[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B80</td>
<td>-</td>
</tr>

<tr><td>B81</td>
<td id="spartan6-CLK_S-bit-MAIN[0][81]" title="MAIN[0][81]">
<a href="#spartan6-CLK_S-BUFIO2[7]-DIVIDE_BYPASS">BUFIO2[7]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B82</td>
<td id="spartan6-CLK_S-bit-MAIN[0][82]" title="MAIN[0][82]">
<a href="#spartan6-CLK_S-BUFIO2FB[7]-DIVIDE_BYPASS[3]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B83</td>
<td id="spartan6-CLK_S-bit-MAIN[0][83]" title="MAIN[0][83]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[7]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[7] bit 1</a>
</td>
</tr>

<tr><td>B84</td>
<td id="spartan6-CLK_S-bit-MAIN[0][84]" title="MAIN[0][84]">
<a href="#spartan6-CLK_S-BUFIO2[7]-IOCLK_ENABLE">BUFIO2[7]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B85</td>
<td id="spartan6-CLK_S-bit-MAIN[0][85]" title="MAIN[0][85]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[7]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[7] bit 0</a>
</td>
</tr>

<tr><td>B86</td>
<td id="spartan6-CLK_S-bit-MAIN[0][86]" title="MAIN[0][86]">
<a href="#spartan6-CLK_S-BUFIO2[7]-CMT_ENABLE">BUFIO2[7]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B87</td>
<td id="spartan6-CLK_S-bit-MAIN[0][87]" title="MAIN[0][87]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-2">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 2</a>
</td>
</tr>

<tr><td>B88</td>
<td id="spartan6-CLK_S-bit-MAIN[0][88]" title="MAIN[0][88]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-1">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 1</a>
</td>
</tr>

<tr><td>B89</td>
<td id="spartan6-CLK_S-bit-MAIN[0][89]" title="MAIN[0][89]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-0">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 0</a>
</td>
</tr>

<tr><td>B90</td>
<td id="spartan6-CLK_S-bit-MAIN[0][90]" title="MAIN[0][90]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-7">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 7</a>
</td>
</tr>

<tr><td>B91</td>
<td id="spartan6-CLK_S-bit-MAIN[0][91]" title="MAIN[0][91]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-6">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 6</a>
</td>
</tr>

<tr><td>B92</td>
<td id="spartan6-CLK_S-bit-MAIN[0][92]" title="MAIN[0][92]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-5">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 5</a>
</td>
</tr>

<tr><td>B93</td>
<td id="spartan6-CLK_S-bit-MAIN[0][93]" title="MAIN[0][93]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_CLK_GCLK[0]-4">CLK_INT: mux CELL[1].IMUX_CLK_GCLK[0] bit 4</a>
</td>
</tr>

<tr><td>B94</td>
<td>-</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B96</td>
<td id="spartan6-CLK_S-bit-MAIN[0][96]" title="MAIN[0][96]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B97</td>
<td id="spartan6-CLK_S-bit-MAIN[0][97]" title="MAIN[0][97]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B98</td>
<td id="spartan6-CLK_S-bit-MAIN[0][98]" title="MAIN[0][98]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B99</td>
<td id="spartan6-CLK_S-bit-MAIN[0][99]" title="MAIN[0][99]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B100</td>
<td id="spartan6-CLK_S-bit-MAIN[0][100]" title="MAIN[0][100]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B101</td>
<td id="spartan6-CLK_S-bit-MAIN[0][101]" title="MAIN[0][101]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B102</td>
<td id="spartan6-CLK_S-bit-MAIN[0][102]" title="MAIN[0][102]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B103</td>
<td id="spartan6-CLK_S-bit-MAIN[0][103]" title="MAIN[0][103]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B104</td>
<td id="spartan6-CLK_S-bit-MAIN[0][104]" title="MAIN[0][104]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B105</td>
<td id="spartan6-CLK_S-bit-MAIN[0][105]" title="MAIN[0][105]">
<a href="#spartan6-CLK_S-BUFIO2[4]-POS_EDGE[0]">BUFIO2[4]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B106</td>
<td id="spartan6-CLK_S-bit-MAIN[0][106]" title="MAIN[0][106]">
<a href="#spartan6-CLK_S-BUFIO2[4]-POS_EDGE[1]">BUFIO2[4]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B107</td>
<td id="spartan6-CLK_S-bit-MAIN[0][107]" title="MAIN[0][107]">
<a href="#spartan6-CLK_S-BUFIO2[4]-POS_EDGE[2]">BUFIO2[4]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B108</td>
<td id="spartan6-CLK_S-bit-MAIN[0][108]" title="MAIN[0][108]">
<a href="#spartan6-CLK_S-BUFIO2[4]-NEG_EDGE[0]">BUFIO2[4]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B109</td>
<td id="spartan6-CLK_S-bit-MAIN[0][109]" title="MAIN[0][109]">
<a href="#spartan6-CLK_S-BUFIO2[4]-NEG_EDGE[1]">BUFIO2[4]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B110</td>
<td>-</td>
</tr>

<tr><td>B111</td>
<td id="spartan6-CLK_S-bit-MAIN[0][111]" title="MAIN[0][111]">
<a href="#spartan6-CLK_S-BUFIO2[4]-DIVIDE[0]">BUFIO2[4]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B112</td>
<td id="spartan6-CLK_S-bit-MAIN[0][112]" title="MAIN[0][112]">
<a href="#spartan6-CLK_S-BUFIO2[4]-DIVIDE[1]">BUFIO2[4]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B113</td>
<td id="spartan6-CLK_S-bit-MAIN[0][113]" title="MAIN[0][113]">
<a href="#spartan6-CLK_S-BUFIO2[4]-DIVIDE[2]">BUFIO2[4]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B114</td>
<td id="spartan6-CLK_S-bit-MAIN[0][114]" title="MAIN[0][114]">
<a href="#spartan6-CLK_S-BUFIO2[4]-R_EDGE">BUFIO2[4]:  R_EDGE</a>
</td>
</tr>

<tr><td>B115</td>
<td id="spartan6-CLK_S-bit-MAIN[0][115]" title="MAIN[0][115]">
<a href="#spartan6-CLK_S-BUFIO2[4]-ENABLE">BUFIO2[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B116</td>
<td id="spartan6-CLK_S-bit-MAIN[0][116]" title="MAIN[0][116]">
<a href="#spartan6-CLK_S-BUFIO2[4]-ENABLE_2CLK">BUFIO2[4]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B117</td>
<td>-</td>
</tr>

<tr><td>B118</td>
<td>-</td>
</tr>

<tr><td>B119</td>
<td>-</td>
</tr>

<tr><td>B120</td>
<td>-</td>
</tr>

<tr><td>B121</td>
<td>-</td>
</tr>

<tr><td>B122</td>
<td>-</td>
</tr>

<tr><td>B123</td>
<td id="spartan6-CLK_S-bit-MAIN[0][123]" title="MAIN[0][123]">
<a href="#spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[0]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B124</td>
<td id="spartan6-CLK_S-bit-MAIN[0][124]" title="MAIN[0][124]">
<a href="#spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[1]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B125</td>
<td id="spartan6-CLK_S-bit-MAIN[0][125]" title="MAIN[0][125]">
<a href="#spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[2]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B127</td>
<td id="spartan6-CLK_S-bit-MAIN[0][127]" title="MAIN[0][127]">
<a href="#spartan6-CLK_S-BUFIO2FB[4]-ENABLE">BUFIO2FB[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B128</td>
<td>-</td>
</tr>

<tr><td>B129</td>
<td id="spartan6-CLK_S-bit-MAIN[0][129]" title="MAIN[0][129]">
<a href="#spartan6-CLK_S-BUFIO2[4]-DIVIDE_BYPASS">BUFIO2[4]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B130</td>
<td id="spartan6-CLK_S-bit-MAIN[0][130]" title="MAIN[0][130]">
<a href="#spartan6-CLK_S-BUFIO2FB[4]-DIVIDE_BYPASS[3]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B131</td>
<td id="spartan6-CLK_S-bit-MAIN[0][131]" title="MAIN[0][131]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[4]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[4] bit 1</a>
</td>
</tr>

<tr><td>B132</td>
<td id="spartan6-CLK_S-bit-MAIN[0][132]" title="MAIN[0][132]">
<a href="#spartan6-CLK_S-BUFIO2[4]-IOCLK_ENABLE">BUFIO2[4]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B133</td>
<td id="spartan6-CLK_S-bit-MAIN[0][133]" title="MAIN[0][133]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[4]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[4] bit 0</a>
</td>
</tr>

<tr><td>B134</td>
<td id="spartan6-CLK_S-bit-MAIN[0][134]" title="MAIN[0][134]">
<a href="#spartan6-CLK_S-BUFIO2[4]-CMT_ENABLE">BUFIO2[4]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B135</td>
<td id="spartan6-CLK_S-bit-MAIN[0][135]" title="MAIN[0][135]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE">BUFPLL:  ENABLE</a>
</td>
</tr>

<tr><td>B136</td>
<td id="spartan6-CLK_S-bit-MAIN[0][136]" title="MAIN[0][136]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[0]">BUFPLL:  DIVIDE0 bit 0</a>
</td>
</tr>

<tr><td>B137</td>
<td id="spartan6-CLK_S-bit-MAIN[0][137]" title="MAIN[0][137]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[1]">BUFPLL:  DIVIDE0 bit 1</a>
</td>
</tr>

<tr><td>B138</td>
<td id="spartan6-CLK_S-bit-MAIN[0][138]" title="MAIN[0][138]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[2]">BUFPLL:  DIVIDE0 bit 2</a>
</td>
</tr>

<tr><td>B139</td>
<td id="spartan6-CLK_S-bit-MAIN[0][139]" title="MAIN[0][139]">
<a href="#spartan6-CLK_S-BUFPLL-LOCK_SRC[1]">BUFPLL:  LOCK_SRC bit 1</a>
</td>
</tr>

<tr><td>B140</td>
<td id="spartan6-CLK_S-bit-MAIN[0][140]" title="MAIN[0][140]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_SYNC0">BUFPLL: ! ENABLE_SYNC0</a>
</td>
</tr>

<tr><td>B141</td>
<td id="spartan6-CLK_S-bit-MAIN[0][141]" title="MAIN[0][141]">
<a href="#spartan6-CLK_S-BUFPLL-DATA_RATE0[0]">BUFPLL:  DATA_RATE0 bit 0</a>
</td>
</tr>

<tr><td>B142</td>
<td id="spartan6-CLK_S-bit-MAIN[0][142]" title="MAIN[0][142]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[0]">BUFPLL:  DIVIDE1 bit 0</a>
</td>
</tr>

<tr><td>B143</td>
<td id="spartan6-CLK_S-bit-MAIN[0][143]" title="MAIN[0][143]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[1]">BUFPLL:  DIVIDE1 bit 1</a>
</td>
</tr>

<tr><td>B144</td>
<td id="spartan6-CLK_S-bit-MAIN[0][144]" title="MAIN[0][144]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B145</td>
<td id="spartan6-CLK_S-bit-MAIN[0][145]" title="MAIN[0][145]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B146</td>
<td id="spartan6-CLK_S-bit-MAIN[0][146]" title="MAIN[0][146]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B147</td>
<td id="spartan6-CLK_S-bit-MAIN[0][147]" title="MAIN[0][147]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B148</td>
<td id="spartan6-CLK_S-bit-MAIN[0][148]" title="MAIN[0][148]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B149</td>
<td id="spartan6-CLK_S-bit-MAIN[0][149]" title="MAIN[0][149]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B150</td>
<td id="spartan6-CLK_S-bit-MAIN[0][150]" title="MAIN[0][150]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B151</td>
<td id="spartan6-CLK_S-bit-MAIN[0][151]" title="MAIN[0][151]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B152</td>
<td id="spartan6-CLK_S-bit-MAIN[0][152]" title="MAIN[0][152]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B153</td>
<td id="spartan6-CLK_S-bit-MAIN[0][153]" title="MAIN[0][153]">
<a href="#spartan6-CLK_S-BUFIO2[5]-POS_EDGE[0]">BUFIO2[5]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B154</td>
<td id="spartan6-CLK_S-bit-MAIN[0][154]" title="MAIN[0][154]">
<a href="#spartan6-CLK_S-BUFIO2[5]-POS_EDGE[1]">BUFIO2[5]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B155</td>
<td id="spartan6-CLK_S-bit-MAIN[0][155]" title="MAIN[0][155]">
<a href="#spartan6-CLK_S-BUFIO2[5]-POS_EDGE[2]">BUFIO2[5]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B156</td>
<td id="spartan6-CLK_S-bit-MAIN[0][156]" title="MAIN[0][156]">
<a href="#spartan6-CLK_S-BUFIO2[5]-NEG_EDGE[0]">BUFIO2[5]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B157</td>
<td id="spartan6-CLK_S-bit-MAIN[0][157]" title="MAIN[0][157]">
<a href="#spartan6-CLK_S-BUFIO2[5]-NEG_EDGE[1]">BUFIO2[5]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B158</td>
<td>-</td>
</tr>

<tr><td>B159</td>
<td id="spartan6-CLK_S-bit-MAIN[0][159]" title="MAIN[0][159]">
<a href="#spartan6-CLK_S-BUFIO2[5]-DIVIDE[0]">BUFIO2[5]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B160</td>
<td id="spartan6-CLK_S-bit-MAIN[0][160]" title="MAIN[0][160]">
<a href="#spartan6-CLK_S-BUFIO2[5]-DIVIDE[1]">BUFIO2[5]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B161</td>
<td id="spartan6-CLK_S-bit-MAIN[0][161]" title="MAIN[0][161]">
<a href="#spartan6-CLK_S-BUFIO2[5]-DIVIDE[2]">BUFIO2[5]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B162</td>
<td id="spartan6-CLK_S-bit-MAIN[0][162]" title="MAIN[0][162]">
<a href="#spartan6-CLK_S-BUFIO2[5]-R_EDGE">BUFIO2[5]:  R_EDGE</a>
</td>
</tr>

<tr><td>B163</td>
<td id="spartan6-CLK_S-bit-MAIN[0][163]" title="MAIN[0][163]">
<a href="#spartan6-CLK_S-BUFIO2[5]-ENABLE">BUFIO2[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B164</td>
<td id="spartan6-CLK_S-bit-MAIN[0][164]" title="MAIN[0][164]">
<a href="#spartan6-CLK_S-BUFIO2[5]-ENABLE_2CLK">BUFIO2[5]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B165</td>
<td>-</td>
</tr>

<tr><td>B166</td>
<td>-</td>
</tr>

<tr><td>B167</td>
<td>-</td>
</tr>

<tr><td>B168</td>
<td>-</td>
</tr>

<tr><td>B169</td>
<td>-</td>
</tr>

<tr><td>B170</td>
<td>-</td>
</tr>

<tr><td>B171</td>
<td id="spartan6-CLK_S-bit-MAIN[0][171]" title="MAIN[0][171]">
<a href="#spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[0]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B172</td>
<td id="spartan6-CLK_S-bit-MAIN[0][172]" title="MAIN[0][172]">
<a href="#spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[1]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B173</td>
<td id="spartan6-CLK_S-bit-MAIN[0][173]" title="MAIN[0][173]">
<a href="#spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[2]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B174</td>
<td>-</td>
</tr>

<tr><td>B175</td>
<td id="spartan6-CLK_S-bit-MAIN[0][175]" title="MAIN[0][175]">
<a href="#spartan6-CLK_S-BUFIO2FB[5]-ENABLE">BUFIO2FB[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B176</td>
<td>-</td>
</tr>

<tr><td>B177</td>
<td id="spartan6-CLK_S-bit-MAIN[0][177]" title="MAIN[0][177]">
<a href="#spartan6-CLK_S-BUFIO2[5]-DIVIDE_BYPASS">BUFIO2[5]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B178</td>
<td id="spartan6-CLK_S-bit-MAIN[0][178]" title="MAIN[0][178]">
<a href="#spartan6-CLK_S-BUFIO2FB[5]-DIVIDE_BYPASS[3]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B179</td>
<td id="spartan6-CLK_S-bit-MAIN[0][179]" title="MAIN[0][179]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[5]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[5] bit 1</a>
</td>
</tr>

<tr><td>B180</td>
<td id="spartan6-CLK_S-bit-MAIN[0][180]" title="MAIN[0][180]">
<a href="#spartan6-CLK_S-BUFIO2[5]-IOCLK_ENABLE">BUFIO2[5]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B181</td>
<td id="spartan6-CLK_S-bit-MAIN[0][181]" title="MAIN[0][181]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[5]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[5] bit 0</a>
</td>
</tr>

<tr><td>B182</td>
<td id="spartan6-CLK_S-bit-MAIN[0][182]" title="MAIN[0][182]">
<a href="#spartan6-CLK_S-BUFIO2[5]-CMT_ENABLE">BUFIO2[5]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B183</td>
<td id="spartan6-CLK_S-bit-MAIN[0][183]" title="MAIN[0][183]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[2]">BUFPLL:  DIVIDE1 bit 2</a>
</td>
</tr>

<tr><td>B184</td>
<td id="spartan6-CLK_S-bit-MAIN[0][184]" title="MAIN[0][184]">
<a href="#spartan6-CLK_S-BUFPLL-LOCK_SRC[0]">BUFPLL:  LOCK_SRC bit 0</a>
</td>
</tr>

<tr><td>B185</td>
<td id="spartan6-CLK_S-bit-MAIN[0][185]" title="MAIN[0][185]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_SYNC1">BUFPLL: ! ENABLE_SYNC1</a>
</td>
</tr>

<tr><td>B186</td>
<td id="spartan6-CLK_S-bit-MAIN[0][186]" title="MAIN[0][186]">
<a href="#spartan6-CLK_S-BUFPLL-DATA_RATE1[0]">BUFPLL:  DATA_RATE1 bit 0</a>
</td>
</tr>

<tr><td>B187</td>
<td id="spartan6-CLK_S-bit-MAIN[0][187]" title="MAIN[0][187]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[3]">BUFPLL:  DIVIDE0 bit 3</a>
</td>
</tr>

<tr><td>B188</td>
<td>-</td>
</tr>

<tr><td>B189</td>
<td id="spartan6-CLK_S-bit-MAIN[0][189]" title="MAIN[0][189]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[4]">BUFPLL:  DIVIDE0 bit 4</a>
</td>
</tr>

<tr><td>B190</td>
<td id="spartan6-CLK_S-bit-MAIN[0][190]" title="MAIN[0][190]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE0[5]">BUFPLL:  DIVIDE0 bit 5</a>
</td>
</tr>

<tr><td>B191</td>
<td id="spartan6-CLK_S-bit-MAIN[0][191]" title="MAIN[0][191]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[3]">BUFPLL:  DIVIDE1 bit 3</a>
</td>
</tr>

<tr><td>B192</td>
<td id="spartan6-CLK_S-bit-MAIN[0][192]" title="MAIN[0][192]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B193</td>
<td id="spartan6-CLK_S-bit-MAIN[0][193]" title="MAIN[0][193]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B194</td>
<td id="spartan6-CLK_S-bit-MAIN[0][194]" title="MAIN[0][194]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B195</td>
<td id="spartan6-CLK_S-bit-MAIN[0][195]" title="MAIN[0][195]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B196</td>
<td id="spartan6-CLK_S-bit-MAIN[0][196]" title="MAIN[0][196]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B197</td>
<td id="spartan6-CLK_S-bit-MAIN[0][197]" title="MAIN[0][197]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B198</td>
<td id="spartan6-CLK_S-bit-MAIN[0][198]" title="MAIN[0][198]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B199</td>
<td id="spartan6-CLK_S-bit-MAIN[0][199]" title="MAIN[0][199]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B200</td>
<td id="spartan6-CLK_S-bit-MAIN[0][200]" title="MAIN[0][200]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B201</td>
<td id="spartan6-CLK_S-bit-MAIN[0][201]" title="MAIN[0][201]">
<a href="#spartan6-CLK_S-BUFIO2[2]-POS_EDGE[0]">BUFIO2[2]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B202</td>
<td id="spartan6-CLK_S-bit-MAIN[0][202]" title="MAIN[0][202]">
<a href="#spartan6-CLK_S-BUFIO2[2]-POS_EDGE[1]">BUFIO2[2]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B203</td>
<td id="spartan6-CLK_S-bit-MAIN[0][203]" title="MAIN[0][203]">
<a href="#spartan6-CLK_S-BUFIO2[2]-POS_EDGE[2]">BUFIO2[2]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B204</td>
<td id="spartan6-CLK_S-bit-MAIN[0][204]" title="MAIN[0][204]">
<a href="#spartan6-CLK_S-BUFIO2[2]-NEG_EDGE[0]">BUFIO2[2]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B205</td>
<td id="spartan6-CLK_S-bit-MAIN[0][205]" title="MAIN[0][205]">
<a href="#spartan6-CLK_S-BUFIO2[2]-NEG_EDGE[1]">BUFIO2[2]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B206</td>
<td>-</td>
</tr>

<tr><td>B207</td>
<td id="spartan6-CLK_S-bit-MAIN[0][207]" title="MAIN[0][207]">
<a href="#spartan6-CLK_S-BUFIO2[2]-DIVIDE[0]">BUFIO2[2]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B208</td>
<td id="spartan6-CLK_S-bit-MAIN[0][208]" title="MAIN[0][208]">
<a href="#spartan6-CLK_S-BUFIO2[2]-DIVIDE[1]">BUFIO2[2]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B209</td>
<td id="spartan6-CLK_S-bit-MAIN[0][209]" title="MAIN[0][209]">
<a href="#spartan6-CLK_S-BUFIO2[2]-DIVIDE[2]">BUFIO2[2]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B210</td>
<td id="spartan6-CLK_S-bit-MAIN[0][210]" title="MAIN[0][210]">
<a href="#spartan6-CLK_S-BUFIO2[2]-R_EDGE">BUFIO2[2]:  R_EDGE</a>
</td>
</tr>

<tr><td>B211</td>
<td id="spartan6-CLK_S-bit-MAIN[0][211]" title="MAIN[0][211]">
<a href="#spartan6-CLK_S-BUFIO2[2]-ENABLE">BUFIO2[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B212</td>
<td id="spartan6-CLK_S-bit-MAIN[0][212]" title="MAIN[0][212]">
<a href="#spartan6-CLK_S-BUFIO2[2]-ENABLE_2CLK">BUFIO2[2]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B213</td>
<td>-</td>
</tr>

<tr><td>B214</td>
<td>-</td>
</tr>

<tr><td>B215</td>
<td>-</td>
</tr>

<tr><td>B216</td>
<td>-</td>
</tr>

<tr><td>B217</td>
<td>-</td>
</tr>

<tr><td>B218</td>
<td>-</td>
</tr>

<tr><td>B219</td>
<td id="spartan6-CLK_S-bit-MAIN[0][219]" title="MAIN[0][219]">
<a href="#spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[0]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B220</td>
<td id="spartan6-CLK_S-bit-MAIN[0][220]" title="MAIN[0][220]">
<a href="#spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[1]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B221</td>
<td id="spartan6-CLK_S-bit-MAIN[0][221]" title="MAIN[0][221]">
<a href="#spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[2]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B222</td>
<td>-</td>
</tr>

<tr><td>B223</td>
<td id="spartan6-CLK_S-bit-MAIN[0][223]" title="MAIN[0][223]">
<a href="#spartan6-CLK_S-BUFIO2FB[2]-ENABLE">BUFIO2FB[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B224</td>
<td>-</td>
</tr>

<tr><td>B225</td>
<td id="spartan6-CLK_S-bit-MAIN[0][225]" title="MAIN[0][225]">
<a href="#spartan6-CLK_S-BUFIO2[2]-DIVIDE_BYPASS">BUFIO2[2]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B226</td>
<td id="spartan6-CLK_S-bit-MAIN[0][226]" title="MAIN[0][226]">
<a href="#spartan6-CLK_S-BUFIO2FB[2]-DIVIDE_BYPASS[3]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B227</td>
<td id="spartan6-CLK_S-bit-MAIN[0][227]" title="MAIN[0][227]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[2]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[2] bit 1</a>
</td>
</tr>

<tr><td>B228</td>
<td id="spartan6-CLK_S-bit-MAIN[0][228]" title="MAIN[0][228]">
<a href="#spartan6-CLK_S-BUFIO2[2]-IOCLK_ENABLE">BUFIO2[2]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B229</td>
<td id="spartan6-CLK_S-bit-MAIN[0][229]" title="MAIN[0][229]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[2]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[2] bit 0</a>
</td>
</tr>

<tr><td>B230</td>
<td id="spartan6-CLK_S-bit-MAIN[0][230]" title="MAIN[0][230]">
<a href="#spartan6-CLK_S-BUFIO2[2]-CMT_ENABLE">BUFIO2[2]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B231</td>
<td>-</td>
</tr>

<tr><td>B232</td>
<td id="spartan6-CLK_S-bit-MAIN[0][232]" title="MAIN[0][232]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[4]">BUFPLL:  DIVIDE1 bit 4</a>
</td>
</tr>

<tr><td>B233</td>
<td id="spartan6-CLK_S-bit-MAIN[0][233]" title="MAIN[0][233]">
<a href="#spartan6-CLK_S-BUFPLL-DIVIDE1[5]">BUFPLL:  DIVIDE1 bit 5</a>
</td>
</tr>

<tr><td>B234</td>
<td id="spartan6-CLK_S-bit-MAIN[0][234]" title="MAIN[0][234]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[0]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B235</td>
<td>-</td>
</tr>

<tr><td>B236</td>
<td>-</td>
</tr>

<tr><td>B237</td>
<td id="spartan6-CLK_S-bit-MAIN[0][237]" title="MAIN[0][237]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[0]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B238</td>
<td>-</td>
</tr>

<tr><td>B239</td>
<td>-</td>
</tr>

<tr><td>B240</td>
<td id="spartan6-CLK_S-bit-MAIN[0][240]" title="MAIN[0][240]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B241</td>
<td id="spartan6-CLK_S-bit-MAIN[0][241]" title="MAIN[0][241]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B242</td>
<td id="spartan6-CLK_S-bit-MAIN[0][242]" title="MAIN[0][242]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B243</td>
<td id="spartan6-CLK_S-bit-MAIN[0][243]" title="MAIN[0][243]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B244</td>
<td id="spartan6-CLK_S-bit-MAIN[0][244]" title="MAIN[0][244]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B245</td>
<td id="spartan6-CLK_S-bit-MAIN[0][245]" title="MAIN[0][245]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B246</td>
<td id="spartan6-CLK_S-bit-MAIN[0][246]" title="MAIN[0][246]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B247</td>
<td id="spartan6-CLK_S-bit-MAIN[0][247]" title="MAIN[0][247]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B248</td>
<td id="spartan6-CLK_S-bit-MAIN[0][248]" title="MAIN[0][248]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B249</td>
<td id="spartan6-CLK_S-bit-MAIN[0][249]" title="MAIN[0][249]">
<a href="#spartan6-CLK_S-BUFIO2[3]-POS_EDGE[0]">BUFIO2[3]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B250</td>
<td id="spartan6-CLK_S-bit-MAIN[0][250]" title="MAIN[0][250]">
<a href="#spartan6-CLK_S-BUFIO2[3]-POS_EDGE[1]">BUFIO2[3]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B251</td>
<td id="spartan6-CLK_S-bit-MAIN[0][251]" title="MAIN[0][251]">
<a href="#spartan6-CLK_S-BUFIO2[3]-POS_EDGE[2]">BUFIO2[3]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B252</td>
<td id="spartan6-CLK_S-bit-MAIN[0][252]" title="MAIN[0][252]">
<a href="#spartan6-CLK_S-BUFIO2[3]-NEG_EDGE[0]">BUFIO2[3]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B253</td>
<td id="spartan6-CLK_S-bit-MAIN[0][253]" title="MAIN[0][253]">
<a href="#spartan6-CLK_S-BUFIO2[3]-NEG_EDGE[1]">BUFIO2[3]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B254</td>
<td>-</td>
</tr>

<tr><td>B255</td>
<td id="spartan6-CLK_S-bit-MAIN[0][255]" title="MAIN[0][255]">
<a href="#spartan6-CLK_S-BUFIO2[3]-DIVIDE[0]">BUFIO2[3]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B256</td>
<td id="spartan6-CLK_S-bit-MAIN[0][256]" title="MAIN[0][256]">
<a href="#spartan6-CLK_S-BUFIO2[3]-DIVIDE[1]">BUFIO2[3]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B257</td>
<td id="spartan6-CLK_S-bit-MAIN[0][257]" title="MAIN[0][257]">
<a href="#spartan6-CLK_S-BUFIO2[3]-DIVIDE[2]">BUFIO2[3]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B258</td>
<td id="spartan6-CLK_S-bit-MAIN[0][258]" title="MAIN[0][258]">
<a href="#spartan6-CLK_S-BUFIO2[3]-R_EDGE">BUFIO2[3]:  R_EDGE</a>
</td>
</tr>

<tr><td>B259</td>
<td id="spartan6-CLK_S-bit-MAIN[0][259]" title="MAIN[0][259]">
<a href="#spartan6-CLK_S-BUFIO2[3]-ENABLE">BUFIO2[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B260</td>
<td id="spartan6-CLK_S-bit-MAIN[0][260]" title="MAIN[0][260]">
<a href="#spartan6-CLK_S-BUFIO2[3]-ENABLE_2CLK">BUFIO2[3]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B261</td>
<td>-</td>
</tr>

<tr><td>B262</td>
<td>-</td>
</tr>

<tr><td>B263</td>
<td>-</td>
</tr>

<tr><td>B264</td>
<td>-</td>
</tr>

<tr><td>B265</td>
<td>-</td>
</tr>

<tr><td>B266</td>
<td>-</td>
</tr>

<tr><td>B267</td>
<td id="spartan6-CLK_S-bit-MAIN[0][267]" title="MAIN[0][267]">
<a href="#spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[0]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B268</td>
<td id="spartan6-CLK_S-bit-MAIN[0][268]" title="MAIN[0][268]">
<a href="#spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[1]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B269</td>
<td id="spartan6-CLK_S-bit-MAIN[0][269]" title="MAIN[0][269]">
<a href="#spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[2]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B270</td>
<td>-</td>
</tr>

<tr><td>B271</td>
<td id="spartan6-CLK_S-bit-MAIN[0][271]" title="MAIN[0][271]">
<a href="#spartan6-CLK_S-BUFIO2FB[3]-ENABLE">BUFIO2FB[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B272</td>
<td>-</td>
</tr>

<tr><td>B273</td>
<td id="spartan6-CLK_S-bit-MAIN[0][273]" title="MAIN[0][273]">
<a href="#spartan6-CLK_S-BUFIO2[3]-DIVIDE_BYPASS">BUFIO2[3]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B274</td>
<td id="spartan6-CLK_S-bit-MAIN[0][274]" title="MAIN[0][274]">
<a href="#spartan6-CLK_S-BUFIO2FB[3]-DIVIDE_BYPASS[3]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B275</td>
<td id="spartan6-CLK_S-bit-MAIN[0][275]" title="MAIN[0][275]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[3]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[3] bit 1</a>
</td>
</tr>

<tr><td>B276</td>
<td id="spartan6-CLK_S-bit-MAIN[0][276]" title="MAIN[0][276]">
<a href="#spartan6-CLK_S-BUFIO2[3]-IOCLK_ENABLE">BUFIO2[3]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B277</td>
<td id="spartan6-CLK_S-bit-MAIN[0][277]" title="MAIN[0][277]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[3]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[3] bit 0</a>
</td>
</tr>

<tr><td>B278</td>
<td id="spartan6-CLK_S-bit-MAIN[0][278]" title="MAIN[0][278]">
<a href="#spartan6-CLK_S-BUFIO2[3]-CMT_ENABLE">BUFIO2[3]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B279</td>
<td id="spartan6-CLK_S-bit-MAIN[0][279]" title="MAIN[0][279]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC0[0]">BUFPLL:  ENABLE_NONE_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B280</td>
<td id="spartan6-CLK_S-bit-MAIN[0][280]" title="MAIN[0][280]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[1]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B281</td>
<td id="spartan6-CLK_S-bit-MAIN[0][281]" title="MAIN[0][281]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC1[0]">BUFPLL:  ENABLE_NONE_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B282</td>
<td id="spartan6-CLK_S-bit-MAIN[0][282]" title="MAIN[0][282]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[1]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B283</td>
<td>-</td>
</tr>

<tr><td>B284</td>
<td>-</td>
</tr>

<tr><td>B285</td>
<td id="spartan6-CLK_S-bit-MAIN[0][285]" title="MAIN[0][285]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC0[1]">BUFPLL:  ENABLE_NONE_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B286</td>
<td id="spartan6-CLK_S-bit-MAIN[0][286]" title="MAIN[0][286]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC0[2]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 2</a>
</td>
</tr>

<tr><td>B287</td>
<td>-</td>
</tr>

<tr><td>B288</td>
<td id="spartan6-CLK_S-bit-MAIN[0][288]" title="MAIN[0][288]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B289</td>
<td id="spartan6-CLK_S-bit-MAIN[0][289]" title="MAIN[0][289]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B290</td>
<td id="spartan6-CLK_S-bit-MAIN[0][290]" title="MAIN[0][290]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B291</td>
<td id="spartan6-CLK_S-bit-MAIN[0][291]" title="MAIN[0][291]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B292</td>
<td id="spartan6-CLK_S-bit-MAIN[0][292]" title="MAIN[0][292]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B293</td>
<td id="spartan6-CLK_S-bit-MAIN[0][293]" title="MAIN[0][293]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B294</td>
<td id="spartan6-CLK_S-bit-MAIN[0][294]" title="MAIN[0][294]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B295</td>
<td id="spartan6-CLK_S-bit-MAIN[0][295]" title="MAIN[0][295]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B296</td>
<td id="spartan6-CLK_S-bit-MAIN[0][296]" title="MAIN[0][296]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B297</td>
<td id="spartan6-CLK_S-bit-MAIN[0][297]" title="MAIN[0][297]">
<a href="#spartan6-CLK_S-BUFIO2[0]-POS_EDGE[0]">BUFIO2[0]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B298</td>
<td id="spartan6-CLK_S-bit-MAIN[0][298]" title="MAIN[0][298]">
<a href="#spartan6-CLK_S-BUFIO2[0]-POS_EDGE[1]">BUFIO2[0]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B299</td>
<td id="spartan6-CLK_S-bit-MAIN[0][299]" title="MAIN[0][299]">
<a href="#spartan6-CLK_S-BUFIO2[0]-POS_EDGE[2]">BUFIO2[0]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B300</td>
<td id="spartan6-CLK_S-bit-MAIN[0][300]" title="MAIN[0][300]">
<a href="#spartan6-CLK_S-BUFIO2[0]-NEG_EDGE[0]">BUFIO2[0]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B301</td>
<td id="spartan6-CLK_S-bit-MAIN[0][301]" title="MAIN[0][301]">
<a href="#spartan6-CLK_S-BUFIO2[0]-NEG_EDGE[1]">BUFIO2[0]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B302</td>
<td>-</td>
</tr>

<tr><td>B303</td>
<td id="spartan6-CLK_S-bit-MAIN[0][303]" title="MAIN[0][303]">
<a href="#spartan6-CLK_S-BUFIO2[0]-DIVIDE[0]">BUFIO2[0]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B304</td>
<td id="spartan6-CLK_S-bit-MAIN[0][304]" title="MAIN[0][304]">
<a href="#spartan6-CLK_S-BUFIO2[0]-DIVIDE[1]">BUFIO2[0]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B305</td>
<td id="spartan6-CLK_S-bit-MAIN[0][305]" title="MAIN[0][305]">
<a href="#spartan6-CLK_S-BUFIO2[0]-DIVIDE[2]">BUFIO2[0]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B306</td>
<td id="spartan6-CLK_S-bit-MAIN[0][306]" title="MAIN[0][306]">
<a href="#spartan6-CLK_S-BUFIO2[0]-R_EDGE">BUFIO2[0]:  R_EDGE</a>
</td>
</tr>

<tr><td>B307</td>
<td id="spartan6-CLK_S-bit-MAIN[0][307]" title="MAIN[0][307]">
<a href="#spartan6-CLK_S-BUFIO2[0]-ENABLE">BUFIO2[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B308</td>
<td id="spartan6-CLK_S-bit-MAIN[0][308]" title="MAIN[0][308]">
<a href="#spartan6-CLK_S-BUFIO2[0]-ENABLE_2CLK">BUFIO2[0]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B309</td>
<td>-</td>
</tr>

<tr><td>B310</td>
<td>-</td>
</tr>

<tr><td>B311</td>
<td>-</td>
</tr>

<tr><td>B312</td>
<td>-</td>
</tr>

<tr><td>B313</td>
<td>-</td>
</tr>

<tr><td>B314</td>
<td>-</td>
</tr>

<tr><td>B315</td>
<td id="spartan6-CLK_S-bit-MAIN[0][315]" title="MAIN[0][315]">
<a href="#spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[0]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B316</td>
<td id="spartan6-CLK_S-bit-MAIN[0][316]" title="MAIN[0][316]">
<a href="#spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[1]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B317</td>
<td id="spartan6-CLK_S-bit-MAIN[0][317]" title="MAIN[0][317]">
<a href="#spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[2]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B318</td>
<td>-</td>
</tr>

<tr><td>B319</td>
<td id="spartan6-CLK_S-bit-MAIN[0][319]" title="MAIN[0][319]">
<a href="#spartan6-CLK_S-BUFIO2FB[0]-ENABLE">BUFIO2FB[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B320</td>
<td>-</td>
</tr>

<tr><td>B321</td>
<td id="spartan6-CLK_S-bit-MAIN[0][321]" title="MAIN[0][321]">
<a href="#spartan6-CLK_S-BUFIO2[0]-DIVIDE_BYPASS">BUFIO2[0]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B322</td>
<td id="spartan6-CLK_S-bit-MAIN[0][322]" title="MAIN[0][322]">
<a href="#spartan6-CLK_S-BUFIO2FB[0]-DIVIDE_BYPASS[3]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B323</td>
<td id="spartan6-CLK_S-bit-MAIN[0][323]" title="MAIN[0][323]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[0]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[0] bit 1</a>
</td>
</tr>

<tr><td>B324</td>
<td id="spartan6-CLK_S-bit-MAIN[0][324]" title="MAIN[0][324]">
<a href="#spartan6-CLK_S-BUFIO2[0]-IOCLK_ENABLE">BUFIO2[0]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B325</td>
<td id="spartan6-CLK_S-bit-MAIN[0][325]" title="MAIN[0][325]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[0]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[0] bit 0</a>
</td>
</tr>

<tr><td>B326</td>
<td id="spartan6-CLK_S-bit-MAIN[0][326]" title="MAIN[0][326]">
<a href="#spartan6-CLK_S-BUFIO2[0]-CMT_ENABLE">BUFIO2[0]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B327</td>
<td>-</td>
</tr>

<tr><td>B328</td>
<td id="spartan6-CLK_S-bit-MAIN[0][328]" title="MAIN[0][328]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_NONE_SYNC1[1]">BUFPLL:  ENABLE_NONE_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B329</td>
<td id="spartan6-CLK_S-bit-MAIN[0][329]" title="MAIN[0][329]">
<a href="#spartan6-CLK_S-BUFPLL-ENABLE_BOTH_SYNC1[2]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 2</a>
</td>
</tr>

<tr><td>B330</td>
<td id="spartan6-CLK_S-bit-MAIN[0][330]" title="MAIN[0][330]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-0">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[0] bit 0</a>
</td>
</tr>

<tr><td>B331</td>
<td id="spartan6-CLK_S-bit-MAIN[0][331]" title="MAIN[0][331]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-1">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[0] bit 1</a>
</td>
</tr>

<tr><td>B332</td>
<td id="spartan6-CLK_S-bit-MAIN[0][332]" title="MAIN[0][332]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[0]-2">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[0] bit 2</a>
</td>
</tr>

<tr><td>B333</td>
<td id="spartan6-CLK_S-bit-MAIN[0][333]" title="MAIN[0][333]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-0">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[1] bit 0</a>
</td>
</tr>

<tr><td>B334</td>
<td id="spartan6-CLK_S-bit-MAIN[0][334]" title="MAIN[0][334]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-1">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[1] bit 1</a>
</td>
</tr>

<tr><td>B335</td>
<td id="spartan6-CLK_S-bit-MAIN[0][335]" title="MAIN[0][335]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_PLLIN[1]-2">CLK_INT: mux CELL[1].IMUX_BUFPLL_PLLIN[1] bit 2</a>
</td>
</tr>

<tr><td>B336</td>
<td id="spartan6-CLK_S-bit-MAIN[0][336]" title="MAIN[0][336]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B337</td>
<td id="spartan6-CLK_S-bit-MAIN[0][337]" title="MAIN[0][337]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B338</td>
<td id="spartan6-CLK_S-bit-MAIN[0][338]" title="MAIN[0][338]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B339</td>
<td id="spartan6-CLK_S-bit-MAIN[0][339]" title="MAIN[0][339]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B340</td>
<td id="spartan6-CLK_S-bit-MAIN[0][340]" title="MAIN[0][340]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B341</td>
<td id="spartan6-CLK_S-bit-MAIN[0][341]" title="MAIN[0][341]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B342</td>
<td id="spartan6-CLK_S-bit-MAIN[0][342]" title="MAIN[0][342]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B343</td>
<td id="spartan6-CLK_S-bit-MAIN[0][343]" title="MAIN[0][343]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B344</td>
<td id="spartan6-CLK_S-bit-MAIN[0][344]" title="MAIN[0][344]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[3].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[3].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B345</td>
<td id="spartan6-CLK_S-bit-MAIN[0][345]" title="MAIN[0][345]">
<a href="#spartan6-CLK_S-BUFIO2[1]-POS_EDGE[0]">BUFIO2[1]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B346</td>
<td id="spartan6-CLK_S-bit-MAIN[0][346]" title="MAIN[0][346]">
<a href="#spartan6-CLK_S-BUFIO2[1]-POS_EDGE[1]">BUFIO2[1]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B347</td>
<td id="spartan6-CLK_S-bit-MAIN[0][347]" title="MAIN[0][347]">
<a href="#spartan6-CLK_S-BUFIO2[1]-POS_EDGE[2]">BUFIO2[1]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B348</td>
<td id="spartan6-CLK_S-bit-MAIN[0][348]" title="MAIN[0][348]">
<a href="#spartan6-CLK_S-BUFIO2[1]-NEG_EDGE[0]">BUFIO2[1]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B349</td>
<td id="spartan6-CLK_S-bit-MAIN[0][349]" title="MAIN[0][349]">
<a href="#spartan6-CLK_S-BUFIO2[1]-NEG_EDGE[1]">BUFIO2[1]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B350</td>
<td>-</td>
</tr>

<tr><td>B351</td>
<td id="spartan6-CLK_S-bit-MAIN[0][351]" title="MAIN[0][351]">
<a href="#spartan6-CLK_S-BUFIO2[1]-DIVIDE[0]">BUFIO2[1]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B352</td>
<td id="spartan6-CLK_S-bit-MAIN[0][352]" title="MAIN[0][352]">
<a href="#spartan6-CLK_S-BUFIO2[1]-DIVIDE[1]">BUFIO2[1]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B353</td>
<td id="spartan6-CLK_S-bit-MAIN[0][353]" title="MAIN[0][353]">
<a href="#spartan6-CLK_S-BUFIO2[1]-DIVIDE[2]">BUFIO2[1]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B354</td>
<td id="spartan6-CLK_S-bit-MAIN[0][354]" title="MAIN[0][354]">
<a href="#spartan6-CLK_S-BUFIO2[1]-R_EDGE">BUFIO2[1]:  R_EDGE</a>
</td>
</tr>

<tr><td>B355</td>
<td id="spartan6-CLK_S-bit-MAIN[0][355]" title="MAIN[0][355]">
<a href="#spartan6-CLK_S-BUFIO2[1]-ENABLE">BUFIO2[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B356</td>
<td id="spartan6-CLK_S-bit-MAIN[0][356]" title="MAIN[0][356]">
<a href="#spartan6-CLK_S-BUFIO2[1]-ENABLE_2CLK">BUFIO2[1]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B357</td>
<td>-</td>
</tr>

<tr><td>B358</td>
<td>-</td>
</tr>

<tr><td>B359</td>
<td>-</td>
</tr>

<tr><td>B360</td>
<td>-</td>
</tr>

<tr><td>B361</td>
<td>-</td>
</tr>

<tr><td>B362</td>
<td>-</td>
</tr>

<tr><td>B363</td>
<td id="spartan6-CLK_S-bit-MAIN[0][363]" title="MAIN[0][363]">
<a href="#spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[0]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B364</td>
<td id="spartan6-CLK_S-bit-MAIN[0][364]" title="MAIN[0][364]">
<a href="#spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[1]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B365</td>
<td id="spartan6-CLK_S-bit-MAIN[0][365]" title="MAIN[0][365]">
<a href="#spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[2]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B366</td>
<td>-</td>
</tr>

<tr><td>B367</td>
<td id="spartan6-CLK_S-bit-MAIN[0][367]" title="MAIN[0][367]">
<a href="#spartan6-CLK_S-BUFIO2FB[1]-ENABLE">BUFIO2FB[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B368</td>
<td>-</td>
</tr>

<tr><td>B369</td>
<td id="spartan6-CLK_S-bit-MAIN[0][369]" title="MAIN[0][369]">
<a href="#spartan6-CLK_S-BUFIO2[1]-DIVIDE_BYPASS">BUFIO2[1]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B370</td>
<td id="spartan6-CLK_S-bit-MAIN[0][370]" title="MAIN[0][370]">
<a href="#spartan6-CLK_S-BUFIO2FB[1]-DIVIDE_BYPASS[3]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B371</td>
<td id="spartan6-CLK_S-bit-MAIN[0][371]" title="MAIN[0][371]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[1]-1">CLK_INT: mux CELL[1].DIVCLK_CLKC[1] bit 1</a>
</td>
</tr>

<tr><td>B372</td>
<td id="spartan6-CLK_S-bit-MAIN[0][372]" title="MAIN[0][372]">
<a href="#spartan6-CLK_S-BUFIO2[1]-IOCLK_ENABLE">BUFIO2[1]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B373</td>
<td id="spartan6-CLK_S-bit-MAIN[0][373]" title="MAIN[0][373]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].DIVCLK_CLKC[1]-0">CLK_INT: mux CELL[1].DIVCLK_CLKC[1] bit 0</a>
</td>
</tr>

<tr><td>B374</td>
<td id="spartan6-CLK_S-bit-MAIN[0][374]" title="MAIN[0][374]">
<a href="#spartan6-CLK_S-BUFIO2[1]-CMT_ENABLE">BUFIO2[1]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B375</td>
<td id="spartan6-CLK_S-bit-MAIN[0][375]" title="MAIN[0][375]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[0]-0">CLK_INT: mux CELL[1].IMUX_BUFPLL_LOCKED[0] bit 0</a>
</td>
</tr>

<tr><td>B376</td>
<td id="spartan6-CLK_S-bit-MAIN[0][376]" title="MAIN[0][376]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[0]-1">CLK_INT: mux CELL[1].IMUX_BUFPLL_LOCKED[0] bit 1</a>
</td>
</tr>

<tr><td>B377</td>
<td id="spartan6-CLK_S-bit-MAIN[0][377]" title="MAIN[0][377]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[1]-0">CLK_INT: mux CELL[1].IMUX_BUFPLL_LOCKED[1] bit 0</a>
</td>
</tr>

<tr><td>B378</td>
<td id="spartan6-CLK_S-bit-MAIN[0][378]" title="MAIN[0][378]">
<a href="#spartan6-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFPLL_LOCKED[1]-1">CLK_INT: mux CELL[1].IMUX_BUFPLL_LOCKED[1] bit 1</a>
</td>
</tr>

<tr><td>B379</td>
<td id="spartan6-CLK_S-bit-MAIN[0][379]" title="MAIN[0][379]">
<a href="#spartan6-CLK_S-MISR_CLK-ENABLE">MISR_CLK:  ENABLE</a>
</td>
</tr>

<tr><td>B380</td>
<td id="spartan6-CLK_S-bit-MAIN[0][380]" title="MAIN[0][380]">
<a href="#spartan6-CLK_S-MISR_CLK-RESET">MISR_CLK:  RESET</a>
</td>
</tr>

<tr><td>B381</td>
<td>-</td>
</tr>

<tr><td>B382</td>
<td>-</td>
</tr>

<tr><td>B383</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_n"><a class="header" href="#tile-clk_n">Tile CLK_N</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-clk_int-1"><a class="header" href="#switchbox-clk_int-1">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_CLK_GCLK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-7"><a href="#spartan6-CLK_N-bit-MAIN[0][90]">MAIN[0][90]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-6"><a href="#spartan6-CLK_N-bit-MAIN[0][91]">MAIN[0][91]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-5"><a href="#spartan6-CLK_N-bit-MAIN[0][92]">MAIN[0][92]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-4"><a href="#spartan6-CLK_N-bit-MAIN[0][93]">MAIN[0][93]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-3"><a href="#spartan6-CLK_N-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][87]">MAIN[0][87]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][88]">MAIN[0][88]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][89]">MAIN[0][89]</a></td><td>CELL[0].IMUX_CLK_GCLK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[8]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[9]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[12]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[13]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[14]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_CLK_GCLK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-7"><a href="#spartan6-CLK_N-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-6"><a href="#spartan6-CLK_N-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-5"><a href="#spartan6-CLK_N-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-4"><a href="#spartan6-CLK_N-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-3"><a href="#spartan6-CLK_N-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][43]">MAIN[0][43]</a></td><td>CELL[0].IMUX_CLK_GCLK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[8]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[9]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[10]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[11]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK[12]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK[13]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK[14]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK[15]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_I[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][290]">MAIN[0][290]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][289]">MAIN[0][289]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][288]">MAIN[0][288]</a></td><td>CELL[0].IMUX_BUFIO2_I[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][98]">MAIN[0][98]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][97]">MAIN[0][97]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][96]">MAIN[0][96]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[2].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPCLK[0]</td><td>CELL[2].GTPCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_I[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][338]">MAIN[0][338]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][337]">MAIN[0][337]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][336]">MAIN[0][336]</a></td><td>CELL[0].IMUX_BUFIO2_I[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][146]">MAIN[0][146]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][145]">MAIN[0][145]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][144]">MAIN[0][144]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[2].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPCLK[1]</td><td>CELL[2].GTPCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_I[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][194]">MAIN[0][194]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][193]">MAIN[0][193]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][192]">MAIN[0][192]</a></td><td>CELL[0].IMUX_BUFIO2_I[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[3].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPCLK[2]</td><td>CELL[2].GTPCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_I[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][242]">MAIN[0][242]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][241]">MAIN[0][241]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][240]">MAIN[0][240]</a></td><td>CELL[0].IMUX_BUFIO2_I[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][48]">MAIN[0][48]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[3].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPCLK[3]</td><td>CELL[2].GTPCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_IB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][293]">MAIN[0][293]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][292]">MAIN[0][292]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][291]">MAIN[0][291]</a></td><td>CELL[0].IMUX_BUFIO2_IB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][101]">MAIN[0][101]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][100]">MAIN[0][100]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][99]">MAIN[0][99]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[2].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_IB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][341]">MAIN[0][341]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][340]">MAIN[0][340]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][339]">MAIN[0][339]</a></td><td>CELL[0].IMUX_BUFIO2_IB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][149]">MAIN[0][149]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][148]">MAIN[0][148]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][147]">MAIN[0][147]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[2].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_IB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][197]">MAIN[0][197]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][196]">MAIN[0][196]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][195]">MAIN[0][195]</a></td><td>CELL[0].IMUX_BUFIO2_IB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[3].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2_IB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][245]">MAIN[0][245]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][244]">MAIN[0][244]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][243]">MAIN[0][243]</a></td><td>CELL[0].IMUX_BUFIO2_IB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[3].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[3].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[3].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2FB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][296]">MAIN[0][296]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][295]">MAIN[0][295]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][294]">MAIN[0][294]</a></td><td>CELL[0].IMUX_BUFIO2FB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][104]">MAIN[0][104]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][103]">MAIN[0][103]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][102]">MAIN[0][102]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[2].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[1]</td><td>CELL[2].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[1]</td><td>CELL[2].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPFB[0]</td><td>CELL[2].GTPFB[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2FB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][344]">MAIN[0][344]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][343]">MAIN[0][343]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][342]">MAIN[0][342]</a></td><td>CELL[0].IMUX_BUFIO2FB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][152]">MAIN[0][152]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][151]">MAIN[0][151]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][150]">MAIN[0][150]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[2].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[0]</td><td>CELL[2].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[0]</td><td>CELL[2].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPFB[1]</td><td>CELL[2].GTPFB[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2FB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][200]">MAIN[0][200]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][199]">MAIN[0][199]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][198]">MAIN[0][198]</a></td><td>CELL[0].IMUX_BUFIO2FB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[3].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[1]</td><td>CELL[3].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[1]</td><td>CELL[3].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPFB[2]</td><td>CELL[2].GTPFB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFIO2FB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][248]">MAIN[0][248]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][247]">MAIN[0][247]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][246]">MAIN[0][246]</a></td><td>CELL[0].IMUX_BUFIO2FB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[3].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[0]</td><td>CELL[3].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[0]</td><td>CELL[3].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[0].GTPFB[3]</td><td>CELL[2].GTPFB[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][323]">MAIN[0][323]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][325]">MAIN[0][325]</a></td><td>CELL[0].DIVCLK_CLKC[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[0].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][371]">MAIN[0][371]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][373]">MAIN[0][373]</a></td><td>CELL[0].DIVCLK_CLKC[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[0].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[2]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][227]">MAIN[0][227]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[2]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][229]">MAIN[0][229]</a></td><td>CELL[0].DIVCLK_CLKC[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[0].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[3]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][275]">MAIN[0][275]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[3]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][277]">MAIN[0][277]</a></td><td>CELL[0].DIVCLK_CLKC[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[0].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[4]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][131]">MAIN[0][131]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[4]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][133]">MAIN[0][133]</a></td><td>CELL[0].DIVCLK_CLKC[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[5]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][179]">MAIN[0][179]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[5]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][181]">MAIN[0][181]</a></td><td>CELL[0].DIVCLK_CLKC[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[2].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[6]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[6]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>CELL[0].DIVCLK_CLKC[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes DIVCLK_CLKC[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[7]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][83]">MAIN[0][83]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[7]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][85]">MAIN[0][85]</a></td><td>CELL[0].DIVCLK_CLKC[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[3].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFPLL_PLLIN[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][332]">MAIN[0][332]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][331]">MAIN[0][331]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][330]">MAIN[0][330]</a></td><td>CELL[0].IMUX_BUFPLL_PLLIN[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFPLL_PLLIN[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-2"><a href="#spartan6-CLK_N-bit-MAIN[0][335]">MAIN[0][335]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][334]">MAIN[0][334]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][333]">MAIN[0][333]</a></td><td>CELL[0].IMUX_BUFPLL_PLLIN[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_CLKOUT_S[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFPLL_LOCKED[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[0]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][376]">MAIN[0][376]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[0]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][375]">MAIN[0][375]</a></td><td>CELL[0].IMUX_BUFPLL_LOCKED[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N switchbox CLK_INT muxes IMUX_BUFPLL_LOCKED[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[1]-1"><a href="#spartan6-CLK_N-bit-MAIN[0][378]">MAIN[0][378]</a></td><td id="spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[1]-0"><a href="#spartan6-CLK_N-bit-MAIN[0][377]">MAIN[0][377]</a></td><td>CELL[0].IMUX_BUFPLL_LOCKED[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[0].CMT_BUFPLL_V_LOCKED_S[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2-1"><a class="header" href="#bels-bufio2-1">Bels BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFIO2 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[0].IMUX_BUFIO2_I[0]</td><td>CELL[0].IMUX_BUFIO2_I[1]</td><td>CELL[0].IMUX_BUFIO2_I[2]</td><td>CELL[0].IMUX_BUFIO2_I[3]</td><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>CELL[2].IMUX_BUFIO2_I[3]</td></tr>

<tr><td>IB</td><td>in</td><td>CELL[0].IMUX_BUFIO2_IB[0]</td><td>CELL[0].IMUX_BUFIO2_IB[1]</td><td>CELL[0].IMUX_BUFIO2_IB[2]</td><td>CELL[0].IMUX_BUFIO2_IB[3]</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td></tr>

<tr><td>DIVCLK</td><td>out</td><td>CELL[0].OUT_DIVCLK[0]</td><td>CELL[0].OUT_DIVCLK[1]</td><td>CELL[0].OUT_DIVCLK[2]</td><td>CELL[0].OUT_DIVCLK[3]</td><td>CELL[2].OUT_DIVCLK[0]</td><td>CELL[2].OUT_DIVCLK[1]</td><td>CELL[2].OUT_DIVCLK[2]</td><td>CELL[2].OUT_DIVCLK[3]</td></tr>

<tr><td>DIVCLK_CMT</td><td>out</td><td>CELL[0].DIVCLK_CMT_V[0]</td><td>CELL[0].DIVCLK_CMT_V[1]</td><td>CELL[0].DIVCLK_CMT_V[2]</td><td>CELL[0].DIVCLK_CMT_V[3]</td><td>CELL[0].DIVCLK_CMT_V[4]</td><td>CELL[0].DIVCLK_CMT_V[5]</td><td>CELL[0].DIVCLK_CMT_V[6]</td><td>CELL[0].DIVCLK_CMT_V[7]</td></tr>

<tr><td>IOCLK</td><td>out</td><td>CELL[0].IOCLK[0]</td><td>CELL[0].IOCLK[1]</td><td>CELL[0].IOCLK[2]</td><td>CELL[0].IOCLK[3]</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

<tr><td>SERDESSTROBE</td><td>out</td><td>CELL[0].IOCE[0]</td><td>CELL[0].IOCE[1]</td><td>CELL[0].IOCE[2]</td><td>CELL[0].IOCE[3]</td><td>CELL[2].IOCE[0]</td><td>CELL[2].IOCE[1]</td><td>CELL[2].IOCE[2]</td><td>CELL[2].IOCE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFIO2 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_N-BUFIO2[0]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][307]">MAIN[0][307]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][355]">MAIN[0][355]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][211]">MAIN[0][211]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][259]">MAIN[0][259]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][115]">MAIN[0][115]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][163]">MAIN[0][163]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>ENABLE_2CLK</td><td id="spartan6-CLK_N-BUFIO2[0]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][308]">MAIN[0][308]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][356]">MAIN[0][356]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][212]">MAIN[0][212]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][260]">MAIN[0][260]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][116]">MAIN[0][116]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][164]">MAIN[0][164]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-ENABLE_2CLK"><a href="#spartan6-CLK_N-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>CMT_ENABLE</td><td id="spartan6-CLK_N-BUFIO2[0]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][326]">MAIN[0][326]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][374]">MAIN[0][374]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][230]">MAIN[0][230]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][278]">MAIN[0][278]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][134]">MAIN[0][134]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][182]">MAIN[0][182]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-CMT_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][86]">MAIN[0][86]</a></td></tr>

<tr><td>IOCLK_ENABLE</td><td id="spartan6-CLK_N-BUFIO2[0]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][324]">MAIN[0][324]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][372]">MAIN[0][372]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][228]">MAIN[0][228]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][276]">MAIN[0][276]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][132]">MAIN[0][132]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][180]">MAIN[0][180]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-IOCLK_ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][84]">MAIN[0][84]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#spartan6-CLK_N-BUFIO2[0]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[1]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[2]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[3]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[4]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[5]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[6]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_N-BUFIO2[7]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE_BYPASS</td><td id="spartan6-CLK_N-BUFIO2[0]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][321]">!MAIN[0][321]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][369]">!MAIN[0][369]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][225]">!MAIN[0][225]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][273]">!MAIN[0][273]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][129]">!MAIN[0][129]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][177]">!MAIN[0][177]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][33]">!MAIN[0][33]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-DIVIDE_BYPASS"><a href="#spartan6-CLK_N-bit-MAIN[0][81]">!MAIN[0][81]</a></td></tr>

<tr><td>R_EDGE</td><td id="spartan6-CLK_N-BUFIO2[0]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][306]">MAIN[0][306]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][354]">MAIN[0][354]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][210]">MAIN[0][210]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][258]">MAIN[0][258]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][114]">MAIN[0][114]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][162]">MAIN[0][162]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-R_EDGE"><a href="#spartan6-CLK_N-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>POS_EDGE bit 0</td><td id="spartan6-CLK_N-BUFIO2[0]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][297]">MAIN[0][297]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][345]">MAIN[0][345]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][201]">MAIN[0][201]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][249]">MAIN[0][249]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][105]">MAIN[0][105]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][153]">MAIN[0][153]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-POS_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>POS_EDGE bit 1</td><td id="spartan6-CLK_N-BUFIO2[0]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][298]">MAIN[0][298]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][346]">MAIN[0][346]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][202]">MAIN[0][202]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][250]">MAIN[0][250]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][106]">MAIN[0][106]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][154]">MAIN[0][154]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-POS_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>POS_EDGE bit 2</td><td id="spartan6-CLK_N-BUFIO2[0]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][299]">MAIN[0][299]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][347]">MAIN[0][347]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][203]">MAIN[0][203]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][251]">MAIN[0][251]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][107]">MAIN[0][107]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][155]">MAIN[0][155]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-POS_EDGE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>NEG_EDGE bit 0</td><td id="spartan6-CLK_N-BUFIO2[0]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][300]">MAIN[0][300]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][348]">MAIN[0][348]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][204]">MAIN[0][204]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][252]">MAIN[0][252]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][108]">MAIN[0][108]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][156]">MAIN[0][156]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-NEG_EDGE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>NEG_EDGE bit 1</td><td id="spartan6-CLK_N-BUFIO2[0]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][301]">MAIN[0][301]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][349]">MAIN[0][349]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][205]">MAIN[0][205]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][253]">MAIN[0][253]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][109]">MAIN[0][109]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][157]">MAIN[0][157]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-NEG_EDGE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_N-BUFIO2[0]-DIVIDE"><th>BUFIO2[0].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[0]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][305]">MAIN[0][305]</a></td><td id="spartan6-CLK_N-BUFIO2[0]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][304]">MAIN[0][304]</a></td><td id="spartan6-CLK_N-BUFIO2[0]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][303]">MAIN[0][303]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[1]-DIVIDE"><th>BUFIO2[1].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[1]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][353]">MAIN[0][353]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][352]">MAIN[0][352]</a></td><td id="spartan6-CLK_N-BUFIO2[1]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][351]">MAIN[0][351]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[2]-DIVIDE"><th>BUFIO2[2].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[2]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][209]">MAIN[0][209]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][208]">MAIN[0][208]</a></td><td id="spartan6-CLK_N-BUFIO2[2]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][207]">MAIN[0][207]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[3]-DIVIDE"><th>BUFIO2[3].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[3]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][257]">MAIN[0][257]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][256]">MAIN[0][256]</a></td><td id="spartan6-CLK_N-BUFIO2[3]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][255]">MAIN[0][255]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[4]-DIVIDE"><th>BUFIO2[4].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[4]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][113]">MAIN[0][113]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][112]">MAIN[0][112]</a></td><td id="spartan6-CLK_N-BUFIO2[4]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][111]">MAIN[0][111]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[5]-DIVIDE"><th>BUFIO2[5].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[5]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][161]">MAIN[0][161]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][160]">MAIN[0][160]</a></td><td id="spartan6-CLK_N-BUFIO2[5]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][159]">MAIN[0][159]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[6]-DIVIDE"><th>BUFIO2[6].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[6]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan6-CLK_N-BUFIO2[6]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr id="spartan6-CLK_N-BUFIO2[7]-DIVIDE"><th>BUFIO2[7].DIVIDE</th><td id="spartan6-CLK_N-BUFIO2[7]-DIVIDE[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][65]">MAIN[0][65]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-DIVIDE[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="spartan6-CLK_N-BUFIO2[7]-DIVIDE[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2fb-1"><a class="header" href="#bels-bufio2fb-1">Bels BUFIO2FB</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFIO2FB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[0].IMUX_BUFIO2FB[0]</td><td>CELL[0].IMUX_BUFIO2FB[1]</td><td>CELL[0].IMUX_BUFIO2FB[2]</td><td>CELL[0].IMUX_BUFIO2FB[3]</td><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>CELL[2].IMUX_BUFIO2FB[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[0].IOFBCLK_CMT_V[0]</td><td>CELL[0].IOFBCLK_CMT_V[1]</td><td>CELL[0].IOFBCLK_CMT_V[2]</td><td>CELL[0].IOFBCLK_CMT_V[3]</td><td>CELL[0].IOFBCLK_CMT_V[4]</td><td>CELL[0].IOFBCLK_CMT_V[5]</td><td>CELL[0].IOFBCLK_CMT_V[6]</td><td>CELL[0].IOFBCLK_CMT_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFIO2FB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_N-BUFIO2FB[0]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][319]">MAIN[0][319]</a></td><td id="spartan6-CLK_N-BUFIO2FB[1]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][367]">MAIN[0][367]</a></td><td id="spartan6-CLK_N-BUFIO2FB[2]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][223]">MAIN[0][223]</a></td><td id="spartan6-CLK_N-BUFIO2FB[3]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][271]">MAIN[0][271]</a></td><td id="spartan6-CLK_N-BUFIO2FB[4]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][127]">MAIN[0][127]</a></td><td id="spartan6-CLK_N-BUFIO2FB[5]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][175]">MAIN[0][175]</a></td><td id="spartan6-CLK_N-BUFIO2FB[6]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan6-CLK_N-BUFIO2FB[7]-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 0</td><td id="spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][315]">!MAIN[0][315]</a></td><td id="spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][363]">!MAIN[0][363]</a></td><td id="spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][219]">!MAIN[0][219]</a></td><td id="spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][267]">!MAIN[0][267]</a></td><td id="spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][123]">!MAIN[0][123]</a></td><td id="spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][171]">!MAIN[0][171]</a></td><td id="spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][27]">!MAIN[0][27]</a></td><td id="spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][75]">!MAIN[0][75]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 1</td><td id="spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][316]">!MAIN[0][316]</a></td><td id="spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][364]">!MAIN[0][364]</a></td><td id="spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][220]">!MAIN[0][220]</a></td><td id="spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][268]">!MAIN[0][268]</a></td><td id="spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][124]">!MAIN[0][124]</a></td><td id="spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][172]">!MAIN[0][172]</a></td><td id="spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][28]">!MAIN[0][28]</a></td><td id="spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][76]">!MAIN[0][76]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 2</td><td id="spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][317]">!MAIN[0][317]</a></td><td id="spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][365]">!MAIN[0][365]</a></td><td id="spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][221]">!MAIN[0][221]</a></td><td id="spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][269]">!MAIN[0][269]</a></td><td id="spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][125]">!MAIN[0][125]</a></td><td id="spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][173]">!MAIN[0][173]</a></td><td id="spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][29]">!MAIN[0][29]</a></td><td id="spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][77]">!MAIN[0][77]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 3</td><td id="spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][322]">!MAIN[0][322]</a></td><td id="spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][370]">!MAIN[0][370]</a></td><td id="spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][226]">!MAIN[0][226]</a></td><td id="spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][274]">!MAIN[0][274]</a></td><td id="spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][130]">!MAIN[0][130]</a></td><td id="spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][178]">!MAIN[0][178]</a></td><td id="spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][34]">!MAIN[0][34]</a></td><td id="spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][82]">!MAIN[0][82]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufpll-1"><a class="header" href="#bels-bufpll-1">Bels BUFPLL</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFPLL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>GCLK[0]</td><td>in</td><td>CELL[0].IMUX_CLK_GCLK[0]</td></tr>

<tr><td>GCLK[1]</td><td>in</td><td>CELL[0].IMUX_CLK_GCLK[1]</td></tr>

<tr><td>PLLIN_CMT[0]</td><td>in</td><td>CELL[0].IMUX_BUFPLL_PLLIN[0]</td></tr>

<tr><td>PLLIN_CMT[1]</td><td>in</td><td>CELL[0].IMUX_BUFPLL_PLLIN[1]</td></tr>

<tr><td>LOCKED[0]</td><td>in</td><td>CELL[0].IMUX_BUFPLL_LOCKED[0]</td></tr>

<tr><td>LOCKED[1]</td><td>in</td><td>CELL[0].IMUX_BUFPLL_LOCKED[1]</td></tr>

<tr><td>PLLCLK[0]</td><td>out</td><td>CELL[0].PLLCLK[0]</td></tr>

<tr><td>PLLCLK[1]</td><td>out</td><td>CELL[0].PLLCLK[1]</td></tr>

<tr><td>PLLCE[0]</td><td>out</td><td>CELL[0].PLLCE[0]</td></tr>

<tr><td>PLLCE[1]</td><td>out</td><td>CELL[0].PLLCE[1]</td></tr>

<tr><td>LOCK[0]</td><td>out</td><td>CELL[2].OUT_BEL[18]</td></tr>

<tr><td>LOCK[1]</td><td>out</td><td>CELL[2].OUT_BEL[19]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel BUFPLL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_N-BUFPLL-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][135]">MAIN[0][135]</a></td></tr>

<tr><td>LOCK_SRC</td><td><a href="#spartan6-CLK_N-BUFPLL-LOCK_SRC">[enum: BUFPLL_LOCK_SRC]</a></td></tr>

<tr><td>DATA_RATE0</td><td><a href="#spartan6-CLK_N-BUFPLL-DATA_RATE0">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DATA_RATE1</td><td><a href="#spartan6-CLK_N-BUFPLL-DATA_RATE1">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DIVIDE0</td><td><a href="#spartan6-CLK_N-BUFPLL-DIVIDE0">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE1</td><td><a href="#spartan6-CLK_N-BUFPLL-DIVIDE1">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 0</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][234]">MAIN[0][234]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 1</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][280]">MAIN[0][280]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 2</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][286]">MAIN[0][286]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 0</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][237]">MAIN[0][237]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 1</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][282]">MAIN[0][282]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 2</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][329]">MAIN[0][329]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 0</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC0[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][279]">MAIN[0][279]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 1</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC0[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][285]">MAIN[0][285]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 0</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC1[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][281]">MAIN[0][281]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 1</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC1[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][328]">MAIN[0][328]</a></td></tr>

<tr><td>ENABLE_SYNC0</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_SYNC0"><a href="#spartan6-CLK_N-bit-MAIN[0][140]">!MAIN[0][140]</a></td></tr>

<tr><td>ENABLE_SYNC1</td><td id="spartan6-CLK_N-BUFPLL-ENABLE_SYNC1"><a href="#spartan6-CLK_N-bit-MAIN[0][185]">!MAIN[0][185]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N enum BUFPLL_LOCK_SRC</caption>
<thead>
<tr id="spartan6-CLK_N-BUFPLL-LOCK_SRC"><th>BUFPLL.LOCK_SRC</th><td id="spartan6-CLK_N-BUFPLL-LOCK_SRC[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][139]">MAIN[0][139]</a></td><td id="spartan6-CLK_N-BUFPLL-LOCK_SRC[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][184]">MAIN[0][184]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>

<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N enum BUFPLL_DATA_RATE</caption>
<thead>
<tr id="spartan6-CLK_N-BUFPLL-DATA_RATE0"><th>BUFPLL.DATA_RATE0</th><td id="spartan6-CLK_N-BUFPLL-DATA_RATE0[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][141]">MAIN[0][141]</a></td></tr>

<tr id="spartan6-CLK_N-BUFPLL-DATA_RATE1"><th>BUFPLL.DATA_RATE1</th><td id="spartan6-CLK_N-BUFPLL-DATA_RATE1[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][186]">MAIN[0][186]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>0</td></tr>

<tr><td>DDR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_N-BUFPLL-DIVIDE0"><th>BUFPLL.DIVIDE0</th><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[5]"><a href="#spartan6-CLK_N-bit-MAIN[0][190]">MAIN[0][190]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[4]"><a href="#spartan6-CLK_N-bit-MAIN[0][189]">MAIN[0][189]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][187]">MAIN[0][187]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][138]">MAIN[0][138]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][137]">MAIN[0][137]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE0[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][136]">MAIN[0][136]</a></td></tr>

<tr id="spartan6-CLK_N-BUFPLL-DIVIDE1"><th>BUFPLL.DIVIDE1</th><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[5]"><a href="#spartan6-CLK_N-bit-MAIN[0][233]">MAIN[0][233]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[4]"><a href="#spartan6-CLK_N-bit-MAIN[0][232]">MAIN[0][232]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[3]"><a href="#spartan6-CLK_N-bit-MAIN[0][191]">MAIN[0][191]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[2]"><a href="#spartan6-CLK_N-bit-MAIN[0][183]">MAIN[0][183]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[1]"><a href="#spartan6-CLK_N-bit-MAIN[0][143]">MAIN[0][143]</a></td><td id="spartan6-CLK_N-BUFPLL-DIVIDE1[0]"><a href="#spartan6-CLK_N-bit-MAIN[0][142]">MAIN[0][142]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misr-1"><a class="header" href="#bels-misr-1">Bels MISR</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel MISR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISR_CLK</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel MISR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISR_CLK</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_N-MISR_CLK-ENABLE"><a href="#spartan6-CLK_N-bit-MAIN[0][379]">MAIN[0][379]</a></td></tr>

<tr><td>RESET</td><td id="spartan6-CLK_N-MISR_CLK-RESET"><a href="#spartan6-CLK_N-bit-MAIN[0][380]">MAIN[0][380]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_CLK_GCLK[0]</td><td>BUFPLL.GCLK[0]</td></tr>

<tr><td>CELL[0].IMUX_CLK_GCLK[1]</td><td>BUFPLL.GCLK[1]</td></tr>

<tr><td>CELL[0].IOCLK[0]</td><td>BUFIO2[0].IOCLK</td></tr>

<tr><td>CELL[0].IOCLK[1]</td><td>BUFIO2[1].IOCLK</td></tr>

<tr><td>CELL[0].IOCLK[2]</td><td>BUFIO2[2].IOCLK</td></tr>

<tr><td>CELL[0].IOCLK[3]</td><td>BUFIO2[3].IOCLK</td></tr>

<tr><td>CELL[0].IOCE[0]</td><td>BUFIO2[0].SERDESSTROBE</td></tr>

<tr><td>CELL[0].IOCE[1]</td><td>BUFIO2[1].SERDESSTROBE</td></tr>

<tr><td>CELL[0].IOCE[2]</td><td>BUFIO2[2].SERDESSTROBE</td></tr>

<tr><td>CELL[0].IOCE[3]</td><td>BUFIO2[3].SERDESSTROBE</td></tr>

<tr><td>CELL[0].PLLCLK[0]</td><td>BUFPLL.PLLCLK[0]</td></tr>

<tr><td>CELL[0].PLLCLK[1]</td><td>BUFPLL.PLLCLK[1]</td></tr>

<tr><td>CELL[0].PLLCE[0]</td><td>BUFPLL.PLLCE[0]</td></tr>

<tr><td>CELL[0].PLLCE[1]</td><td>BUFPLL.PLLCE[1]</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_I[0]</td><td>BUFIO2[0].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_I[1]</td><td>BUFIO2[1].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_I[2]</td><td>BUFIO2[2].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_I[3]</td><td>BUFIO2[3].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[0].IB</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[1].IB</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[2].IB</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[3].IB</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[0].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[1].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[2].I</td></tr>

<tr><td>CELL[0].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[3].I</td></tr>

<tr><td>CELL[0].OUT_DIVCLK[0]</td><td>BUFIO2[0].DIVCLK</td></tr>

<tr><td>CELL[0].OUT_DIVCLK[1]</td><td>BUFIO2[1].DIVCLK</td></tr>

<tr><td>CELL[0].OUT_DIVCLK[2]</td><td>BUFIO2[2].DIVCLK</td></tr>

<tr><td>CELL[0].OUT_DIVCLK[3]</td><td>BUFIO2[3].DIVCLK</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[0]</td><td>BUFIO2[0].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[1]</td><td>BUFIO2[1].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[2]</td><td>BUFIO2[2].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[3]</td><td>BUFIO2[3].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[4]</td><td>BUFIO2[4].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[5]</td><td>BUFIO2[5].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[6]</td><td>BUFIO2[6].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].DIVCLK_CMT_V[7]</td><td>BUFIO2[7].DIVCLK_CMT</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[0]</td><td>BUFIO2FB[0].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[1]</td><td>BUFIO2FB[1].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[2]</td><td>BUFIO2FB[2].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[3]</td><td>BUFIO2FB[3].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[4]</td><td>BUFIO2FB[4].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[5]</td><td>BUFIO2FB[5].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[6]</td><td>BUFIO2FB[6].O</td></tr>

<tr><td>CELL[0].IOFBCLK_CMT_V[7]</td><td>BUFIO2FB[7].O</td></tr>

<tr><td>CELL[0].IMUX_BUFPLL_PLLIN[0]</td><td>BUFPLL.PLLIN_CMT[0]</td></tr>

<tr><td>CELL[0].IMUX_BUFPLL_PLLIN[1]</td><td>BUFPLL.PLLIN_CMT[1]</td></tr>

<tr><td>CELL[0].IMUX_BUFPLL_LOCKED[0]</td><td>BUFPLL.LOCKED[0]</td></tr>

<tr><td>CELL[0].IMUX_BUFPLL_LOCKED[1]</td><td>BUFPLL.LOCKED[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[18]</td><td>BUFPLL.LOCK[0]</td></tr>

<tr><td>CELL[2].OUT_BEL[19]</td><td>BUFPLL.LOCK[1]</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO2[4].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO2[5].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO2[6].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO2[7].IOCLK</td></tr>

<tr><td>CELL[2].IOCE[0]</td><td>BUFIO2[4].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[1]</td><td>BUFIO2[5].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[2]</td><td>BUFIO2[6].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[3]</td><td>BUFIO2[7].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>BUFIO2[4].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>BUFIO2[5].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>BUFIO2[6].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[3]</td><td>BUFIO2[7].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[4].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[5].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[6].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[7].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[4].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[5].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[6].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[7].I</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[0]</td><td>BUFIO2[4].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[1]</td><td>BUFIO2[5].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[2]</td><td>BUFIO2[6].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[3]</td><td>BUFIO2[7].DIVCLK</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B0</td>
<td id="spartan6-CLK_N-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan6-CLK_N-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan6-CLK_N-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan6-CLK_N-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan6-CLK_N-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan6-CLK_N-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan6-CLK_N-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan6-CLK_N-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan6-CLK_N-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan6-CLK_N-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan6-CLK_N-BUFIO2[6]-POS_EDGE[0]">BUFIO2[6]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan6-CLK_N-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan6-CLK_N-BUFIO2[6]-POS_EDGE[1]">BUFIO2[6]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td id="spartan6-CLK_N-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartan6-CLK_N-BUFIO2[6]-POS_EDGE[2]">BUFIO2[6]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="spartan6-CLK_N-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartan6-CLK_N-BUFIO2[6]-NEG_EDGE[0]">BUFIO2[6]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td id="spartan6-CLK_N-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#spartan6-CLK_N-BUFIO2[6]-NEG_EDGE[1]">BUFIO2[6]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="spartan6-CLK_N-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#spartan6-CLK_N-BUFIO2[6]-DIVIDE[0]">BUFIO2[6]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan6-CLK_N-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan6-CLK_N-BUFIO2[6]-DIVIDE[1]">BUFIO2[6]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan6-CLK_N-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan6-CLK_N-BUFIO2[6]-DIVIDE[2]">BUFIO2[6]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan6-CLK_N-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan6-CLK_N-BUFIO2[6]-R_EDGE">BUFIO2[6]:  R_EDGE</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan6-CLK_N-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan6-CLK_N-BUFIO2[6]-ENABLE">BUFIO2[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan6-CLK_N-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan6-CLK_N-BUFIO2[6]-ENABLE_2CLK">BUFIO2[6]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="spartan6-CLK_N-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[0]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan6-CLK_N-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[1]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan6-CLK_N-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[2]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan6-CLK_N-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan6-CLK_N-BUFIO2FB[6]-ENABLE">BUFIO2FB[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="spartan6-CLK_N-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan6-CLK_N-BUFIO2[6]-DIVIDE_BYPASS">BUFIO2[6]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan6-CLK_N-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan6-CLK_N-BUFIO2FB[6]-DIVIDE_BYPASS[3]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan6-CLK_N-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[6]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[6] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan6-CLK_N-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan6-CLK_N-BUFIO2[6]-IOCLK_ENABLE">BUFIO2[6]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan6-CLK_N-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[6]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[6] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan6-CLK_N-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan6-CLK_N-BUFIO2[6]-CMT_ENABLE">BUFIO2[6]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B39</td>
<td id="spartan6-CLK_N-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-4">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 4</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan6-CLK_N-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-5">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 5</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan6-CLK_N-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-6">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 6</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan6-CLK_N-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-7">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan6-CLK_N-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-0">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 0</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan6-CLK_N-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-1">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 1</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan6-CLK_N-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-2">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 2</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan6-CLK_N-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[1]-3">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[1] bit 3</a>
</td>
</tr>

<tr><td>B47</td>
<td id="spartan6-CLK_N-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-3">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 3</a>
</td>
</tr>

<tr><td>B48</td>
<td id="spartan6-CLK_N-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td id="spartan6-CLK_N-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td id="spartan6-CLK_N-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td id="spartan6-CLK_N-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td id="spartan6-CLK_N-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan6-CLK_N-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan6-CLK_N-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan6-CLK_N-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan6-CLK_N-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan6-CLK_N-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan6-CLK_N-BUFIO2[7]-POS_EDGE[0]">BUFIO2[7]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan6-CLK_N-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan6-CLK_N-BUFIO2[7]-POS_EDGE[1]">BUFIO2[7]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan6-CLK_N-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan6-CLK_N-BUFIO2[7]-POS_EDGE[2]">BUFIO2[7]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan6-CLK_N-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan6-CLK_N-BUFIO2[7]-NEG_EDGE[0]">BUFIO2[7]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan6-CLK_N-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan6-CLK_N-BUFIO2[7]-NEG_EDGE[1]">BUFIO2[7]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="spartan6-CLK_N-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan6-CLK_N-BUFIO2[7]-DIVIDE[0]">BUFIO2[7]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B64</td>
<td id="spartan6-CLK_N-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#spartan6-CLK_N-BUFIO2[7]-DIVIDE[1]">BUFIO2[7]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B65</td>
<td id="spartan6-CLK_N-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#spartan6-CLK_N-BUFIO2[7]-DIVIDE[2]">BUFIO2[7]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B66</td>
<td id="spartan6-CLK_N-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#spartan6-CLK_N-BUFIO2[7]-R_EDGE">BUFIO2[7]:  R_EDGE</a>
</td>
</tr>

<tr><td>B67</td>
<td id="spartan6-CLK_N-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#spartan6-CLK_N-BUFIO2[7]-ENABLE">BUFIO2[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B68</td>
<td id="spartan6-CLK_N-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#spartan6-CLK_N-BUFIO2[7]-ENABLE_2CLK">BUFIO2[7]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="spartan6-CLK_N-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[0]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B76</td>
<td id="spartan6-CLK_N-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[1]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B77</td>
<td id="spartan6-CLK_N-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[2]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B79</td>
<td id="spartan6-CLK_N-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#spartan6-CLK_N-BUFIO2FB[7]-ENABLE">BUFIO2FB[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B80</td>
<td>-</td>
</tr>

<tr><td>B81</td>
<td id="spartan6-CLK_N-bit-MAIN[0][81]" title="MAIN[0][81]">
<a href="#spartan6-CLK_N-BUFIO2[7]-DIVIDE_BYPASS">BUFIO2[7]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B82</td>
<td id="spartan6-CLK_N-bit-MAIN[0][82]" title="MAIN[0][82]">
<a href="#spartan6-CLK_N-BUFIO2FB[7]-DIVIDE_BYPASS[3]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B83</td>
<td id="spartan6-CLK_N-bit-MAIN[0][83]" title="MAIN[0][83]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[7]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[7] bit 1</a>
</td>
</tr>

<tr><td>B84</td>
<td id="spartan6-CLK_N-bit-MAIN[0][84]" title="MAIN[0][84]">
<a href="#spartan6-CLK_N-BUFIO2[7]-IOCLK_ENABLE">BUFIO2[7]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B85</td>
<td id="spartan6-CLK_N-bit-MAIN[0][85]" title="MAIN[0][85]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[7]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[7] bit 0</a>
</td>
</tr>

<tr><td>B86</td>
<td id="spartan6-CLK_N-bit-MAIN[0][86]" title="MAIN[0][86]">
<a href="#spartan6-CLK_N-BUFIO2[7]-CMT_ENABLE">BUFIO2[7]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B87</td>
<td id="spartan6-CLK_N-bit-MAIN[0][87]" title="MAIN[0][87]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-2">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 2</a>
</td>
</tr>

<tr><td>B88</td>
<td id="spartan6-CLK_N-bit-MAIN[0][88]" title="MAIN[0][88]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-1">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 1</a>
</td>
</tr>

<tr><td>B89</td>
<td id="spartan6-CLK_N-bit-MAIN[0][89]" title="MAIN[0][89]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-0">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 0</a>
</td>
</tr>

<tr><td>B90</td>
<td id="spartan6-CLK_N-bit-MAIN[0][90]" title="MAIN[0][90]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-7">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 7</a>
</td>
</tr>

<tr><td>B91</td>
<td id="spartan6-CLK_N-bit-MAIN[0][91]" title="MAIN[0][91]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-6">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 6</a>
</td>
</tr>

<tr><td>B92</td>
<td id="spartan6-CLK_N-bit-MAIN[0][92]" title="MAIN[0][92]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-5">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 5</a>
</td>
</tr>

<tr><td>B93</td>
<td id="spartan6-CLK_N-bit-MAIN[0][93]" title="MAIN[0][93]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_CLK_GCLK[0]-4">CLK_INT: mux CELL[0].IMUX_CLK_GCLK[0] bit 4</a>
</td>
</tr>

<tr><td>B94</td>
<td>-</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B96</td>
<td id="spartan6-CLK_N-bit-MAIN[0][96]" title="MAIN[0][96]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B97</td>
<td id="spartan6-CLK_N-bit-MAIN[0][97]" title="MAIN[0][97]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B98</td>
<td id="spartan6-CLK_N-bit-MAIN[0][98]" title="MAIN[0][98]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B99</td>
<td id="spartan6-CLK_N-bit-MAIN[0][99]" title="MAIN[0][99]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B100</td>
<td id="spartan6-CLK_N-bit-MAIN[0][100]" title="MAIN[0][100]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B101</td>
<td id="spartan6-CLK_N-bit-MAIN[0][101]" title="MAIN[0][101]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B102</td>
<td id="spartan6-CLK_N-bit-MAIN[0][102]" title="MAIN[0][102]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B103</td>
<td id="spartan6-CLK_N-bit-MAIN[0][103]" title="MAIN[0][103]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B104</td>
<td id="spartan6-CLK_N-bit-MAIN[0][104]" title="MAIN[0][104]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B105</td>
<td id="spartan6-CLK_N-bit-MAIN[0][105]" title="MAIN[0][105]">
<a href="#spartan6-CLK_N-BUFIO2[4]-POS_EDGE[0]">BUFIO2[4]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B106</td>
<td id="spartan6-CLK_N-bit-MAIN[0][106]" title="MAIN[0][106]">
<a href="#spartan6-CLK_N-BUFIO2[4]-POS_EDGE[1]">BUFIO2[4]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B107</td>
<td id="spartan6-CLK_N-bit-MAIN[0][107]" title="MAIN[0][107]">
<a href="#spartan6-CLK_N-BUFIO2[4]-POS_EDGE[2]">BUFIO2[4]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B108</td>
<td id="spartan6-CLK_N-bit-MAIN[0][108]" title="MAIN[0][108]">
<a href="#spartan6-CLK_N-BUFIO2[4]-NEG_EDGE[0]">BUFIO2[4]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B109</td>
<td id="spartan6-CLK_N-bit-MAIN[0][109]" title="MAIN[0][109]">
<a href="#spartan6-CLK_N-BUFIO2[4]-NEG_EDGE[1]">BUFIO2[4]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B110</td>
<td>-</td>
</tr>

<tr><td>B111</td>
<td id="spartan6-CLK_N-bit-MAIN[0][111]" title="MAIN[0][111]">
<a href="#spartan6-CLK_N-BUFIO2[4]-DIVIDE[0]">BUFIO2[4]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B112</td>
<td id="spartan6-CLK_N-bit-MAIN[0][112]" title="MAIN[0][112]">
<a href="#spartan6-CLK_N-BUFIO2[4]-DIVIDE[1]">BUFIO2[4]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B113</td>
<td id="spartan6-CLK_N-bit-MAIN[0][113]" title="MAIN[0][113]">
<a href="#spartan6-CLK_N-BUFIO2[4]-DIVIDE[2]">BUFIO2[4]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B114</td>
<td id="spartan6-CLK_N-bit-MAIN[0][114]" title="MAIN[0][114]">
<a href="#spartan6-CLK_N-BUFIO2[4]-R_EDGE">BUFIO2[4]:  R_EDGE</a>
</td>
</tr>

<tr><td>B115</td>
<td id="spartan6-CLK_N-bit-MAIN[0][115]" title="MAIN[0][115]">
<a href="#spartan6-CLK_N-BUFIO2[4]-ENABLE">BUFIO2[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B116</td>
<td id="spartan6-CLK_N-bit-MAIN[0][116]" title="MAIN[0][116]">
<a href="#spartan6-CLK_N-BUFIO2[4]-ENABLE_2CLK">BUFIO2[4]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B117</td>
<td>-</td>
</tr>

<tr><td>B118</td>
<td>-</td>
</tr>

<tr><td>B119</td>
<td>-</td>
</tr>

<tr><td>B120</td>
<td>-</td>
</tr>

<tr><td>B121</td>
<td>-</td>
</tr>

<tr><td>B122</td>
<td>-</td>
</tr>

<tr><td>B123</td>
<td id="spartan6-CLK_N-bit-MAIN[0][123]" title="MAIN[0][123]">
<a href="#spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[0]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B124</td>
<td id="spartan6-CLK_N-bit-MAIN[0][124]" title="MAIN[0][124]">
<a href="#spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[1]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B125</td>
<td id="spartan6-CLK_N-bit-MAIN[0][125]" title="MAIN[0][125]">
<a href="#spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[2]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B127</td>
<td id="spartan6-CLK_N-bit-MAIN[0][127]" title="MAIN[0][127]">
<a href="#spartan6-CLK_N-BUFIO2FB[4]-ENABLE">BUFIO2FB[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B128</td>
<td>-</td>
</tr>

<tr><td>B129</td>
<td id="spartan6-CLK_N-bit-MAIN[0][129]" title="MAIN[0][129]">
<a href="#spartan6-CLK_N-BUFIO2[4]-DIVIDE_BYPASS">BUFIO2[4]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B130</td>
<td id="spartan6-CLK_N-bit-MAIN[0][130]" title="MAIN[0][130]">
<a href="#spartan6-CLK_N-BUFIO2FB[4]-DIVIDE_BYPASS[3]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B131</td>
<td id="spartan6-CLK_N-bit-MAIN[0][131]" title="MAIN[0][131]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[4]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[4] bit 1</a>
</td>
</tr>

<tr><td>B132</td>
<td id="spartan6-CLK_N-bit-MAIN[0][132]" title="MAIN[0][132]">
<a href="#spartan6-CLK_N-BUFIO2[4]-IOCLK_ENABLE">BUFIO2[4]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B133</td>
<td id="spartan6-CLK_N-bit-MAIN[0][133]" title="MAIN[0][133]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[4]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[4] bit 0</a>
</td>
</tr>

<tr><td>B134</td>
<td id="spartan6-CLK_N-bit-MAIN[0][134]" title="MAIN[0][134]">
<a href="#spartan6-CLK_N-BUFIO2[4]-CMT_ENABLE">BUFIO2[4]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B135</td>
<td id="spartan6-CLK_N-bit-MAIN[0][135]" title="MAIN[0][135]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE">BUFPLL:  ENABLE</a>
</td>
</tr>

<tr><td>B136</td>
<td id="spartan6-CLK_N-bit-MAIN[0][136]" title="MAIN[0][136]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[0]">BUFPLL:  DIVIDE0 bit 0</a>
</td>
</tr>

<tr><td>B137</td>
<td id="spartan6-CLK_N-bit-MAIN[0][137]" title="MAIN[0][137]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[1]">BUFPLL:  DIVIDE0 bit 1</a>
</td>
</tr>

<tr><td>B138</td>
<td id="spartan6-CLK_N-bit-MAIN[0][138]" title="MAIN[0][138]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[2]">BUFPLL:  DIVIDE0 bit 2</a>
</td>
</tr>

<tr><td>B139</td>
<td id="spartan6-CLK_N-bit-MAIN[0][139]" title="MAIN[0][139]">
<a href="#spartan6-CLK_N-BUFPLL-LOCK_SRC[1]">BUFPLL:  LOCK_SRC bit 1</a>
</td>
</tr>

<tr><td>B140</td>
<td id="spartan6-CLK_N-bit-MAIN[0][140]" title="MAIN[0][140]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_SYNC0">BUFPLL: ! ENABLE_SYNC0</a>
</td>
</tr>

<tr><td>B141</td>
<td id="spartan6-CLK_N-bit-MAIN[0][141]" title="MAIN[0][141]">
<a href="#spartan6-CLK_N-BUFPLL-DATA_RATE0[0]">BUFPLL:  DATA_RATE0 bit 0</a>
</td>
</tr>

<tr><td>B142</td>
<td id="spartan6-CLK_N-bit-MAIN[0][142]" title="MAIN[0][142]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[0]">BUFPLL:  DIVIDE1 bit 0</a>
</td>
</tr>

<tr><td>B143</td>
<td id="spartan6-CLK_N-bit-MAIN[0][143]" title="MAIN[0][143]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[1]">BUFPLL:  DIVIDE1 bit 1</a>
</td>
</tr>

<tr><td>B144</td>
<td id="spartan6-CLK_N-bit-MAIN[0][144]" title="MAIN[0][144]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B145</td>
<td id="spartan6-CLK_N-bit-MAIN[0][145]" title="MAIN[0][145]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B146</td>
<td id="spartan6-CLK_N-bit-MAIN[0][146]" title="MAIN[0][146]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B147</td>
<td id="spartan6-CLK_N-bit-MAIN[0][147]" title="MAIN[0][147]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B148</td>
<td id="spartan6-CLK_N-bit-MAIN[0][148]" title="MAIN[0][148]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B149</td>
<td id="spartan6-CLK_N-bit-MAIN[0][149]" title="MAIN[0][149]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B150</td>
<td id="spartan6-CLK_N-bit-MAIN[0][150]" title="MAIN[0][150]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B151</td>
<td id="spartan6-CLK_N-bit-MAIN[0][151]" title="MAIN[0][151]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B152</td>
<td id="spartan6-CLK_N-bit-MAIN[0][152]" title="MAIN[0][152]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B153</td>
<td id="spartan6-CLK_N-bit-MAIN[0][153]" title="MAIN[0][153]">
<a href="#spartan6-CLK_N-BUFIO2[5]-POS_EDGE[0]">BUFIO2[5]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B154</td>
<td id="spartan6-CLK_N-bit-MAIN[0][154]" title="MAIN[0][154]">
<a href="#spartan6-CLK_N-BUFIO2[5]-POS_EDGE[1]">BUFIO2[5]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B155</td>
<td id="spartan6-CLK_N-bit-MAIN[0][155]" title="MAIN[0][155]">
<a href="#spartan6-CLK_N-BUFIO2[5]-POS_EDGE[2]">BUFIO2[5]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B156</td>
<td id="spartan6-CLK_N-bit-MAIN[0][156]" title="MAIN[0][156]">
<a href="#spartan6-CLK_N-BUFIO2[5]-NEG_EDGE[0]">BUFIO2[5]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B157</td>
<td id="spartan6-CLK_N-bit-MAIN[0][157]" title="MAIN[0][157]">
<a href="#spartan6-CLK_N-BUFIO2[5]-NEG_EDGE[1]">BUFIO2[5]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B158</td>
<td>-</td>
</tr>

<tr><td>B159</td>
<td id="spartan6-CLK_N-bit-MAIN[0][159]" title="MAIN[0][159]">
<a href="#spartan6-CLK_N-BUFIO2[5]-DIVIDE[0]">BUFIO2[5]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B160</td>
<td id="spartan6-CLK_N-bit-MAIN[0][160]" title="MAIN[0][160]">
<a href="#spartan6-CLK_N-BUFIO2[5]-DIVIDE[1]">BUFIO2[5]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B161</td>
<td id="spartan6-CLK_N-bit-MAIN[0][161]" title="MAIN[0][161]">
<a href="#spartan6-CLK_N-BUFIO2[5]-DIVIDE[2]">BUFIO2[5]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B162</td>
<td id="spartan6-CLK_N-bit-MAIN[0][162]" title="MAIN[0][162]">
<a href="#spartan6-CLK_N-BUFIO2[5]-R_EDGE">BUFIO2[5]:  R_EDGE</a>
</td>
</tr>

<tr><td>B163</td>
<td id="spartan6-CLK_N-bit-MAIN[0][163]" title="MAIN[0][163]">
<a href="#spartan6-CLK_N-BUFIO2[5]-ENABLE">BUFIO2[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B164</td>
<td id="spartan6-CLK_N-bit-MAIN[0][164]" title="MAIN[0][164]">
<a href="#spartan6-CLK_N-BUFIO2[5]-ENABLE_2CLK">BUFIO2[5]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B165</td>
<td>-</td>
</tr>

<tr><td>B166</td>
<td>-</td>
</tr>

<tr><td>B167</td>
<td>-</td>
</tr>

<tr><td>B168</td>
<td>-</td>
</tr>

<tr><td>B169</td>
<td>-</td>
</tr>

<tr><td>B170</td>
<td>-</td>
</tr>

<tr><td>B171</td>
<td id="spartan6-CLK_N-bit-MAIN[0][171]" title="MAIN[0][171]">
<a href="#spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[0]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B172</td>
<td id="spartan6-CLK_N-bit-MAIN[0][172]" title="MAIN[0][172]">
<a href="#spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[1]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B173</td>
<td id="spartan6-CLK_N-bit-MAIN[0][173]" title="MAIN[0][173]">
<a href="#spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[2]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B174</td>
<td>-</td>
</tr>

<tr><td>B175</td>
<td id="spartan6-CLK_N-bit-MAIN[0][175]" title="MAIN[0][175]">
<a href="#spartan6-CLK_N-BUFIO2FB[5]-ENABLE">BUFIO2FB[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B176</td>
<td>-</td>
</tr>

<tr><td>B177</td>
<td id="spartan6-CLK_N-bit-MAIN[0][177]" title="MAIN[0][177]">
<a href="#spartan6-CLK_N-BUFIO2[5]-DIVIDE_BYPASS">BUFIO2[5]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B178</td>
<td id="spartan6-CLK_N-bit-MAIN[0][178]" title="MAIN[0][178]">
<a href="#spartan6-CLK_N-BUFIO2FB[5]-DIVIDE_BYPASS[3]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B179</td>
<td id="spartan6-CLK_N-bit-MAIN[0][179]" title="MAIN[0][179]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[5]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[5] bit 1</a>
</td>
</tr>

<tr><td>B180</td>
<td id="spartan6-CLK_N-bit-MAIN[0][180]" title="MAIN[0][180]">
<a href="#spartan6-CLK_N-BUFIO2[5]-IOCLK_ENABLE">BUFIO2[5]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B181</td>
<td id="spartan6-CLK_N-bit-MAIN[0][181]" title="MAIN[0][181]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[5]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[5] bit 0</a>
</td>
</tr>

<tr><td>B182</td>
<td id="spartan6-CLK_N-bit-MAIN[0][182]" title="MAIN[0][182]">
<a href="#spartan6-CLK_N-BUFIO2[5]-CMT_ENABLE">BUFIO2[5]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B183</td>
<td id="spartan6-CLK_N-bit-MAIN[0][183]" title="MAIN[0][183]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[2]">BUFPLL:  DIVIDE1 bit 2</a>
</td>
</tr>

<tr><td>B184</td>
<td id="spartan6-CLK_N-bit-MAIN[0][184]" title="MAIN[0][184]">
<a href="#spartan6-CLK_N-BUFPLL-LOCK_SRC[0]">BUFPLL:  LOCK_SRC bit 0</a>
</td>
</tr>

<tr><td>B185</td>
<td id="spartan6-CLK_N-bit-MAIN[0][185]" title="MAIN[0][185]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_SYNC1">BUFPLL: ! ENABLE_SYNC1</a>
</td>
</tr>

<tr><td>B186</td>
<td id="spartan6-CLK_N-bit-MAIN[0][186]" title="MAIN[0][186]">
<a href="#spartan6-CLK_N-BUFPLL-DATA_RATE1[0]">BUFPLL:  DATA_RATE1 bit 0</a>
</td>
</tr>

<tr><td>B187</td>
<td id="spartan6-CLK_N-bit-MAIN[0][187]" title="MAIN[0][187]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[3]">BUFPLL:  DIVIDE0 bit 3</a>
</td>
</tr>

<tr><td>B188</td>
<td>-</td>
</tr>

<tr><td>B189</td>
<td id="spartan6-CLK_N-bit-MAIN[0][189]" title="MAIN[0][189]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[4]">BUFPLL:  DIVIDE0 bit 4</a>
</td>
</tr>

<tr><td>B190</td>
<td id="spartan6-CLK_N-bit-MAIN[0][190]" title="MAIN[0][190]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE0[5]">BUFPLL:  DIVIDE0 bit 5</a>
</td>
</tr>

<tr><td>B191</td>
<td id="spartan6-CLK_N-bit-MAIN[0][191]" title="MAIN[0][191]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[3]">BUFPLL:  DIVIDE1 bit 3</a>
</td>
</tr>

<tr><td>B192</td>
<td id="spartan6-CLK_N-bit-MAIN[0][192]" title="MAIN[0][192]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B193</td>
<td id="spartan6-CLK_N-bit-MAIN[0][193]" title="MAIN[0][193]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B194</td>
<td id="spartan6-CLK_N-bit-MAIN[0][194]" title="MAIN[0][194]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B195</td>
<td id="spartan6-CLK_N-bit-MAIN[0][195]" title="MAIN[0][195]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B196</td>
<td id="spartan6-CLK_N-bit-MAIN[0][196]" title="MAIN[0][196]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B197</td>
<td id="spartan6-CLK_N-bit-MAIN[0][197]" title="MAIN[0][197]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B198</td>
<td id="spartan6-CLK_N-bit-MAIN[0][198]" title="MAIN[0][198]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B199</td>
<td id="spartan6-CLK_N-bit-MAIN[0][199]" title="MAIN[0][199]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B200</td>
<td id="spartan6-CLK_N-bit-MAIN[0][200]" title="MAIN[0][200]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B201</td>
<td id="spartan6-CLK_N-bit-MAIN[0][201]" title="MAIN[0][201]">
<a href="#spartan6-CLK_N-BUFIO2[2]-POS_EDGE[0]">BUFIO2[2]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B202</td>
<td id="spartan6-CLK_N-bit-MAIN[0][202]" title="MAIN[0][202]">
<a href="#spartan6-CLK_N-BUFIO2[2]-POS_EDGE[1]">BUFIO2[2]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B203</td>
<td id="spartan6-CLK_N-bit-MAIN[0][203]" title="MAIN[0][203]">
<a href="#spartan6-CLK_N-BUFIO2[2]-POS_EDGE[2]">BUFIO2[2]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B204</td>
<td id="spartan6-CLK_N-bit-MAIN[0][204]" title="MAIN[0][204]">
<a href="#spartan6-CLK_N-BUFIO2[2]-NEG_EDGE[0]">BUFIO2[2]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B205</td>
<td id="spartan6-CLK_N-bit-MAIN[0][205]" title="MAIN[0][205]">
<a href="#spartan6-CLK_N-BUFIO2[2]-NEG_EDGE[1]">BUFIO2[2]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B206</td>
<td>-</td>
</tr>

<tr><td>B207</td>
<td id="spartan6-CLK_N-bit-MAIN[0][207]" title="MAIN[0][207]">
<a href="#spartan6-CLK_N-BUFIO2[2]-DIVIDE[0]">BUFIO2[2]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B208</td>
<td id="spartan6-CLK_N-bit-MAIN[0][208]" title="MAIN[0][208]">
<a href="#spartan6-CLK_N-BUFIO2[2]-DIVIDE[1]">BUFIO2[2]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B209</td>
<td id="spartan6-CLK_N-bit-MAIN[0][209]" title="MAIN[0][209]">
<a href="#spartan6-CLK_N-BUFIO2[2]-DIVIDE[2]">BUFIO2[2]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B210</td>
<td id="spartan6-CLK_N-bit-MAIN[0][210]" title="MAIN[0][210]">
<a href="#spartan6-CLK_N-BUFIO2[2]-R_EDGE">BUFIO2[2]:  R_EDGE</a>
</td>
</tr>

<tr><td>B211</td>
<td id="spartan6-CLK_N-bit-MAIN[0][211]" title="MAIN[0][211]">
<a href="#spartan6-CLK_N-BUFIO2[2]-ENABLE">BUFIO2[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B212</td>
<td id="spartan6-CLK_N-bit-MAIN[0][212]" title="MAIN[0][212]">
<a href="#spartan6-CLK_N-BUFIO2[2]-ENABLE_2CLK">BUFIO2[2]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B213</td>
<td>-</td>
</tr>

<tr><td>B214</td>
<td>-</td>
</tr>

<tr><td>B215</td>
<td>-</td>
</tr>

<tr><td>B216</td>
<td>-</td>
</tr>

<tr><td>B217</td>
<td>-</td>
</tr>

<tr><td>B218</td>
<td>-</td>
</tr>

<tr><td>B219</td>
<td id="spartan6-CLK_N-bit-MAIN[0][219]" title="MAIN[0][219]">
<a href="#spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[0]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B220</td>
<td id="spartan6-CLK_N-bit-MAIN[0][220]" title="MAIN[0][220]">
<a href="#spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[1]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B221</td>
<td id="spartan6-CLK_N-bit-MAIN[0][221]" title="MAIN[0][221]">
<a href="#spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[2]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B222</td>
<td>-</td>
</tr>

<tr><td>B223</td>
<td id="spartan6-CLK_N-bit-MAIN[0][223]" title="MAIN[0][223]">
<a href="#spartan6-CLK_N-BUFIO2FB[2]-ENABLE">BUFIO2FB[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B224</td>
<td>-</td>
</tr>

<tr><td>B225</td>
<td id="spartan6-CLK_N-bit-MAIN[0][225]" title="MAIN[0][225]">
<a href="#spartan6-CLK_N-BUFIO2[2]-DIVIDE_BYPASS">BUFIO2[2]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B226</td>
<td id="spartan6-CLK_N-bit-MAIN[0][226]" title="MAIN[0][226]">
<a href="#spartan6-CLK_N-BUFIO2FB[2]-DIVIDE_BYPASS[3]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B227</td>
<td id="spartan6-CLK_N-bit-MAIN[0][227]" title="MAIN[0][227]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[2]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[2] bit 1</a>
</td>
</tr>

<tr><td>B228</td>
<td id="spartan6-CLK_N-bit-MAIN[0][228]" title="MAIN[0][228]">
<a href="#spartan6-CLK_N-BUFIO2[2]-IOCLK_ENABLE">BUFIO2[2]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B229</td>
<td id="spartan6-CLK_N-bit-MAIN[0][229]" title="MAIN[0][229]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[2]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[2] bit 0</a>
</td>
</tr>

<tr><td>B230</td>
<td id="spartan6-CLK_N-bit-MAIN[0][230]" title="MAIN[0][230]">
<a href="#spartan6-CLK_N-BUFIO2[2]-CMT_ENABLE">BUFIO2[2]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B231</td>
<td>-</td>
</tr>

<tr><td>B232</td>
<td id="spartan6-CLK_N-bit-MAIN[0][232]" title="MAIN[0][232]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[4]">BUFPLL:  DIVIDE1 bit 4</a>
</td>
</tr>

<tr><td>B233</td>
<td id="spartan6-CLK_N-bit-MAIN[0][233]" title="MAIN[0][233]">
<a href="#spartan6-CLK_N-BUFPLL-DIVIDE1[5]">BUFPLL:  DIVIDE1 bit 5</a>
</td>
</tr>

<tr><td>B234</td>
<td id="spartan6-CLK_N-bit-MAIN[0][234]" title="MAIN[0][234]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[0]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B235</td>
<td>-</td>
</tr>

<tr><td>B236</td>
<td>-</td>
</tr>

<tr><td>B237</td>
<td id="spartan6-CLK_N-bit-MAIN[0][237]" title="MAIN[0][237]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[0]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B238</td>
<td>-</td>
</tr>

<tr><td>B239</td>
<td>-</td>
</tr>

<tr><td>B240</td>
<td id="spartan6-CLK_N-bit-MAIN[0][240]" title="MAIN[0][240]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B241</td>
<td id="spartan6-CLK_N-bit-MAIN[0][241]" title="MAIN[0][241]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B242</td>
<td id="spartan6-CLK_N-bit-MAIN[0][242]" title="MAIN[0][242]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B243</td>
<td id="spartan6-CLK_N-bit-MAIN[0][243]" title="MAIN[0][243]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B244</td>
<td id="spartan6-CLK_N-bit-MAIN[0][244]" title="MAIN[0][244]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B245</td>
<td id="spartan6-CLK_N-bit-MAIN[0][245]" title="MAIN[0][245]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B246</td>
<td id="spartan6-CLK_N-bit-MAIN[0][246]" title="MAIN[0][246]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B247</td>
<td id="spartan6-CLK_N-bit-MAIN[0][247]" title="MAIN[0][247]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B248</td>
<td id="spartan6-CLK_N-bit-MAIN[0][248]" title="MAIN[0][248]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B249</td>
<td id="spartan6-CLK_N-bit-MAIN[0][249]" title="MAIN[0][249]">
<a href="#spartan6-CLK_N-BUFIO2[3]-POS_EDGE[0]">BUFIO2[3]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B250</td>
<td id="spartan6-CLK_N-bit-MAIN[0][250]" title="MAIN[0][250]">
<a href="#spartan6-CLK_N-BUFIO2[3]-POS_EDGE[1]">BUFIO2[3]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B251</td>
<td id="spartan6-CLK_N-bit-MAIN[0][251]" title="MAIN[0][251]">
<a href="#spartan6-CLK_N-BUFIO2[3]-POS_EDGE[2]">BUFIO2[3]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B252</td>
<td id="spartan6-CLK_N-bit-MAIN[0][252]" title="MAIN[0][252]">
<a href="#spartan6-CLK_N-BUFIO2[3]-NEG_EDGE[0]">BUFIO2[3]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B253</td>
<td id="spartan6-CLK_N-bit-MAIN[0][253]" title="MAIN[0][253]">
<a href="#spartan6-CLK_N-BUFIO2[3]-NEG_EDGE[1]">BUFIO2[3]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B254</td>
<td>-</td>
</tr>

<tr><td>B255</td>
<td id="spartan6-CLK_N-bit-MAIN[0][255]" title="MAIN[0][255]">
<a href="#spartan6-CLK_N-BUFIO2[3]-DIVIDE[0]">BUFIO2[3]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B256</td>
<td id="spartan6-CLK_N-bit-MAIN[0][256]" title="MAIN[0][256]">
<a href="#spartan6-CLK_N-BUFIO2[3]-DIVIDE[1]">BUFIO2[3]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B257</td>
<td id="spartan6-CLK_N-bit-MAIN[0][257]" title="MAIN[0][257]">
<a href="#spartan6-CLK_N-BUFIO2[3]-DIVIDE[2]">BUFIO2[3]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B258</td>
<td id="spartan6-CLK_N-bit-MAIN[0][258]" title="MAIN[0][258]">
<a href="#spartan6-CLK_N-BUFIO2[3]-R_EDGE">BUFIO2[3]:  R_EDGE</a>
</td>
</tr>

<tr><td>B259</td>
<td id="spartan6-CLK_N-bit-MAIN[0][259]" title="MAIN[0][259]">
<a href="#spartan6-CLK_N-BUFIO2[3]-ENABLE">BUFIO2[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B260</td>
<td id="spartan6-CLK_N-bit-MAIN[0][260]" title="MAIN[0][260]">
<a href="#spartan6-CLK_N-BUFIO2[3]-ENABLE_2CLK">BUFIO2[3]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B261</td>
<td>-</td>
</tr>

<tr><td>B262</td>
<td>-</td>
</tr>

<tr><td>B263</td>
<td>-</td>
</tr>

<tr><td>B264</td>
<td>-</td>
</tr>

<tr><td>B265</td>
<td>-</td>
</tr>

<tr><td>B266</td>
<td>-</td>
</tr>

<tr><td>B267</td>
<td id="spartan6-CLK_N-bit-MAIN[0][267]" title="MAIN[0][267]">
<a href="#spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[0]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B268</td>
<td id="spartan6-CLK_N-bit-MAIN[0][268]" title="MAIN[0][268]">
<a href="#spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[1]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B269</td>
<td id="spartan6-CLK_N-bit-MAIN[0][269]" title="MAIN[0][269]">
<a href="#spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[2]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B270</td>
<td>-</td>
</tr>

<tr><td>B271</td>
<td id="spartan6-CLK_N-bit-MAIN[0][271]" title="MAIN[0][271]">
<a href="#spartan6-CLK_N-BUFIO2FB[3]-ENABLE">BUFIO2FB[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B272</td>
<td>-</td>
</tr>

<tr><td>B273</td>
<td id="spartan6-CLK_N-bit-MAIN[0][273]" title="MAIN[0][273]">
<a href="#spartan6-CLK_N-BUFIO2[3]-DIVIDE_BYPASS">BUFIO2[3]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B274</td>
<td id="spartan6-CLK_N-bit-MAIN[0][274]" title="MAIN[0][274]">
<a href="#spartan6-CLK_N-BUFIO2FB[3]-DIVIDE_BYPASS[3]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B275</td>
<td id="spartan6-CLK_N-bit-MAIN[0][275]" title="MAIN[0][275]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[3]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[3] bit 1</a>
</td>
</tr>

<tr><td>B276</td>
<td id="spartan6-CLK_N-bit-MAIN[0][276]" title="MAIN[0][276]">
<a href="#spartan6-CLK_N-BUFIO2[3]-IOCLK_ENABLE">BUFIO2[3]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B277</td>
<td id="spartan6-CLK_N-bit-MAIN[0][277]" title="MAIN[0][277]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[3]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[3] bit 0</a>
</td>
</tr>

<tr><td>B278</td>
<td id="spartan6-CLK_N-bit-MAIN[0][278]" title="MAIN[0][278]">
<a href="#spartan6-CLK_N-BUFIO2[3]-CMT_ENABLE">BUFIO2[3]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B279</td>
<td id="spartan6-CLK_N-bit-MAIN[0][279]" title="MAIN[0][279]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC0[0]">BUFPLL:  ENABLE_NONE_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B280</td>
<td id="spartan6-CLK_N-bit-MAIN[0][280]" title="MAIN[0][280]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[1]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B281</td>
<td id="spartan6-CLK_N-bit-MAIN[0][281]" title="MAIN[0][281]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC1[0]">BUFPLL:  ENABLE_NONE_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B282</td>
<td id="spartan6-CLK_N-bit-MAIN[0][282]" title="MAIN[0][282]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[1]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B283</td>
<td>-</td>
</tr>

<tr><td>B284</td>
<td>-</td>
</tr>

<tr><td>B285</td>
<td id="spartan6-CLK_N-bit-MAIN[0][285]" title="MAIN[0][285]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC0[1]">BUFPLL:  ENABLE_NONE_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B286</td>
<td id="spartan6-CLK_N-bit-MAIN[0][286]" title="MAIN[0][286]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC0[2]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 2</a>
</td>
</tr>

<tr><td>B287</td>
<td>-</td>
</tr>

<tr><td>B288</td>
<td id="spartan6-CLK_N-bit-MAIN[0][288]" title="MAIN[0][288]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B289</td>
<td id="spartan6-CLK_N-bit-MAIN[0][289]" title="MAIN[0][289]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B290</td>
<td id="spartan6-CLK_N-bit-MAIN[0][290]" title="MAIN[0][290]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B291</td>
<td id="spartan6-CLK_N-bit-MAIN[0][291]" title="MAIN[0][291]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B292</td>
<td id="spartan6-CLK_N-bit-MAIN[0][292]" title="MAIN[0][292]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B293</td>
<td id="spartan6-CLK_N-bit-MAIN[0][293]" title="MAIN[0][293]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B294</td>
<td id="spartan6-CLK_N-bit-MAIN[0][294]" title="MAIN[0][294]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B295</td>
<td id="spartan6-CLK_N-bit-MAIN[0][295]" title="MAIN[0][295]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B296</td>
<td id="spartan6-CLK_N-bit-MAIN[0][296]" title="MAIN[0][296]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B297</td>
<td id="spartan6-CLK_N-bit-MAIN[0][297]" title="MAIN[0][297]">
<a href="#spartan6-CLK_N-BUFIO2[0]-POS_EDGE[0]">BUFIO2[0]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B298</td>
<td id="spartan6-CLK_N-bit-MAIN[0][298]" title="MAIN[0][298]">
<a href="#spartan6-CLK_N-BUFIO2[0]-POS_EDGE[1]">BUFIO2[0]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B299</td>
<td id="spartan6-CLK_N-bit-MAIN[0][299]" title="MAIN[0][299]">
<a href="#spartan6-CLK_N-BUFIO2[0]-POS_EDGE[2]">BUFIO2[0]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B300</td>
<td id="spartan6-CLK_N-bit-MAIN[0][300]" title="MAIN[0][300]">
<a href="#spartan6-CLK_N-BUFIO2[0]-NEG_EDGE[0]">BUFIO2[0]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B301</td>
<td id="spartan6-CLK_N-bit-MAIN[0][301]" title="MAIN[0][301]">
<a href="#spartan6-CLK_N-BUFIO2[0]-NEG_EDGE[1]">BUFIO2[0]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B302</td>
<td>-</td>
</tr>

<tr><td>B303</td>
<td id="spartan6-CLK_N-bit-MAIN[0][303]" title="MAIN[0][303]">
<a href="#spartan6-CLK_N-BUFIO2[0]-DIVIDE[0]">BUFIO2[0]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B304</td>
<td id="spartan6-CLK_N-bit-MAIN[0][304]" title="MAIN[0][304]">
<a href="#spartan6-CLK_N-BUFIO2[0]-DIVIDE[1]">BUFIO2[0]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B305</td>
<td id="spartan6-CLK_N-bit-MAIN[0][305]" title="MAIN[0][305]">
<a href="#spartan6-CLK_N-BUFIO2[0]-DIVIDE[2]">BUFIO2[0]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B306</td>
<td id="spartan6-CLK_N-bit-MAIN[0][306]" title="MAIN[0][306]">
<a href="#spartan6-CLK_N-BUFIO2[0]-R_EDGE">BUFIO2[0]:  R_EDGE</a>
</td>
</tr>

<tr><td>B307</td>
<td id="spartan6-CLK_N-bit-MAIN[0][307]" title="MAIN[0][307]">
<a href="#spartan6-CLK_N-BUFIO2[0]-ENABLE">BUFIO2[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B308</td>
<td id="spartan6-CLK_N-bit-MAIN[0][308]" title="MAIN[0][308]">
<a href="#spartan6-CLK_N-BUFIO2[0]-ENABLE_2CLK">BUFIO2[0]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B309</td>
<td>-</td>
</tr>

<tr><td>B310</td>
<td>-</td>
</tr>

<tr><td>B311</td>
<td>-</td>
</tr>

<tr><td>B312</td>
<td>-</td>
</tr>

<tr><td>B313</td>
<td>-</td>
</tr>

<tr><td>B314</td>
<td>-</td>
</tr>

<tr><td>B315</td>
<td id="spartan6-CLK_N-bit-MAIN[0][315]" title="MAIN[0][315]">
<a href="#spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[0]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B316</td>
<td id="spartan6-CLK_N-bit-MAIN[0][316]" title="MAIN[0][316]">
<a href="#spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[1]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B317</td>
<td id="spartan6-CLK_N-bit-MAIN[0][317]" title="MAIN[0][317]">
<a href="#spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[2]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B318</td>
<td>-</td>
</tr>

<tr><td>B319</td>
<td id="spartan6-CLK_N-bit-MAIN[0][319]" title="MAIN[0][319]">
<a href="#spartan6-CLK_N-BUFIO2FB[0]-ENABLE">BUFIO2FB[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B320</td>
<td>-</td>
</tr>

<tr><td>B321</td>
<td id="spartan6-CLK_N-bit-MAIN[0][321]" title="MAIN[0][321]">
<a href="#spartan6-CLK_N-BUFIO2[0]-DIVIDE_BYPASS">BUFIO2[0]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B322</td>
<td id="spartan6-CLK_N-bit-MAIN[0][322]" title="MAIN[0][322]">
<a href="#spartan6-CLK_N-BUFIO2FB[0]-DIVIDE_BYPASS[3]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B323</td>
<td id="spartan6-CLK_N-bit-MAIN[0][323]" title="MAIN[0][323]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[0]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[0] bit 1</a>
</td>
</tr>

<tr><td>B324</td>
<td id="spartan6-CLK_N-bit-MAIN[0][324]" title="MAIN[0][324]">
<a href="#spartan6-CLK_N-BUFIO2[0]-IOCLK_ENABLE">BUFIO2[0]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B325</td>
<td id="spartan6-CLK_N-bit-MAIN[0][325]" title="MAIN[0][325]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[0]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[0] bit 0</a>
</td>
</tr>

<tr><td>B326</td>
<td id="spartan6-CLK_N-bit-MAIN[0][326]" title="MAIN[0][326]">
<a href="#spartan6-CLK_N-BUFIO2[0]-CMT_ENABLE">BUFIO2[0]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B327</td>
<td>-</td>
</tr>

<tr><td>B328</td>
<td id="spartan6-CLK_N-bit-MAIN[0][328]" title="MAIN[0][328]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_NONE_SYNC1[1]">BUFPLL:  ENABLE_NONE_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B329</td>
<td id="spartan6-CLK_N-bit-MAIN[0][329]" title="MAIN[0][329]">
<a href="#spartan6-CLK_N-BUFPLL-ENABLE_BOTH_SYNC1[2]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 2</a>
</td>
</tr>

<tr><td>B330</td>
<td id="spartan6-CLK_N-bit-MAIN[0][330]" title="MAIN[0][330]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-0">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[0] bit 0</a>
</td>
</tr>

<tr><td>B331</td>
<td id="spartan6-CLK_N-bit-MAIN[0][331]" title="MAIN[0][331]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-1">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[0] bit 1</a>
</td>
</tr>

<tr><td>B332</td>
<td id="spartan6-CLK_N-bit-MAIN[0][332]" title="MAIN[0][332]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[0]-2">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[0] bit 2</a>
</td>
</tr>

<tr><td>B333</td>
<td id="spartan6-CLK_N-bit-MAIN[0][333]" title="MAIN[0][333]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-0">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[1] bit 0</a>
</td>
</tr>

<tr><td>B334</td>
<td id="spartan6-CLK_N-bit-MAIN[0][334]" title="MAIN[0][334]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-1">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[1] bit 1</a>
</td>
</tr>

<tr><td>B335</td>
<td id="spartan6-CLK_N-bit-MAIN[0][335]" title="MAIN[0][335]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_PLLIN[1]-2">CLK_INT: mux CELL[0].IMUX_BUFPLL_PLLIN[1] bit 2</a>
</td>
</tr>

<tr><td>B336</td>
<td id="spartan6-CLK_N-bit-MAIN[0][336]" title="MAIN[0][336]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B337</td>
<td id="spartan6-CLK_N-bit-MAIN[0][337]" title="MAIN[0][337]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B338</td>
<td id="spartan6-CLK_N-bit-MAIN[0][338]" title="MAIN[0][338]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B339</td>
<td id="spartan6-CLK_N-bit-MAIN[0][339]" title="MAIN[0][339]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B340</td>
<td id="spartan6-CLK_N-bit-MAIN[0][340]" title="MAIN[0][340]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B341</td>
<td id="spartan6-CLK_N-bit-MAIN[0][341]" title="MAIN[0][341]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B342</td>
<td id="spartan6-CLK_N-bit-MAIN[0][342]" title="MAIN[0][342]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B343</td>
<td id="spartan6-CLK_N-bit-MAIN[0][343]" title="MAIN[0][343]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B344</td>
<td id="spartan6-CLK_N-bit-MAIN[0][344]" title="MAIN[0][344]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[0].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B345</td>
<td id="spartan6-CLK_N-bit-MAIN[0][345]" title="MAIN[0][345]">
<a href="#spartan6-CLK_N-BUFIO2[1]-POS_EDGE[0]">BUFIO2[1]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B346</td>
<td id="spartan6-CLK_N-bit-MAIN[0][346]" title="MAIN[0][346]">
<a href="#spartan6-CLK_N-BUFIO2[1]-POS_EDGE[1]">BUFIO2[1]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B347</td>
<td id="spartan6-CLK_N-bit-MAIN[0][347]" title="MAIN[0][347]">
<a href="#spartan6-CLK_N-BUFIO2[1]-POS_EDGE[2]">BUFIO2[1]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B348</td>
<td id="spartan6-CLK_N-bit-MAIN[0][348]" title="MAIN[0][348]">
<a href="#spartan6-CLK_N-BUFIO2[1]-NEG_EDGE[0]">BUFIO2[1]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B349</td>
<td id="spartan6-CLK_N-bit-MAIN[0][349]" title="MAIN[0][349]">
<a href="#spartan6-CLK_N-BUFIO2[1]-NEG_EDGE[1]">BUFIO2[1]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B350</td>
<td>-</td>
</tr>

<tr><td>B351</td>
<td id="spartan6-CLK_N-bit-MAIN[0][351]" title="MAIN[0][351]">
<a href="#spartan6-CLK_N-BUFIO2[1]-DIVIDE[0]">BUFIO2[1]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B352</td>
<td id="spartan6-CLK_N-bit-MAIN[0][352]" title="MAIN[0][352]">
<a href="#spartan6-CLK_N-BUFIO2[1]-DIVIDE[1]">BUFIO2[1]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B353</td>
<td id="spartan6-CLK_N-bit-MAIN[0][353]" title="MAIN[0][353]">
<a href="#spartan6-CLK_N-BUFIO2[1]-DIVIDE[2]">BUFIO2[1]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B354</td>
<td id="spartan6-CLK_N-bit-MAIN[0][354]" title="MAIN[0][354]">
<a href="#spartan6-CLK_N-BUFIO2[1]-R_EDGE">BUFIO2[1]:  R_EDGE</a>
</td>
</tr>

<tr><td>B355</td>
<td id="spartan6-CLK_N-bit-MAIN[0][355]" title="MAIN[0][355]">
<a href="#spartan6-CLK_N-BUFIO2[1]-ENABLE">BUFIO2[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B356</td>
<td id="spartan6-CLK_N-bit-MAIN[0][356]" title="MAIN[0][356]">
<a href="#spartan6-CLK_N-BUFIO2[1]-ENABLE_2CLK">BUFIO2[1]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B357</td>
<td>-</td>
</tr>

<tr><td>B358</td>
<td>-</td>
</tr>

<tr><td>B359</td>
<td>-</td>
</tr>

<tr><td>B360</td>
<td>-</td>
</tr>

<tr><td>B361</td>
<td>-</td>
</tr>

<tr><td>B362</td>
<td>-</td>
</tr>

<tr><td>B363</td>
<td id="spartan6-CLK_N-bit-MAIN[0][363]" title="MAIN[0][363]">
<a href="#spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[0]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B364</td>
<td id="spartan6-CLK_N-bit-MAIN[0][364]" title="MAIN[0][364]">
<a href="#spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[1]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B365</td>
<td id="spartan6-CLK_N-bit-MAIN[0][365]" title="MAIN[0][365]">
<a href="#spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[2]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B366</td>
<td>-</td>
</tr>

<tr><td>B367</td>
<td id="spartan6-CLK_N-bit-MAIN[0][367]" title="MAIN[0][367]">
<a href="#spartan6-CLK_N-BUFIO2FB[1]-ENABLE">BUFIO2FB[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B368</td>
<td>-</td>
</tr>

<tr><td>B369</td>
<td id="spartan6-CLK_N-bit-MAIN[0][369]" title="MAIN[0][369]">
<a href="#spartan6-CLK_N-BUFIO2[1]-DIVIDE_BYPASS">BUFIO2[1]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B370</td>
<td id="spartan6-CLK_N-bit-MAIN[0][370]" title="MAIN[0][370]">
<a href="#spartan6-CLK_N-BUFIO2FB[1]-DIVIDE_BYPASS[3]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B371</td>
<td id="spartan6-CLK_N-bit-MAIN[0][371]" title="MAIN[0][371]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[1]-1">CLK_INT: mux CELL[0].DIVCLK_CLKC[1] bit 1</a>
</td>
</tr>

<tr><td>B372</td>
<td id="spartan6-CLK_N-bit-MAIN[0][372]" title="MAIN[0][372]">
<a href="#spartan6-CLK_N-BUFIO2[1]-IOCLK_ENABLE">BUFIO2[1]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B373</td>
<td id="spartan6-CLK_N-bit-MAIN[0][373]" title="MAIN[0][373]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].DIVCLK_CLKC[1]-0">CLK_INT: mux CELL[0].DIVCLK_CLKC[1] bit 0</a>
</td>
</tr>

<tr><td>B374</td>
<td id="spartan6-CLK_N-bit-MAIN[0][374]" title="MAIN[0][374]">
<a href="#spartan6-CLK_N-BUFIO2[1]-CMT_ENABLE">BUFIO2[1]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B375</td>
<td id="spartan6-CLK_N-bit-MAIN[0][375]" title="MAIN[0][375]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[0]-0">CLK_INT: mux CELL[0].IMUX_BUFPLL_LOCKED[0] bit 0</a>
</td>
</tr>

<tr><td>B376</td>
<td id="spartan6-CLK_N-bit-MAIN[0][376]" title="MAIN[0][376]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[0]-1">CLK_INT: mux CELL[0].IMUX_BUFPLL_LOCKED[0] bit 1</a>
</td>
</tr>

<tr><td>B377</td>
<td id="spartan6-CLK_N-bit-MAIN[0][377]" title="MAIN[0][377]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[1]-0">CLK_INT: mux CELL[0].IMUX_BUFPLL_LOCKED[1] bit 0</a>
</td>
</tr>

<tr><td>B378</td>
<td id="spartan6-CLK_N-bit-MAIN[0][378]" title="MAIN[0][378]">
<a href="#spartan6-CLK_N-CLK_INT-mux-CELL[0].IMUX_BUFPLL_LOCKED[1]-1">CLK_INT: mux CELL[0].IMUX_BUFPLL_LOCKED[1] bit 1</a>
</td>
</tr>

<tr><td>B379</td>
<td id="spartan6-CLK_N-bit-MAIN[0][379]" title="MAIN[0][379]">
<a href="#spartan6-CLK_N-MISR_CLK-ENABLE">MISR_CLK:  ENABLE</a>
</td>
</tr>

<tr><td>B380</td>
<td id="spartan6-CLK_N-bit-MAIN[0][380]" title="MAIN[0][380]">
<a href="#spartan6-CLK_N-MISR_CLK-RESET">MISR_CLK:  RESET</a>
</td>
</tr>

<tr><td>B381</td>
<td>-</td>
</tr>

<tr><td>B382</td>
<td>-</td>
</tr>

<tr><td>B383</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_w"><a class="header" href="#tile-clk_w">Tile CLK_W</a></h2>
<p>Cells: 6</p>
<h3 id="switchbox-clk_int-2"><a class="header" href="#switchbox-clk_int-2">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_I[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][290]">MAIN[0][290]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][289]">MAIN[0][289]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][288]">MAIN[0][288]</a></td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][98]">MAIN[0][98]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][97]">MAIN[0][97]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][96]">MAIN[0][96]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[4].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[0]</td><td>CELL[2].GTPCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_I[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][338]">MAIN[0][338]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][337]">MAIN[0][337]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][336]">MAIN[0][336]</a></td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][146]">MAIN[0][146]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][145]">MAIN[0][145]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][144]">MAIN[0][144]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[4].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[1]</td><td>CELL[2].GTPCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_I[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][194]">MAIN[0][194]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][193]">MAIN[0][193]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][192]">MAIN[0][192]</a></td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[5].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[2]</td><td>CELL[2].GTPCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_I[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][242]">MAIN[0][242]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][241]">MAIN[0][241]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][240]">MAIN[0][240]</a></td><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][48]">MAIN[0][48]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[5].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[3]</td><td>CELL[2].GTPCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_IB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][293]">MAIN[0][293]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][292]">MAIN[0][292]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][291]">MAIN[0][291]</a></td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][101]">MAIN[0][101]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][100]">MAIN[0][100]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][99]">MAIN[0][99]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[4].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_IB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][341]">MAIN[0][341]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][340]">MAIN[0][340]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][339]">MAIN[0][339]</a></td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][149]">MAIN[0][149]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][148]">MAIN[0][148]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][147]">MAIN[0][147]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[4].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_IB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][197]">MAIN[0][197]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][196]">MAIN[0][196]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][195]">MAIN[0][195]</a></td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[5].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2_IB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][245]">MAIN[0][245]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][244]">MAIN[0][244]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][243]">MAIN[0][243]</a></td><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[5].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2FB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][296]">MAIN[0][296]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][295]">MAIN[0][295]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][294]">MAIN[0][294]</a></td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][104]">MAIN[0][104]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][103]">MAIN[0][103]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][102]">MAIN[0][102]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[1]</td><td>CELL[4].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[1]</td><td>CELL[4].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[0]</td><td>CELL[2].GTPFB[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2FB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][344]">MAIN[0][344]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][343]">MAIN[0][343]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][342]">MAIN[0][342]</a></td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][152]">MAIN[0][152]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][151]">MAIN[0][151]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][150]">MAIN[0][150]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[0]</td><td>CELL[4].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[0]</td><td>CELL[4].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[1]</td><td>CELL[2].GTPFB[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2FB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][200]">MAIN[0][200]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][199]">MAIN[0][199]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][198]">MAIN[0][198]</a></td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[1]</td><td>CELL[5].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[1]</td><td>CELL[5].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[2]</td><td>CELL[2].GTPFB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes IMUX_BUFIO2FB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][248]">MAIN[0][248]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][247]">MAIN[0][247]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][246]">MAIN[0][246]</a></td><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_W-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[0]</td><td>CELL[5].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[0]</td><td>CELL[5].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[3]</td><td>CELL[2].GTPFB[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][323]">MAIN[0][323]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][325]">MAIN[0][325]</a></td><td>CELL[2].DIVCLK_CLKC[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][371]">MAIN[0][371]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][373]">MAIN[0][373]</a></td><td>CELL[2].DIVCLK_CLKC[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][227]">MAIN[0][227]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][229]">MAIN[0][229]</a></td><td>CELL[2].DIVCLK_CLKC[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][275]">MAIN[0][275]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][277]">MAIN[0][277]</a></td><td>CELL[2].DIVCLK_CLKC[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][131]">MAIN[0][131]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][133]">MAIN[0][133]</a></td><td>CELL[2].DIVCLK_CLKC[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][179]">MAIN[0][179]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][181]">MAIN[0][181]</a></td><td>CELL[2].DIVCLK_CLKC[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>CELL[2].DIVCLK_CLKC[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W switchbox CLK_INT muxes DIVCLK_CLKC[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-1"><a href="#spartan6-CLK_W-bit-MAIN[0][83]">MAIN[0][83]</a></td><td id="spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-0"><a href="#spartan6-CLK_W-bit-MAIN[0][85]">MAIN[0][85]</a></td><td>CELL[2].DIVCLK_CLKC[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2-2"><a class="header" href="#bels-bufio2-2">Bels BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFIO2 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>CELL[2].IMUX_BUFIO2_I[3]</td></tr>

<tr><td>IB</td><td>in</td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td></tr>

<tr><td>DIVCLK</td><td>out</td><td>CELL[1].OUT_DIVCLK[0]</td><td>CELL[1].OUT_DIVCLK[1]</td><td>CELL[1].OUT_DIVCLK[2]</td><td>CELL[1].OUT_DIVCLK[3]</td><td>CELL[2].OUT_DIVCLK[0]</td><td>CELL[2].OUT_DIVCLK[1]</td><td>CELL[2].OUT_DIVCLK[2]</td><td>CELL[2].OUT_DIVCLK[3]</td></tr>

<tr><td>DIVCLK_CMT</td><td>out</td><td>CELL[1].DIVCLK_CMT_W[0]</td><td>CELL[1].DIVCLK_CMT_W[1]</td><td>CELL[1].DIVCLK_CMT_W[2]</td><td>CELL[1].DIVCLK_CMT_W[3]</td><td>CELL[2].DIVCLK_CMT_W[0]</td><td>CELL[2].DIVCLK_CMT_W[1]</td><td>CELL[2].DIVCLK_CMT_W[2]</td><td>CELL[2].DIVCLK_CMT_W[3]</td></tr>

<tr><td>IOCLK</td><td>out</td><td>CELL[1].IOCLK[0]</td><td>CELL[1].IOCLK[1]</td><td>CELL[1].IOCLK[2]</td><td>CELL[1].IOCLK[3]</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td></tr>

<tr><td>SERDESSTROBE</td><td>out</td><td>CELL[1].IOCE[0]</td><td>CELL[1].IOCE[1]</td><td>CELL[1].IOCE[2]</td><td>CELL[1].IOCE[3]</td><td>CELL[2].IOCE[0]</td><td>CELL[2].IOCE[1]</td><td>CELL[2].IOCE[2]</td><td>CELL[2].IOCE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFIO2 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_W-BUFIO2[0]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][307]">MAIN[0][307]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][355]">MAIN[0][355]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][211]">MAIN[0][211]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][259]">MAIN[0][259]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][115]">MAIN[0][115]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][163]">MAIN[0][163]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>ENABLE_2CLK</td><td id="spartan6-CLK_W-BUFIO2[0]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][308]">MAIN[0][308]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][356]">MAIN[0][356]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][212]">MAIN[0][212]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][260]">MAIN[0][260]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][116]">MAIN[0][116]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][164]">MAIN[0][164]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-ENABLE_2CLK"><a href="#spartan6-CLK_W-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>CMT_ENABLE</td><td id="spartan6-CLK_W-BUFIO2[0]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][326]">MAIN[0][326]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][374]">MAIN[0][374]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][230]">MAIN[0][230]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][278]">MAIN[0][278]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][134]">MAIN[0][134]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][182]">MAIN[0][182]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-CMT_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][86]">MAIN[0][86]</a></td></tr>

<tr><td>IOCLK_ENABLE</td><td id="spartan6-CLK_W-BUFIO2[0]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][324]">MAIN[0][324]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][372]">MAIN[0][372]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][228]">MAIN[0][228]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][276]">MAIN[0][276]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][132]">MAIN[0][132]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][180]">MAIN[0][180]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-IOCLK_ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][84]">MAIN[0][84]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#spartan6-CLK_W-BUFIO2[0]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[1]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[2]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[3]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[4]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[5]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[6]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_W-BUFIO2[7]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE_BYPASS</td><td id="spartan6-CLK_W-BUFIO2[0]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][321]">!MAIN[0][321]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][369]">!MAIN[0][369]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][225]">!MAIN[0][225]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][273]">!MAIN[0][273]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][129]">!MAIN[0][129]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][177]">!MAIN[0][177]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][33]">!MAIN[0][33]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-DIVIDE_BYPASS"><a href="#spartan6-CLK_W-bit-MAIN[0][81]">!MAIN[0][81]</a></td></tr>

<tr><td>R_EDGE</td><td id="spartan6-CLK_W-BUFIO2[0]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][306]">MAIN[0][306]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][354]">MAIN[0][354]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][210]">MAIN[0][210]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][258]">MAIN[0][258]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][114]">MAIN[0][114]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][162]">MAIN[0][162]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-R_EDGE"><a href="#spartan6-CLK_W-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>POS_EDGE bit 0</td><td id="spartan6-CLK_W-BUFIO2[0]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][297]">MAIN[0][297]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][345]">MAIN[0][345]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][201]">MAIN[0][201]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][249]">MAIN[0][249]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][105]">MAIN[0][105]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][153]">MAIN[0][153]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-POS_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>POS_EDGE bit 1</td><td id="spartan6-CLK_W-BUFIO2[0]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][298]">MAIN[0][298]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][346]">MAIN[0][346]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][202]">MAIN[0][202]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][250]">MAIN[0][250]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][106]">MAIN[0][106]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][154]">MAIN[0][154]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-POS_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>POS_EDGE bit 2</td><td id="spartan6-CLK_W-BUFIO2[0]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][299]">MAIN[0][299]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][347]">MAIN[0][347]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][203]">MAIN[0][203]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][251]">MAIN[0][251]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][107]">MAIN[0][107]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][155]">MAIN[0][155]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-POS_EDGE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>NEG_EDGE bit 0</td><td id="spartan6-CLK_W-BUFIO2[0]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][300]">MAIN[0][300]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][348]">MAIN[0][348]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][204]">MAIN[0][204]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][252]">MAIN[0][252]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][108]">MAIN[0][108]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][156]">MAIN[0][156]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-NEG_EDGE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>NEG_EDGE bit 1</td><td id="spartan6-CLK_W-BUFIO2[0]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][301]">MAIN[0][301]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][349]">MAIN[0][349]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][205]">MAIN[0][205]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][253]">MAIN[0][253]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][109]">MAIN[0][109]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][157]">MAIN[0][157]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-NEG_EDGE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_W-BUFIO2[0]-DIVIDE"><th>BUFIO2[0].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[0]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][305]">MAIN[0][305]</a></td><td id="spartan6-CLK_W-BUFIO2[0]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][304]">MAIN[0][304]</a></td><td id="spartan6-CLK_W-BUFIO2[0]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][303]">MAIN[0][303]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[1]-DIVIDE"><th>BUFIO2[1].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[1]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][353]">MAIN[0][353]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][352]">MAIN[0][352]</a></td><td id="spartan6-CLK_W-BUFIO2[1]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][351]">MAIN[0][351]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[2]-DIVIDE"><th>BUFIO2[2].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[2]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][209]">MAIN[0][209]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][208]">MAIN[0][208]</a></td><td id="spartan6-CLK_W-BUFIO2[2]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][207]">MAIN[0][207]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[3]-DIVIDE"><th>BUFIO2[3].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[3]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][257]">MAIN[0][257]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][256]">MAIN[0][256]</a></td><td id="spartan6-CLK_W-BUFIO2[3]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][255]">MAIN[0][255]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[4]-DIVIDE"><th>BUFIO2[4].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[4]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][113]">MAIN[0][113]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][112]">MAIN[0][112]</a></td><td id="spartan6-CLK_W-BUFIO2[4]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][111]">MAIN[0][111]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[5]-DIVIDE"><th>BUFIO2[5].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[5]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][161]">MAIN[0][161]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][160]">MAIN[0][160]</a></td><td id="spartan6-CLK_W-BUFIO2[5]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][159]">MAIN[0][159]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[6]-DIVIDE"><th>BUFIO2[6].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[6]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan6-CLK_W-BUFIO2[6]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr id="spartan6-CLK_W-BUFIO2[7]-DIVIDE"><th>BUFIO2[7].DIVIDE</th><td id="spartan6-CLK_W-BUFIO2[7]-DIVIDE[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][65]">MAIN[0][65]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-DIVIDE[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="spartan6-CLK_W-BUFIO2[7]-DIVIDE[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2fb-2"><a class="header" href="#bels-bufio2fb-2">Bels BUFIO2FB</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFIO2FB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>CELL[2].IMUX_BUFIO2FB[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[1].IOFBCLK_CMT_W[0]</td><td>CELL[1].IOFBCLK_CMT_W[1]</td><td>CELL[1].IOFBCLK_CMT_W[2]</td><td>CELL[1].IOFBCLK_CMT_W[3]</td><td>CELL[2].IOFBCLK_CMT_W[0]</td><td>CELL[2].IOFBCLK_CMT_W[1]</td><td>CELL[2].IOFBCLK_CMT_W[2]</td><td>CELL[2].IOFBCLK_CMT_W[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFIO2FB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_W-BUFIO2FB[0]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][319]">MAIN[0][319]</a></td><td id="spartan6-CLK_W-BUFIO2FB[1]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][367]">MAIN[0][367]</a></td><td id="spartan6-CLK_W-BUFIO2FB[2]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][223]">MAIN[0][223]</a></td><td id="spartan6-CLK_W-BUFIO2FB[3]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][271]">MAIN[0][271]</a></td><td id="spartan6-CLK_W-BUFIO2FB[4]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][127]">MAIN[0][127]</a></td><td id="spartan6-CLK_W-BUFIO2FB[5]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][175]">MAIN[0][175]</a></td><td id="spartan6-CLK_W-BUFIO2FB[6]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan6-CLK_W-BUFIO2FB[7]-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 0</td><td id="spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][315]">!MAIN[0][315]</a></td><td id="spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][363]">!MAIN[0][363]</a></td><td id="spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][219]">!MAIN[0][219]</a></td><td id="spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][267]">!MAIN[0][267]</a></td><td id="spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][123]">!MAIN[0][123]</a></td><td id="spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][171]">!MAIN[0][171]</a></td><td id="spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][27]">!MAIN[0][27]</a></td><td id="spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][75]">!MAIN[0][75]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 1</td><td id="spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][316]">!MAIN[0][316]</a></td><td id="spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][364]">!MAIN[0][364]</a></td><td id="spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][220]">!MAIN[0][220]</a></td><td id="spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][268]">!MAIN[0][268]</a></td><td id="spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][124]">!MAIN[0][124]</a></td><td id="spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][172]">!MAIN[0][172]</a></td><td id="spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][28]">!MAIN[0][28]</a></td><td id="spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][76]">!MAIN[0][76]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 2</td><td id="spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][317]">!MAIN[0][317]</a></td><td id="spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][365]">!MAIN[0][365]</a></td><td id="spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][221]">!MAIN[0][221]</a></td><td id="spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][269]">!MAIN[0][269]</a></td><td id="spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][125]">!MAIN[0][125]</a></td><td id="spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][173]">!MAIN[0][173]</a></td><td id="spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][29]">!MAIN[0][29]</a></td><td id="spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][77]">!MAIN[0][77]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 3</td><td id="spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][322]">!MAIN[0][322]</a></td><td id="spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][370]">!MAIN[0][370]</a></td><td id="spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][226]">!MAIN[0][226]</a></td><td id="spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][274]">!MAIN[0][274]</a></td><td id="spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][130]">!MAIN[0][130]</a></td><td id="spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][178]">!MAIN[0][178]</a></td><td id="spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][34]">!MAIN[0][34]</a></td><td id="spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][82]">!MAIN[0][82]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufpll-2"><a class="header" href="#bels-bufpll-2">Bels BUFPLL</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFPLL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>GCLK[0]</td><td>in</td><td>CELL[2].IMUX_CLK[0]</td></tr>

<tr><td>GCLK[1]</td><td>in</td><td>CELL[2].IMUX_CLK[1]</td></tr>

<tr><td>PLLIN_CMT[0]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_CLKOUT[0]</td></tr>

<tr><td>PLLIN_CMT[1]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_CLKOUT[1]</td></tr>

<tr><td>PLLIN_GCLK[0]</td><td>in</td><td>CELL[3].IMUX_CLK[0]</td></tr>

<tr><td>PLLIN_GCLK[1]</td><td>in</td><td>CELL[3].IMUX_CLK[1]</td></tr>

<tr><td>LOCKED[0]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_LOCKED[0]</td></tr>

<tr><td>LOCKED[1]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_LOCKED[1]</td></tr>

<tr><td>PLLCLK[0]</td><td>out</td><td>CELL[2].PLLCLK[0]</td></tr>

<tr><td>PLLCLK[1]</td><td>out</td><td>CELL[2].PLLCLK[1]</td></tr>

<tr><td>PLLCE[0]</td><td>out</td><td>CELL[2].PLLCE[0]</td></tr>

<tr><td>PLLCE[1]</td><td>out</td><td>CELL[2].PLLCE[1]</td></tr>

<tr><td>LOCK[0]</td><td>out</td><td>CELL[2].OUT_BEL[0]</td></tr>

<tr><td>LOCK[1]</td><td>out</td><td>CELL[2].OUT_BEL[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel BUFPLL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_W-BUFPLL-ENABLE"><a href="#spartan6-CLK_W-bit-MAIN[0][135]">MAIN[0][135]</a></td></tr>

<tr><td>MUX_PLLIN</td><td><a href="#spartan6-CLK_W-BUFPLL-MUX_PLLIN">[enum: BUFPLL_MUX_PLLIN]</a></td></tr>

<tr><td>LOCK_SRC</td><td><a href="#spartan6-CLK_W-BUFPLL-LOCK_SRC">[enum: BUFPLL_LOCK_SRC]</a></td></tr>

<tr><td>DATA_RATE0</td><td><a href="#spartan6-CLK_W-BUFPLL-DATA_RATE0">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DATA_RATE1</td><td><a href="#spartan6-CLK_W-BUFPLL-DATA_RATE1">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DIVIDE0</td><td><a href="#spartan6-CLK_W-BUFPLL-DIVIDE0">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE1</td><td><a href="#spartan6-CLK_W-BUFPLL-DIVIDE1">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 0</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][234]">MAIN[0][234]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 1</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][280]">MAIN[0][280]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 2</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][286]">MAIN[0][286]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 0</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][237]">MAIN[0][237]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 1</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][282]">MAIN[0][282]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 2</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][329]">MAIN[0][329]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 0</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC0[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][279]">MAIN[0][279]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 1</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC0[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][285]">MAIN[0][285]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 0</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC1[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][281]">MAIN[0][281]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 1</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC1[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][328]">MAIN[0][328]</a></td></tr>

<tr><td>ENABLE_SYNC0</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_SYNC0"><a href="#spartan6-CLK_W-bit-MAIN[0][140]">!MAIN[0][140]</a></td></tr>

<tr><td>ENABLE_SYNC1</td><td id="spartan6-CLK_W-BUFPLL-ENABLE_SYNC1"><a href="#spartan6-CLK_W-bit-MAIN[0][185]">!MAIN[0][185]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W enum BUFPLL_MUX_PLLIN</caption>
<thead>
<tr id="spartan6-CLK_W-BUFPLL-MUX_PLLIN"><th>BUFPLL.MUX_PLLIN</th><td id="spartan6-CLK_W-BUFPLL-MUX_PLLIN[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][330]">MAIN[0][330]</a></td></tr>

</thead>

<tbody>
<tr><td>CMT</td><td>0</td></tr>

<tr><td>GCLK</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W enum BUFPLL_LOCK_SRC</caption>
<thead>
<tr id="spartan6-CLK_W-BUFPLL-LOCK_SRC"><th>BUFPLL.LOCK_SRC</th><td id="spartan6-CLK_W-BUFPLL-LOCK_SRC[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][139]">MAIN[0][139]</a></td><td id="spartan6-CLK_W-BUFPLL-LOCK_SRC[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][184]">MAIN[0][184]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>

<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W enum BUFPLL_DATA_RATE</caption>
<thead>
<tr id="spartan6-CLK_W-BUFPLL-DATA_RATE0"><th>BUFPLL.DATA_RATE0</th><td id="spartan6-CLK_W-BUFPLL-DATA_RATE0[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][141]">MAIN[0][141]</a></td></tr>

<tr id="spartan6-CLK_W-BUFPLL-DATA_RATE1"><th>BUFPLL.DATA_RATE1</th><td id="spartan6-CLK_W-BUFPLL-DATA_RATE1[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][186]">MAIN[0][186]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>0</td></tr>

<tr><td>DDR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_W-BUFPLL-DIVIDE0"><th>BUFPLL.DIVIDE0</th><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[5]"><a href="#spartan6-CLK_W-bit-MAIN[0][190]">MAIN[0][190]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[4]"><a href="#spartan6-CLK_W-bit-MAIN[0][189]">MAIN[0][189]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][187]">MAIN[0][187]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][138]">MAIN[0][138]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][137]">MAIN[0][137]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE0[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][136]">MAIN[0][136]</a></td></tr>

<tr id="spartan6-CLK_W-BUFPLL-DIVIDE1"><th>BUFPLL.DIVIDE1</th><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[5]"><a href="#spartan6-CLK_W-bit-MAIN[0][233]">MAIN[0][233]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[4]"><a href="#spartan6-CLK_W-bit-MAIN[0][232]">MAIN[0][232]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[3]"><a href="#spartan6-CLK_W-bit-MAIN[0][191]">MAIN[0][191]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[2]"><a href="#spartan6-CLK_W-bit-MAIN[0][183]">MAIN[0][183]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[1]"><a href="#spartan6-CLK_W-bit-MAIN[0][143]">MAIN[0][143]</a></td><td id="spartan6-CLK_W-BUFPLL-DIVIDE1[0]"><a href="#spartan6-CLK_W-bit-MAIN[0][142]">MAIN[0][142]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IOCLK[0]</td><td>BUFIO2[0].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[1]</td><td>BUFIO2[1].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[2]</td><td>BUFIO2[2].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[3]</td><td>BUFIO2[3].IOCLK</td></tr>

<tr><td>CELL[1].IOCE[0]</td><td>BUFIO2[0].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[1]</td><td>BUFIO2[1].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[2]</td><td>BUFIO2[2].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[3]</td><td>BUFIO2[3].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>BUFIO2[0].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>BUFIO2[1].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>BUFIO2[2].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>BUFIO2[3].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[0].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[1].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[2].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[3].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[0].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[1].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[2].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[3].I</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[0]</td><td>BUFIO2[0].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[1]</td><td>BUFIO2[1].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[2]</td><td>BUFIO2[2].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[3]</td><td>BUFIO2[3].DIVCLK</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_W[0]</td><td>BUFIO2[0].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_W[1]</td><td>BUFIO2[1].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_W[2]</td><td>BUFIO2[2].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_W[3]</td><td>BUFIO2[3].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_W[0]</td><td>BUFIO2FB[0].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_W[1]</td><td>BUFIO2FB[1].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_W[2]</td><td>BUFIO2FB[2].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_W[3]</td><td>BUFIO2FB[3].O</td></tr>

<tr><td>CELL[2].IMUX_CLK[0]</td><td>BUFPLL.GCLK[0]</td></tr>

<tr><td>CELL[2].IMUX_CLK[1]</td><td>BUFPLL.GCLK[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[0]</td><td>BUFPLL.LOCK[0]</td></tr>

<tr><td>CELL[2].OUT_BEL[1]</td><td>BUFPLL.LOCK[1]</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO2[4].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO2[5].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO2[6].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO2[7].IOCLK</td></tr>

<tr><td>CELL[2].IOCE[0]</td><td>BUFIO2[4].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[1]</td><td>BUFIO2[5].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[2]</td><td>BUFIO2[6].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[3]</td><td>BUFIO2[7].SERDESSTROBE</td></tr>

<tr><td>CELL[2].PLLCLK[0]</td><td>BUFPLL.PLLCLK[0]</td></tr>

<tr><td>CELL[2].PLLCLK[1]</td><td>BUFPLL.PLLCLK[1]</td></tr>

<tr><td>CELL[2].PLLCE[0]</td><td>BUFPLL.PLLCE[0]</td></tr>

<tr><td>CELL[2].PLLCE[1]</td><td>BUFPLL.PLLCE[1]</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>BUFIO2[4].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>BUFIO2[5].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>BUFIO2[6].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[3]</td><td>BUFIO2[7].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[4].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[5].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[6].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[7].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[4].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[5].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[6].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[7].I</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[0]</td><td>BUFIO2[4].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[1]</td><td>BUFIO2[5].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[2]</td><td>BUFIO2[6].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[3]</td><td>BUFIO2[7].DIVCLK</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_W[0]</td><td>BUFIO2[4].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_W[1]</td><td>BUFIO2[5].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_W[2]</td><td>BUFIO2[6].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_W[3]</td><td>BUFIO2[7].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_W[0]</td><td>BUFIO2FB[4].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_W[1]</td><td>BUFIO2FB[5].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_W[2]</td><td>BUFIO2FB[6].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_W[3]</td><td>BUFIO2FB[7].O</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_CLKOUT[0]</td><td>BUFPLL.PLLIN_CMT[0]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_CLKOUT[1]</td><td>BUFPLL.PLLIN_CMT[1]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_LOCKED[0]</td><td>BUFPLL.LOCKED[0]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_LOCKED[1]</td><td>BUFPLL.LOCKED[1]</td></tr>

<tr><td>CELL[3].IMUX_CLK[0]</td><td>BUFPLL.PLLIN_GCLK[0]</td></tr>

<tr><td>CELL[3].IMUX_CLK[1]</td><td>BUFPLL.PLLIN_GCLK[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_W rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B0</td>
<td id="spartan6-CLK_W-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan6-CLK_W-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan6-CLK_W-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan6-CLK_W-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan6-CLK_W-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan6-CLK_W-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan6-CLK_W-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan6-CLK_W-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan6-CLK_W-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan6-CLK_W-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan6-CLK_W-BUFIO2[6]-POS_EDGE[0]">BUFIO2[6]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan6-CLK_W-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan6-CLK_W-BUFIO2[6]-POS_EDGE[1]">BUFIO2[6]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td id="spartan6-CLK_W-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartan6-CLK_W-BUFIO2[6]-POS_EDGE[2]">BUFIO2[6]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="spartan6-CLK_W-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartan6-CLK_W-BUFIO2[6]-NEG_EDGE[0]">BUFIO2[6]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td id="spartan6-CLK_W-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#spartan6-CLK_W-BUFIO2[6]-NEG_EDGE[1]">BUFIO2[6]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="spartan6-CLK_W-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#spartan6-CLK_W-BUFIO2[6]-DIVIDE[0]">BUFIO2[6]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan6-CLK_W-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan6-CLK_W-BUFIO2[6]-DIVIDE[1]">BUFIO2[6]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan6-CLK_W-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan6-CLK_W-BUFIO2[6]-DIVIDE[2]">BUFIO2[6]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan6-CLK_W-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan6-CLK_W-BUFIO2[6]-R_EDGE">BUFIO2[6]:  R_EDGE</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan6-CLK_W-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan6-CLK_W-BUFIO2[6]-ENABLE">BUFIO2[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan6-CLK_W-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan6-CLK_W-BUFIO2[6]-ENABLE_2CLK">BUFIO2[6]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="spartan6-CLK_W-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[0]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan6-CLK_W-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[1]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan6-CLK_W-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[2]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan6-CLK_W-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan6-CLK_W-BUFIO2FB[6]-ENABLE">BUFIO2FB[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="spartan6-CLK_W-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan6-CLK_W-BUFIO2[6]-DIVIDE_BYPASS">BUFIO2[6]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan6-CLK_W-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan6-CLK_W-BUFIO2FB[6]-DIVIDE_BYPASS[3]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan6-CLK_W-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[6] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan6-CLK_W-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan6-CLK_W-BUFIO2[6]-IOCLK_ENABLE">BUFIO2[6]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan6-CLK_W-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[6] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan6-CLK_W-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan6-CLK_W-BUFIO2[6]-CMT_ENABLE">BUFIO2[6]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="spartan6-CLK_W-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td id="spartan6-CLK_W-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td id="spartan6-CLK_W-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td id="spartan6-CLK_W-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td id="spartan6-CLK_W-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan6-CLK_W-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan6-CLK_W-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan6-CLK_W-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan6-CLK_W-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan6-CLK_W-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan6-CLK_W-BUFIO2[7]-POS_EDGE[0]">BUFIO2[7]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan6-CLK_W-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan6-CLK_W-BUFIO2[7]-POS_EDGE[1]">BUFIO2[7]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan6-CLK_W-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan6-CLK_W-BUFIO2[7]-POS_EDGE[2]">BUFIO2[7]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan6-CLK_W-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan6-CLK_W-BUFIO2[7]-NEG_EDGE[0]">BUFIO2[7]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan6-CLK_W-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan6-CLK_W-BUFIO2[7]-NEG_EDGE[1]">BUFIO2[7]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="spartan6-CLK_W-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan6-CLK_W-BUFIO2[7]-DIVIDE[0]">BUFIO2[7]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B64</td>
<td id="spartan6-CLK_W-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#spartan6-CLK_W-BUFIO2[7]-DIVIDE[1]">BUFIO2[7]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B65</td>
<td id="spartan6-CLK_W-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#spartan6-CLK_W-BUFIO2[7]-DIVIDE[2]">BUFIO2[7]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B66</td>
<td id="spartan6-CLK_W-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#spartan6-CLK_W-BUFIO2[7]-R_EDGE">BUFIO2[7]:  R_EDGE</a>
</td>
</tr>

<tr><td>B67</td>
<td id="spartan6-CLK_W-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#spartan6-CLK_W-BUFIO2[7]-ENABLE">BUFIO2[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B68</td>
<td id="spartan6-CLK_W-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#spartan6-CLK_W-BUFIO2[7]-ENABLE_2CLK">BUFIO2[7]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="spartan6-CLK_W-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[0]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B76</td>
<td id="spartan6-CLK_W-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[1]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B77</td>
<td id="spartan6-CLK_W-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[2]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B79</td>
<td id="spartan6-CLK_W-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#spartan6-CLK_W-BUFIO2FB[7]-ENABLE">BUFIO2FB[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B80</td>
<td>-</td>
</tr>

<tr><td>B81</td>
<td id="spartan6-CLK_W-bit-MAIN[0][81]" title="MAIN[0][81]">
<a href="#spartan6-CLK_W-BUFIO2[7]-DIVIDE_BYPASS">BUFIO2[7]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B82</td>
<td id="spartan6-CLK_W-bit-MAIN[0][82]" title="MAIN[0][82]">
<a href="#spartan6-CLK_W-BUFIO2FB[7]-DIVIDE_BYPASS[3]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B83</td>
<td id="spartan6-CLK_W-bit-MAIN[0][83]" title="MAIN[0][83]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[7] bit 1</a>
</td>
</tr>

<tr><td>B84</td>
<td id="spartan6-CLK_W-bit-MAIN[0][84]" title="MAIN[0][84]">
<a href="#spartan6-CLK_W-BUFIO2[7]-IOCLK_ENABLE">BUFIO2[7]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B85</td>
<td id="spartan6-CLK_W-bit-MAIN[0][85]" title="MAIN[0][85]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[7] bit 0</a>
</td>
</tr>

<tr><td>B86</td>
<td id="spartan6-CLK_W-bit-MAIN[0][86]" title="MAIN[0][86]">
<a href="#spartan6-CLK_W-BUFIO2[7]-CMT_ENABLE">BUFIO2[7]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B87</td>
<td>-</td>
</tr>

<tr><td>B88</td>
<td>-</td>
</tr>

<tr><td>B89</td>
<td>-</td>
</tr>

<tr><td>B90</td>
<td>-</td>
</tr>

<tr><td>B91</td>
<td>-</td>
</tr>

<tr><td>B92</td>
<td>-</td>
</tr>

<tr><td>B93</td>
<td>-</td>
</tr>

<tr><td>B94</td>
<td>-</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B96</td>
<td id="spartan6-CLK_W-bit-MAIN[0][96]" title="MAIN[0][96]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B97</td>
<td id="spartan6-CLK_W-bit-MAIN[0][97]" title="MAIN[0][97]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B98</td>
<td id="spartan6-CLK_W-bit-MAIN[0][98]" title="MAIN[0][98]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B99</td>
<td id="spartan6-CLK_W-bit-MAIN[0][99]" title="MAIN[0][99]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B100</td>
<td id="spartan6-CLK_W-bit-MAIN[0][100]" title="MAIN[0][100]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B101</td>
<td id="spartan6-CLK_W-bit-MAIN[0][101]" title="MAIN[0][101]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B102</td>
<td id="spartan6-CLK_W-bit-MAIN[0][102]" title="MAIN[0][102]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B103</td>
<td id="spartan6-CLK_W-bit-MAIN[0][103]" title="MAIN[0][103]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B104</td>
<td id="spartan6-CLK_W-bit-MAIN[0][104]" title="MAIN[0][104]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B105</td>
<td id="spartan6-CLK_W-bit-MAIN[0][105]" title="MAIN[0][105]">
<a href="#spartan6-CLK_W-BUFIO2[4]-POS_EDGE[0]">BUFIO2[4]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B106</td>
<td id="spartan6-CLK_W-bit-MAIN[0][106]" title="MAIN[0][106]">
<a href="#spartan6-CLK_W-BUFIO2[4]-POS_EDGE[1]">BUFIO2[4]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B107</td>
<td id="spartan6-CLK_W-bit-MAIN[0][107]" title="MAIN[0][107]">
<a href="#spartan6-CLK_W-BUFIO2[4]-POS_EDGE[2]">BUFIO2[4]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B108</td>
<td id="spartan6-CLK_W-bit-MAIN[0][108]" title="MAIN[0][108]">
<a href="#spartan6-CLK_W-BUFIO2[4]-NEG_EDGE[0]">BUFIO2[4]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B109</td>
<td id="spartan6-CLK_W-bit-MAIN[0][109]" title="MAIN[0][109]">
<a href="#spartan6-CLK_W-BUFIO2[4]-NEG_EDGE[1]">BUFIO2[4]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B110</td>
<td>-</td>
</tr>

<tr><td>B111</td>
<td id="spartan6-CLK_W-bit-MAIN[0][111]" title="MAIN[0][111]">
<a href="#spartan6-CLK_W-BUFIO2[4]-DIVIDE[0]">BUFIO2[4]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B112</td>
<td id="spartan6-CLK_W-bit-MAIN[0][112]" title="MAIN[0][112]">
<a href="#spartan6-CLK_W-BUFIO2[4]-DIVIDE[1]">BUFIO2[4]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B113</td>
<td id="spartan6-CLK_W-bit-MAIN[0][113]" title="MAIN[0][113]">
<a href="#spartan6-CLK_W-BUFIO2[4]-DIVIDE[2]">BUFIO2[4]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B114</td>
<td id="spartan6-CLK_W-bit-MAIN[0][114]" title="MAIN[0][114]">
<a href="#spartan6-CLK_W-BUFIO2[4]-R_EDGE">BUFIO2[4]:  R_EDGE</a>
</td>
</tr>

<tr><td>B115</td>
<td id="spartan6-CLK_W-bit-MAIN[0][115]" title="MAIN[0][115]">
<a href="#spartan6-CLK_W-BUFIO2[4]-ENABLE">BUFIO2[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B116</td>
<td id="spartan6-CLK_W-bit-MAIN[0][116]" title="MAIN[0][116]">
<a href="#spartan6-CLK_W-BUFIO2[4]-ENABLE_2CLK">BUFIO2[4]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B117</td>
<td>-</td>
</tr>

<tr><td>B118</td>
<td>-</td>
</tr>

<tr><td>B119</td>
<td>-</td>
</tr>

<tr><td>B120</td>
<td>-</td>
</tr>

<tr><td>B121</td>
<td>-</td>
</tr>

<tr><td>B122</td>
<td>-</td>
</tr>

<tr><td>B123</td>
<td id="spartan6-CLK_W-bit-MAIN[0][123]" title="MAIN[0][123]">
<a href="#spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[0]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B124</td>
<td id="spartan6-CLK_W-bit-MAIN[0][124]" title="MAIN[0][124]">
<a href="#spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[1]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B125</td>
<td id="spartan6-CLK_W-bit-MAIN[0][125]" title="MAIN[0][125]">
<a href="#spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[2]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B127</td>
<td id="spartan6-CLK_W-bit-MAIN[0][127]" title="MAIN[0][127]">
<a href="#spartan6-CLK_W-BUFIO2FB[4]-ENABLE">BUFIO2FB[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B128</td>
<td>-</td>
</tr>

<tr><td>B129</td>
<td id="spartan6-CLK_W-bit-MAIN[0][129]" title="MAIN[0][129]">
<a href="#spartan6-CLK_W-BUFIO2[4]-DIVIDE_BYPASS">BUFIO2[4]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B130</td>
<td id="spartan6-CLK_W-bit-MAIN[0][130]" title="MAIN[0][130]">
<a href="#spartan6-CLK_W-BUFIO2FB[4]-DIVIDE_BYPASS[3]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B131</td>
<td id="spartan6-CLK_W-bit-MAIN[0][131]" title="MAIN[0][131]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[4] bit 1</a>
</td>
</tr>

<tr><td>B132</td>
<td id="spartan6-CLK_W-bit-MAIN[0][132]" title="MAIN[0][132]">
<a href="#spartan6-CLK_W-BUFIO2[4]-IOCLK_ENABLE">BUFIO2[4]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B133</td>
<td id="spartan6-CLK_W-bit-MAIN[0][133]" title="MAIN[0][133]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[4] bit 0</a>
</td>
</tr>

<tr><td>B134</td>
<td id="spartan6-CLK_W-bit-MAIN[0][134]" title="MAIN[0][134]">
<a href="#spartan6-CLK_W-BUFIO2[4]-CMT_ENABLE">BUFIO2[4]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B135</td>
<td id="spartan6-CLK_W-bit-MAIN[0][135]" title="MAIN[0][135]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE">BUFPLL:  ENABLE</a>
</td>
</tr>

<tr><td>B136</td>
<td id="spartan6-CLK_W-bit-MAIN[0][136]" title="MAIN[0][136]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[0]">BUFPLL:  DIVIDE0 bit 0</a>
</td>
</tr>

<tr><td>B137</td>
<td id="spartan6-CLK_W-bit-MAIN[0][137]" title="MAIN[0][137]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[1]">BUFPLL:  DIVIDE0 bit 1</a>
</td>
</tr>

<tr><td>B138</td>
<td id="spartan6-CLK_W-bit-MAIN[0][138]" title="MAIN[0][138]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[2]">BUFPLL:  DIVIDE0 bit 2</a>
</td>
</tr>

<tr><td>B139</td>
<td id="spartan6-CLK_W-bit-MAIN[0][139]" title="MAIN[0][139]">
<a href="#spartan6-CLK_W-BUFPLL-LOCK_SRC[1]">BUFPLL:  LOCK_SRC bit 1</a>
</td>
</tr>

<tr><td>B140</td>
<td id="spartan6-CLK_W-bit-MAIN[0][140]" title="MAIN[0][140]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_SYNC0">BUFPLL: ! ENABLE_SYNC0</a>
</td>
</tr>

<tr><td>B141</td>
<td id="spartan6-CLK_W-bit-MAIN[0][141]" title="MAIN[0][141]">
<a href="#spartan6-CLK_W-BUFPLL-DATA_RATE0[0]">BUFPLL:  DATA_RATE0 bit 0</a>
</td>
</tr>

<tr><td>B142</td>
<td id="spartan6-CLK_W-bit-MAIN[0][142]" title="MAIN[0][142]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[0]">BUFPLL:  DIVIDE1 bit 0</a>
</td>
</tr>

<tr><td>B143</td>
<td id="spartan6-CLK_W-bit-MAIN[0][143]" title="MAIN[0][143]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[1]">BUFPLL:  DIVIDE1 bit 1</a>
</td>
</tr>

<tr><td>B144</td>
<td id="spartan6-CLK_W-bit-MAIN[0][144]" title="MAIN[0][144]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B145</td>
<td id="spartan6-CLK_W-bit-MAIN[0][145]" title="MAIN[0][145]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B146</td>
<td id="spartan6-CLK_W-bit-MAIN[0][146]" title="MAIN[0][146]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B147</td>
<td id="spartan6-CLK_W-bit-MAIN[0][147]" title="MAIN[0][147]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B148</td>
<td id="spartan6-CLK_W-bit-MAIN[0][148]" title="MAIN[0][148]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B149</td>
<td id="spartan6-CLK_W-bit-MAIN[0][149]" title="MAIN[0][149]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B150</td>
<td id="spartan6-CLK_W-bit-MAIN[0][150]" title="MAIN[0][150]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B151</td>
<td id="spartan6-CLK_W-bit-MAIN[0][151]" title="MAIN[0][151]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B152</td>
<td id="spartan6-CLK_W-bit-MAIN[0][152]" title="MAIN[0][152]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B153</td>
<td id="spartan6-CLK_W-bit-MAIN[0][153]" title="MAIN[0][153]">
<a href="#spartan6-CLK_W-BUFIO2[5]-POS_EDGE[0]">BUFIO2[5]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B154</td>
<td id="spartan6-CLK_W-bit-MAIN[0][154]" title="MAIN[0][154]">
<a href="#spartan6-CLK_W-BUFIO2[5]-POS_EDGE[1]">BUFIO2[5]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B155</td>
<td id="spartan6-CLK_W-bit-MAIN[0][155]" title="MAIN[0][155]">
<a href="#spartan6-CLK_W-BUFIO2[5]-POS_EDGE[2]">BUFIO2[5]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B156</td>
<td id="spartan6-CLK_W-bit-MAIN[0][156]" title="MAIN[0][156]">
<a href="#spartan6-CLK_W-BUFIO2[5]-NEG_EDGE[0]">BUFIO2[5]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B157</td>
<td id="spartan6-CLK_W-bit-MAIN[0][157]" title="MAIN[0][157]">
<a href="#spartan6-CLK_W-BUFIO2[5]-NEG_EDGE[1]">BUFIO2[5]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B158</td>
<td>-</td>
</tr>

<tr><td>B159</td>
<td id="spartan6-CLK_W-bit-MAIN[0][159]" title="MAIN[0][159]">
<a href="#spartan6-CLK_W-BUFIO2[5]-DIVIDE[0]">BUFIO2[5]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B160</td>
<td id="spartan6-CLK_W-bit-MAIN[0][160]" title="MAIN[0][160]">
<a href="#spartan6-CLK_W-BUFIO2[5]-DIVIDE[1]">BUFIO2[5]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B161</td>
<td id="spartan6-CLK_W-bit-MAIN[0][161]" title="MAIN[0][161]">
<a href="#spartan6-CLK_W-BUFIO2[5]-DIVIDE[2]">BUFIO2[5]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B162</td>
<td id="spartan6-CLK_W-bit-MAIN[0][162]" title="MAIN[0][162]">
<a href="#spartan6-CLK_W-BUFIO2[5]-R_EDGE">BUFIO2[5]:  R_EDGE</a>
</td>
</tr>

<tr><td>B163</td>
<td id="spartan6-CLK_W-bit-MAIN[0][163]" title="MAIN[0][163]">
<a href="#spartan6-CLK_W-BUFIO2[5]-ENABLE">BUFIO2[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B164</td>
<td id="spartan6-CLK_W-bit-MAIN[0][164]" title="MAIN[0][164]">
<a href="#spartan6-CLK_W-BUFIO2[5]-ENABLE_2CLK">BUFIO2[5]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B165</td>
<td>-</td>
</tr>

<tr><td>B166</td>
<td>-</td>
</tr>

<tr><td>B167</td>
<td>-</td>
</tr>

<tr><td>B168</td>
<td>-</td>
</tr>

<tr><td>B169</td>
<td>-</td>
</tr>

<tr><td>B170</td>
<td>-</td>
</tr>

<tr><td>B171</td>
<td id="spartan6-CLK_W-bit-MAIN[0][171]" title="MAIN[0][171]">
<a href="#spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[0]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B172</td>
<td id="spartan6-CLK_W-bit-MAIN[0][172]" title="MAIN[0][172]">
<a href="#spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[1]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B173</td>
<td id="spartan6-CLK_W-bit-MAIN[0][173]" title="MAIN[0][173]">
<a href="#spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[2]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B174</td>
<td>-</td>
</tr>

<tr><td>B175</td>
<td id="spartan6-CLK_W-bit-MAIN[0][175]" title="MAIN[0][175]">
<a href="#spartan6-CLK_W-BUFIO2FB[5]-ENABLE">BUFIO2FB[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B176</td>
<td>-</td>
</tr>

<tr><td>B177</td>
<td id="spartan6-CLK_W-bit-MAIN[0][177]" title="MAIN[0][177]">
<a href="#spartan6-CLK_W-BUFIO2[5]-DIVIDE_BYPASS">BUFIO2[5]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B178</td>
<td id="spartan6-CLK_W-bit-MAIN[0][178]" title="MAIN[0][178]">
<a href="#spartan6-CLK_W-BUFIO2FB[5]-DIVIDE_BYPASS[3]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B179</td>
<td id="spartan6-CLK_W-bit-MAIN[0][179]" title="MAIN[0][179]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[5] bit 1</a>
</td>
</tr>

<tr><td>B180</td>
<td id="spartan6-CLK_W-bit-MAIN[0][180]" title="MAIN[0][180]">
<a href="#spartan6-CLK_W-BUFIO2[5]-IOCLK_ENABLE">BUFIO2[5]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B181</td>
<td id="spartan6-CLK_W-bit-MAIN[0][181]" title="MAIN[0][181]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[5] bit 0</a>
</td>
</tr>

<tr><td>B182</td>
<td id="spartan6-CLK_W-bit-MAIN[0][182]" title="MAIN[0][182]">
<a href="#spartan6-CLK_W-BUFIO2[5]-CMT_ENABLE">BUFIO2[5]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B183</td>
<td id="spartan6-CLK_W-bit-MAIN[0][183]" title="MAIN[0][183]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[2]">BUFPLL:  DIVIDE1 bit 2</a>
</td>
</tr>

<tr><td>B184</td>
<td id="spartan6-CLK_W-bit-MAIN[0][184]" title="MAIN[0][184]">
<a href="#spartan6-CLK_W-BUFPLL-LOCK_SRC[0]">BUFPLL:  LOCK_SRC bit 0</a>
</td>
</tr>

<tr><td>B185</td>
<td id="spartan6-CLK_W-bit-MAIN[0][185]" title="MAIN[0][185]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_SYNC1">BUFPLL: ! ENABLE_SYNC1</a>
</td>
</tr>

<tr><td>B186</td>
<td id="spartan6-CLK_W-bit-MAIN[0][186]" title="MAIN[0][186]">
<a href="#spartan6-CLK_W-BUFPLL-DATA_RATE1[0]">BUFPLL:  DATA_RATE1 bit 0</a>
</td>
</tr>

<tr><td>B187</td>
<td id="spartan6-CLK_W-bit-MAIN[0][187]" title="MAIN[0][187]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[3]">BUFPLL:  DIVIDE0 bit 3</a>
</td>
</tr>

<tr><td>B188</td>
<td>-</td>
</tr>

<tr><td>B189</td>
<td id="spartan6-CLK_W-bit-MAIN[0][189]" title="MAIN[0][189]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[4]">BUFPLL:  DIVIDE0 bit 4</a>
</td>
</tr>

<tr><td>B190</td>
<td id="spartan6-CLK_W-bit-MAIN[0][190]" title="MAIN[0][190]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE0[5]">BUFPLL:  DIVIDE0 bit 5</a>
</td>
</tr>

<tr><td>B191</td>
<td id="spartan6-CLK_W-bit-MAIN[0][191]" title="MAIN[0][191]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[3]">BUFPLL:  DIVIDE1 bit 3</a>
</td>
</tr>

<tr><td>B192</td>
<td id="spartan6-CLK_W-bit-MAIN[0][192]" title="MAIN[0][192]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B193</td>
<td id="spartan6-CLK_W-bit-MAIN[0][193]" title="MAIN[0][193]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B194</td>
<td id="spartan6-CLK_W-bit-MAIN[0][194]" title="MAIN[0][194]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B195</td>
<td id="spartan6-CLK_W-bit-MAIN[0][195]" title="MAIN[0][195]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B196</td>
<td id="spartan6-CLK_W-bit-MAIN[0][196]" title="MAIN[0][196]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B197</td>
<td id="spartan6-CLK_W-bit-MAIN[0][197]" title="MAIN[0][197]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B198</td>
<td id="spartan6-CLK_W-bit-MAIN[0][198]" title="MAIN[0][198]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B199</td>
<td id="spartan6-CLK_W-bit-MAIN[0][199]" title="MAIN[0][199]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B200</td>
<td id="spartan6-CLK_W-bit-MAIN[0][200]" title="MAIN[0][200]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B201</td>
<td id="spartan6-CLK_W-bit-MAIN[0][201]" title="MAIN[0][201]">
<a href="#spartan6-CLK_W-BUFIO2[2]-POS_EDGE[0]">BUFIO2[2]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B202</td>
<td id="spartan6-CLK_W-bit-MAIN[0][202]" title="MAIN[0][202]">
<a href="#spartan6-CLK_W-BUFIO2[2]-POS_EDGE[1]">BUFIO2[2]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B203</td>
<td id="spartan6-CLK_W-bit-MAIN[0][203]" title="MAIN[0][203]">
<a href="#spartan6-CLK_W-BUFIO2[2]-POS_EDGE[2]">BUFIO2[2]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B204</td>
<td id="spartan6-CLK_W-bit-MAIN[0][204]" title="MAIN[0][204]">
<a href="#spartan6-CLK_W-BUFIO2[2]-NEG_EDGE[0]">BUFIO2[2]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B205</td>
<td id="spartan6-CLK_W-bit-MAIN[0][205]" title="MAIN[0][205]">
<a href="#spartan6-CLK_W-BUFIO2[2]-NEG_EDGE[1]">BUFIO2[2]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B206</td>
<td>-</td>
</tr>

<tr><td>B207</td>
<td id="spartan6-CLK_W-bit-MAIN[0][207]" title="MAIN[0][207]">
<a href="#spartan6-CLK_W-BUFIO2[2]-DIVIDE[0]">BUFIO2[2]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B208</td>
<td id="spartan6-CLK_W-bit-MAIN[0][208]" title="MAIN[0][208]">
<a href="#spartan6-CLK_W-BUFIO2[2]-DIVIDE[1]">BUFIO2[2]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B209</td>
<td id="spartan6-CLK_W-bit-MAIN[0][209]" title="MAIN[0][209]">
<a href="#spartan6-CLK_W-BUFIO2[2]-DIVIDE[2]">BUFIO2[2]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B210</td>
<td id="spartan6-CLK_W-bit-MAIN[0][210]" title="MAIN[0][210]">
<a href="#spartan6-CLK_W-BUFIO2[2]-R_EDGE">BUFIO2[2]:  R_EDGE</a>
</td>
</tr>

<tr><td>B211</td>
<td id="spartan6-CLK_W-bit-MAIN[0][211]" title="MAIN[0][211]">
<a href="#spartan6-CLK_W-BUFIO2[2]-ENABLE">BUFIO2[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B212</td>
<td id="spartan6-CLK_W-bit-MAIN[0][212]" title="MAIN[0][212]">
<a href="#spartan6-CLK_W-BUFIO2[2]-ENABLE_2CLK">BUFIO2[2]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B213</td>
<td>-</td>
</tr>

<tr><td>B214</td>
<td>-</td>
</tr>

<tr><td>B215</td>
<td>-</td>
</tr>

<tr><td>B216</td>
<td>-</td>
</tr>

<tr><td>B217</td>
<td>-</td>
</tr>

<tr><td>B218</td>
<td>-</td>
</tr>

<tr><td>B219</td>
<td id="spartan6-CLK_W-bit-MAIN[0][219]" title="MAIN[0][219]">
<a href="#spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[0]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B220</td>
<td id="spartan6-CLK_W-bit-MAIN[0][220]" title="MAIN[0][220]">
<a href="#spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[1]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B221</td>
<td id="spartan6-CLK_W-bit-MAIN[0][221]" title="MAIN[0][221]">
<a href="#spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[2]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B222</td>
<td>-</td>
</tr>

<tr><td>B223</td>
<td id="spartan6-CLK_W-bit-MAIN[0][223]" title="MAIN[0][223]">
<a href="#spartan6-CLK_W-BUFIO2FB[2]-ENABLE">BUFIO2FB[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B224</td>
<td>-</td>
</tr>

<tr><td>B225</td>
<td id="spartan6-CLK_W-bit-MAIN[0][225]" title="MAIN[0][225]">
<a href="#spartan6-CLK_W-BUFIO2[2]-DIVIDE_BYPASS">BUFIO2[2]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B226</td>
<td id="spartan6-CLK_W-bit-MAIN[0][226]" title="MAIN[0][226]">
<a href="#spartan6-CLK_W-BUFIO2FB[2]-DIVIDE_BYPASS[3]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B227</td>
<td id="spartan6-CLK_W-bit-MAIN[0][227]" title="MAIN[0][227]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[2] bit 1</a>
</td>
</tr>

<tr><td>B228</td>
<td id="spartan6-CLK_W-bit-MAIN[0][228]" title="MAIN[0][228]">
<a href="#spartan6-CLK_W-BUFIO2[2]-IOCLK_ENABLE">BUFIO2[2]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B229</td>
<td id="spartan6-CLK_W-bit-MAIN[0][229]" title="MAIN[0][229]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[2] bit 0</a>
</td>
</tr>

<tr><td>B230</td>
<td id="spartan6-CLK_W-bit-MAIN[0][230]" title="MAIN[0][230]">
<a href="#spartan6-CLK_W-BUFIO2[2]-CMT_ENABLE">BUFIO2[2]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B231</td>
<td>-</td>
</tr>

<tr><td>B232</td>
<td id="spartan6-CLK_W-bit-MAIN[0][232]" title="MAIN[0][232]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[4]">BUFPLL:  DIVIDE1 bit 4</a>
</td>
</tr>

<tr><td>B233</td>
<td id="spartan6-CLK_W-bit-MAIN[0][233]" title="MAIN[0][233]">
<a href="#spartan6-CLK_W-BUFPLL-DIVIDE1[5]">BUFPLL:  DIVIDE1 bit 5</a>
</td>
</tr>

<tr><td>B234</td>
<td id="spartan6-CLK_W-bit-MAIN[0][234]" title="MAIN[0][234]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[0]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B235</td>
<td>-</td>
</tr>

<tr><td>B236</td>
<td>-</td>
</tr>

<tr><td>B237</td>
<td id="spartan6-CLK_W-bit-MAIN[0][237]" title="MAIN[0][237]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[0]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B238</td>
<td>-</td>
</tr>

<tr><td>B239</td>
<td>-</td>
</tr>

<tr><td>B240</td>
<td id="spartan6-CLK_W-bit-MAIN[0][240]" title="MAIN[0][240]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B241</td>
<td id="spartan6-CLK_W-bit-MAIN[0][241]" title="MAIN[0][241]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B242</td>
<td id="spartan6-CLK_W-bit-MAIN[0][242]" title="MAIN[0][242]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B243</td>
<td id="spartan6-CLK_W-bit-MAIN[0][243]" title="MAIN[0][243]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B244</td>
<td id="spartan6-CLK_W-bit-MAIN[0][244]" title="MAIN[0][244]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B245</td>
<td id="spartan6-CLK_W-bit-MAIN[0][245]" title="MAIN[0][245]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B246</td>
<td id="spartan6-CLK_W-bit-MAIN[0][246]" title="MAIN[0][246]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B247</td>
<td id="spartan6-CLK_W-bit-MAIN[0][247]" title="MAIN[0][247]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B248</td>
<td id="spartan6-CLK_W-bit-MAIN[0][248]" title="MAIN[0][248]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B249</td>
<td id="spartan6-CLK_W-bit-MAIN[0][249]" title="MAIN[0][249]">
<a href="#spartan6-CLK_W-BUFIO2[3]-POS_EDGE[0]">BUFIO2[3]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B250</td>
<td id="spartan6-CLK_W-bit-MAIN[0][250]" title="MAIN[0][250]">
<a href="#spartan6-CLK_W-BUFIO2[3]-POS_EDGE[1]">BUFIO2[3]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B251</td>
<td id="spartan6-CLK_W-bit-MAIN[0][251]" title="MAIN[0][251]">
<a href="#spartan6-CLK_W-BUFIO2[3]-POS_EDGE[2]">BUFIO2[3]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B252</td>
<td id="spartan6-CLK_W-bit-MAIN[0][252]" title="MAIN[0][252]">
<a href="#spartan6-CLK_W-BUFIO2[3]-NEG_EDGE[0]">BUFIO2[3]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B253</td>
<td id="spartan6-CLK_W-bit-MAIN[0][253]" title="MAIN[0][253]">
<a href="#spartan6-CLK_W-BUFIO2[3]-NEG_EDGE[1]">BUFIO2[3]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B254</td>
<td>-</td>
</tr>

<tr><td>B255</td>
<td id="spartan6-CLK_W-bit-MAIN[0][255]" title="MAIN[0][255]">
<a href="#spartan6-CLK_W-BUFIO2[3]-DIVIDE[0]">BUFIO2[3]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B256</td>
<td id="spartan6-CLK_W-bit-MAIN[0][256]" title="MAIN[0][256]">
<a href="#spartan6-CLK_W-BUFIO2[3]-DIVIDE[1]">BUFIO2[3]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B257</td>
<td id="spartan6-CLK_W-bit-MAIN[0][257]" title="MAIN[0][257]">
<a href="#spartan6-CLK_W-BUFIO2[3]-DIVIDE[2]">BUFIO2[3]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B258</td>
<td id="spartan6-CLK_W-bit-MAIN[0][258]" title="MAIN[0][258]">
<a href="#spartan6-CLK_W-BUFIO2[3]-R_EDGE">BUFIO2[3]:  R_EDGE</a>
</td>
</tr>

<tr><td>B259</td>
<td id="spartan6-CLK_W-bit-MAIN[0][259]" title="MAIN[0][259]">
<a href="#spartan6-CLK_W-BUFIO2[3]-ENABLE">BUFIO2[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B260</td>
<td id="spartan6-CLK_W-bit-MAIN[0][260]" title="MAIN[0][260]">
<a href="#spartan6-CLK_W-BUFIO2[3]-ENABLE_2CLK">BUFIO2[3]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B261</td>
<td>-</td>
</tr>

<tr><td>B262</td>
<td>-</td>
</tr>

<tr><td>B263</td>
<td>-</td>
</tr>

<tr><td>B264</td>
<td>-</td>
</tr>

<tr><td>B265</td>
<td>-</td>
</tr>

<tr><td>B266</td>
<td>-</td>
</tr>

<tr><td>B267</td>
<td id="spartan6-CLK_W-bit-MAIN[0][267]" title="MAIN[0][267]">
<a href="#spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[0]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B268</td>
<td id="spartan6-CLK_W-bit-MAIN[0][268]" title="MAIN[0][268]">
<a href="#spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[1]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B269</td>
<td id="spartan6-CLK_W-bit-MAIN[0][269]" title="MAIN[0][269]">
<a href="#spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[2]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B270</td>
<td>-</td>
</tr>

<tr><td>B271</td>
<td id="spartan6-CLK_W-bit-MAIN[0][271]" title="MAIN[0][271]">
<a href="#spartan6-CLK_W-BUFIO2FB[3]-ENABLE">BUFIO2FB[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B272</td>
<td>-</td>
</tr>

<tr><td>B273</td>
<td id="spartan6-CLK_W-bit-MAIN[0][273]" title="MAIN[0][273]">
<a href="#spartan6-CLK_W-BUFIO2[3]-DIVIDE_BYPASS">BUFIO2[3]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B274</td>
<td id="spartan6-CLK_W-bit-MAIN[0][274]" title="MAIN[0][274]">
<a href="#spartan6-CLK_W-BUFIO2FB[3]-DIVIDE_BYPASS[3]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B275</td>
<td id="spartan6-CLK_W-bit-MAIN[0][275]" title="MAIN[0][275]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[3] bit 1</a>
</td>
</tr>

<tr><td>B276</td>
<td id="spartan6-CLK_W-bit-MAIN[0][276]" title="MAIN[0][276]">
<a href="#spartan6-CLK_W-BUFIO2[3]-IOCLK_ENABLE">BUFIO2[3]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B277</td>
<td id="spartan6-CLK_W-bit-MAIN[0][277]" title="MAIN[0][277]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[3] bit 0</a>
</td>
</tr>

<tr><td>B278</td>
<td id="spartan6-CLK_W-bit-MAIN[0][278]" title="MAIN[0][278]">
<a href="#spartan6-CLK_W-BUFIO2[3]-CMT_ENABLE">BUFIO2[3]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B279</td>
<td id="spartan6-CLK_W-bit-MAIN[0][279]" title="MAIN[0][279]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC0[0]">BUFPLL:  ENABLE_NONE_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B280</td>
<td id="spartan6-CLK_W-bit-MAIN[0][280]" title="MAIN[0][280]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[1]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B281</td>
<td id="spartan6-CLK_W-bit-MAIN[0][281]" title="MAIN[0][281]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC1[0]">BUFPLL:  ENABLE_NONE_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B282</td>
<td id="spartan6-CLK_W-bit-MAIN[0][282]" title="MAIN[0][282]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[1]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B283</td>
<td>-</td>
</tr>

<tr><td>B284</td>
<td>-</td>
</tr>

<tr><td>B285</td>
<td id="spartan6-CLK_W-bit-MAIN[0][285]" title="MAIN[0][285]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC0[1]">BUFPLL:  ENABLE_NONE_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B286</td>
<td id="spartan6-CLK_W-bit-MAIN[0][286]" title="MAIN[0][286]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC0[2]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 2</a>
</td>
</tr>

<tr><td>B287</td>
<td>-</td>
</tr>

<tr><td>B288</td>
<td id="spartan6-CLK_W-bit-MAIN[0][288]" title="MAIN[0][288]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B289</td>
<td id="spartan6-CLK_W-bit-MAIN[0][289]" title="MAIN[0][289]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B290</td>
<td id="spartan6-CLK_W-bit-MAIN[0][290]" title="MAIN[0][290]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B291</td>
<td id="spartan6-CLK_W-bit-MAIN[0][291]" title="MAIN[0][291]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B292</td>
<td id="spartan6-CLK_W-bit-MAIN[0][292]" title="MAIN[0][292]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B293</td>
<td id="spartan6-CLK_W-bit-MAIN[0][293]" title="MAIN[0][293]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B294</td>
<td id="spartan6-CLK_W-bit-MAIN[0][294]" title="MAIN[0][294]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B295</td>
<td id="spartan6-CLK_W-bit-MAIN[0][295]" title="MAIN[0][295]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B296</td>
<td id="spartan6-CLK_W-bit-MAIN[0][296]" title="MAIN[0][296]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B297</td>
<td id="spartan6-CLK_W-bit-MAIN[0][297]" title="MAIN[0][297]">
<a href="#spartan6-CLK_W-BUFIO2[0]-POS_EDGE[0]">BUFIO2[0]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B298</td>
<td id="spartan6-CLK_W-bit-MAIN[0][298]" title="MAIN[0][298]">
<a href="#spartan6-CLK_W-BUFIO2[0]-POS_EDGE[1]">BUFIO2[0]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B299</td>
<td id="spartan6-CLK_W-bit-MAIN[0][299]" title="MAIN[0][299]">
<a href="#spartan6-CLK_W-BUFIO2[0]-POS_EDGE[2]">BUFIO2[0]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B300</td>
<td id="spartan6-CLK_W-bit-MAIN[0][300]" title="MAIN[0][300]">
<a href="#spartan6-CLK_W-BUFIO2[0]-NEG_EDGE[0]">BUFIO2[0]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B301</td>
<td id="spartan6-CLK_W-bit-MAIN[0][301]" title="MAIN[0][301]">
<a href="#spartan6-CLK_W-BUFIO2[0]-NEG_EDGE[1]">BUFIO2[0]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B302</td>
<td>-</td>
</tr>

<tr><td>B303</td>
<td id="spartan6-CLK_W-bit-MAIN[0][303]" title="MAIN[0][303]">
<a href="#spartan6-CLK_W-BUFIO2[0]-DIVIDE[0]">BUFIO2[0]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B304</td>
<td id="spartan6-CLK_W-bit-MAIN[0][304]" title="MAIN[0][304]">
<a href="#spartan6-CLK_W-BUFIO2[0]-DIVIDE[1]">BUFIO2[0]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B305</td>
<td id="spartan6-CLK_W-bit-MAIN[0][305]" title="MAIN[0][305]">
<a href="#spartan6-CLK_W-BUFIO2[0]-DIVIDE[2]">BUFIO2[0]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B306</td>
<td id="spartan6-CLK_W-bit-MAIN[0][306]" title="MAIN[0][306]">
<a href="#spartan6-CLK_W-BUFIO2[0]-R_EDGE">BUFIO2[0]:  R_EDGE</a>
</td>
</tr>

<tr><td>B307</td>
<td id="spartan6-CLK_W-bit-MAIN[0][307]" title="MAIN[0][307]">
<a href="#spartan6-CLK_W-BUFIO2[0]-ENABLE">BUFIO2[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B308</td>
<td id="spartan6-CLK_W-bit-MAIN[0][308]" title="MAIN[0][308]">
<a href="#spartan6-CLK_W-BUFIO2[0]-ENABLE_2CLK">BUFIO2[0]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B309</td>
<td>-</td>
</tr>

<tr><td>B310</td>
<td>-</td>
</tr>

<tr><td>B311</td>
<td>-</td>
</tr>

<tr><td>B312</td>
<td>-</td>
</tr>

<tr><td>B313</td>
<td>-</td>
</tr>

<tr><td>B314</td>
<td>-</td>
</tr>

<tr><td>B315</td>
<td id="spartan6-CLK_W-bit-MAIN[0][315]" title="MAIN[0][315]">
<a href="#spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[0]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B316</td>
<td id="spartan6-CLK_W-bit-MAIN[0][316]" title="MAIN[0][316]">
<a href="#spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[1]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B317</td>
<td id="spartan6-CLK_W-bit-MAIN[0][317]" title="MAIN[0][317]">
<a href="#spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[2]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B318</td>
<td>-</td>
</tr>

<tr><td>B319</td>
<td id="spartan6-CLK_W-bit-MAIN[0][319]" title="MAIN[0][319]">
<a href="#spartan6-CLK_W-BUFIO2FB[0]-ENABLE">BUFIO2FB[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B320</td>
<td>-</td>
</tr>

<tr><td>B321</td>
<td id="spartan6-CLK_W-bit-MAIN[0][321]" title="MAIN[0][321]">
<a href="#spartan6-CLK_W-BUFIO2[0]-DIVIDE_BYPASS">BUFIO2[0]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B322</td>
<td id="spartan6-CLK_W-bit-MAIN[0][322]" title="MAIN[0][322]">
<a href="#spartan6-CLK_W-BUFIO2FB[0]-DIVIDE_BYPASS[3]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B323</td>
<td id="spartan6-CLK_W-bit-MAIN[0][323]" title="MAIN[0][323]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[0] bit 1</a>
</td>
</tr>

<tr><td>B324</td>
<td id="spartan6-CLK_W-bit-MAIN[0][324]" title="MAIN[0][324]">
<a href="#spartan6-CLK_W-BUFIO2[0]-IOCLK_ENABLE">BUFIO2[0]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B325</td>
<td id="spartan6-CLK_W-bit-MAIN[0][325]" title="MAIN[0][325]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[0] bit 0</a>
</td>
</tr>

<tr><td>B326</td>
<td id="spartan6-CLK_W-bit-MAIN[0][326]" title="MAIN[0][326]">
<a href="#spartan6-CLK_W-BUFIO2[0]-CMT_ENABLE">BUFIO2[0]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B327</td>
<td>-</td>
</tr>

<tr><td>B328</td>
<td id="spartan6-CLK_W-bit-MAIN[0][328]" title="MAIN[0][328]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_NONE_SYNC1[1]">BUFPLL:  ENABLE_NONE_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B329</td>
<td id="spartan6-CLK_W-bit-MAIN[0][329]" title="MAIN[0][329]">
<a href="#spartan6-CLK_W-BUFPLL-ENABLE_BOTH_SYNC1[2]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 2</a>
</td>
</tr>

<tr><td>B330</td>
<td id="spartan6-CLK_W-bit-MAIN[0][330]" title="MAIN[0][330]">
<a href="#spartan6-CLK_W-BUFPLL-MUX_PLLIN[0]">BUFPLL:  MUX_PLLIN bit 0</a>
</td>
</tr>

<tr><td>B331</td>
<td>-</td>
</tr>

<tr><td>B332</td>
<td>-</td>
</tr>

<tr><td>B333</td>
<td>-</td>
</tr>

<tr><td>B334</td>
<td>-</td>
</tr>

<tr><td>B335</td>
<td>-</td>
</tr>

<tr><td>B336</td>
<td id="spartan6-CLK_W-bit-MAIN[0][336]" title="MAIN[0][336]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B337</td>
<td id="spartan6-CLK_W-bit-MAIN[0][337]" title="MAIN[0][337]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B338</td>
<td id="spartan6-CLK_W-bit-MAIN[0][338]" title="MAIN[0][338]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B339</td>
<td id="spartan6-CLK_W-bit-MAIN[0][339]" title="MAIN[0][339]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B340</td>
<td id="spartan6-CLK_W-bit-MAIN[0][340]" title="MAIN[0][340]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B341</td>
<td id="spartan6-CLK_W-bit-MAIN[0][341]" title="MAIN[0][341]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B342</td>
<td id="spartan6-CLK_W-bit-MAIN[0][342]" title="MAIN[0][342]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B343</td>
<td id="spartan6-CLK_W-bit-MAIN[0][343]" title="MAIN[0][343]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B344</td>
<td id="spartan6-CLK_W-bit-MAIN[0][344]" title="MAIN[0][344]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B345</td>
<td id="spartan6-CLK_W-bit-MAIN[0][345]" title="MAIN[0][345]">
<a href="#spartan6-CLK_W-BUFIO2[1]-POS_EDGE[0]">BUFIO2[1]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B346</td>
<td id="spartan6-CLK_W-bit-MAIN[0][346]" title="MAIN[0][346]">
<a href="#spartan6-CLK_W-BUFIO2[1]-POS_EDGE[1]">BUFIO2[1]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B347</td>
<td id="spartan6-CLK_W-bit-MAIN[0][347]" title="MAIN[0][347]">
<a href="#spartan6-CLK_W-BUFIO2[1]-POS_EDGE[2]">BUFIO2[1]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B348</td>
<td id="spartan6-CLK_W-bit-MAIN[0][348]" title="MAIN[0][348]">
<a href="#spartan6-CLK_W-BUFIO2[1]-NEG_EDGE[0]">BUFIO2[1]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B349</td>
<td id="spartan6-CLK_W-bit-MAIN[0][349]" title="MAIN[0][349]">
<a href="#spartan6-CLK_W-BUFIO2[1]-NEG_EDGE[1]">BUFIO2[1]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B350</td>
<td>-</td>
</tr>

<tr><td>B351</td>
<td id="spartan6-CLK_W-bit-MAIN[0][351]" title="MAIN[0][351]">
<a href="#spartan6-CLK_W-BUFIO2[1]-DIVIDE[0]">BUFIO2[1]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B352</td>
<td id="spartan6-CLK_W-bit-MAIN[0][352]" title="MAIN[0][352]">
<a href="#spartan6-CLK_W-BUFIO2[1]-DIVIDE[1]">BUFIO2[1]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B353</td>
<td id="spartan6-CLK_W-bit-MAIN[0][353]" title="MAIN[0][353]">
<a href="#spartan6-CLK_W-BUFIO2[1]-DIVIDE[2]">BUFIO2[1]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B354</td>
<td id="spartan6-CLK_W-bit-MAIN[0][354]" title="MAIN[0][354]">
<a href="#spartan6-CLK_W-BUFIO2[1]-R_EDGE">BUFIO2[1]:  R_EDGE</a>
</td>
</tr>

<tr><td>B355</td>
<td id="spartan6-CLK_W-bit-MAIN[0][355]" title="MAIN[0][355]">
<a href="#spartan6-CLK_W-BUFIO2[1]-ENABLE">BUFIO2[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B356</td>
<td id="spartan6-CLK_W-bit-MAIN[0][356]" title="MAIN[0][356]">
<a href="#spartan6-CLK_W-BUFIO2[1]-ENABLE_2CLK">BUFIO2[1]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B357</td>
<td>-</td>
</tr>

<tr><td>B358</td>
<td>-</td>
</tr>

<tr><td>B359</td>
<td>-</td>
</tr>

<tr><td>B360</td>
<td>-</td>
</tr>

<tr><td>B361</td>
<td>-</td>
</tr>

<tr><td>B362</td>
<td>-</td>
</tr>

<tr><td>B363</td>
<td id="spartan6-CLK_W-bit-MAIN[0][363]" title="MAIN[0][363]">
<a href="#spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[0]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B364</td>
<td id="spartan6-CLK_W-bit-MAIN[0][364]" title="MAIN[0][364]">
<a href="#spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[1]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B365</td>
<td id="spartan6-CLK_W-bit-MAIN[0][365]" title="MAIN[0][365]">
<a href="#spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[2]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B366</td>
<td>-</td>
</tr>

<tr><td>B367</td>
<td id="spartan6-CLK_W-bit-MAIN[0][367]" title="MAIN[0][367]">
<a href="#spartan6-CLK_W-BUFIO2FB[1]-ENABLE">BUFIO2FB[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B368</td>
<td>-</td>
</tr>

<tr><td>B369</td>
<td id="spartan6-CLK_W-bit-MAIN[0][369]" title="MAIN[0][369]">
<a href="#spartan6-CLK_W-BUFIO2[1]-DIVIDE_BYPASS">BUFIO2[1]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B370</td>
<td id="spartan6-CLK_W-bit-MAIN[0][370]" title="MAIN[0][370]">
<a href="#spartan6-CLK_W-BUFIO2FB[1]-DIVIDE_BYPASS[3]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B371</td>
<td id="spartan6-CLK_W-bit-MAIN[0][371]" title="MAIN[0][371]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[1] bit 1</a>
</td>
</tr>

<tr><td>B372</td>
<td id="spartan6-CLK_W-bit-MAIN[0][372]" title="MAIN[0][372]">
<a href="#spartan6-CLK_W-BUFIO2[1]-IOCLK_ENABLE">BUFIO2[1]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B373</td>
<td id="spartan6-CLK_W-bit-MAIN[0][373]" title="MAIN[0][373]">
<a href="#spartan6-CLK_W-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[1] bit 0</a>
</td>
</tr>

<tr><td>B374</td>
<td id="spartan6-CLK_W-bit-MAIN[0][374]" title="MAIN[0][374]">
<a href="#spartan6-CLK_W-BUFIO2[1]-CMT_ENABLE">BUFIO2[1]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B375</td>
<td>-</td>
</tr>

<tr><td>B376</td>
<td>-</td>
</tr>

<tr><td>B377</td>
<td>-</td>
</tr>

<tr><td>B378</td>
<td>-</td>
</tr>

<tr><td>B379</td>
<td>-</td>
</tr>

<tr><td>B380</td>
<td>-</td>
</tr>

<tr><td>B381</td>
<td>-</td>
</tr>

<tr><td>B382</td>
<td>-</td>
</tr>

<tr><td>B383</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_e"><a class="header" href="#tile-clk_e">Tile CLK_E</a></h2>
<p>Cells: 6</p>
<h3 id="switchbox-clk_int-3"><a class="header" href="#switchbox-clk_int-3">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_I[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][98]">MAIN[0][98]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][97]">MAIN[0][97]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][96]">MAIN[0][96]</a></td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][290]">MAIN[0][290]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][289]">MAIN[0][289]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][288]">MAIN[0][288]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[5].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[0]</td><td>CELL[2].GTPCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_I[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][146]">MAIN[0][146]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][145]">MAIN[0][145]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][144]">MAIN[0][144]</a></td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][338]">MAIN[0][338]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][337]">MAIN[0][337]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][336]">MAIN[0][336]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[5].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[1]</td><td>CELL[2].GTPCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_I[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][194]">MAIN[0][194]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][193]">MAIN[0][193]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][192]">MAIN[0][192]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[4].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[2]</td><td>CELL[2].GTPCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_I[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][48]">MAIN[0][48]</a></td><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][242]">MAIN[0][242]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][241]">MAIN[0][241]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][240]">MAIN[0][240]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_I[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[4].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPCLK[3]</td><td>CELL[2].GTPCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_IB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][101]">MAIN[0][101]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][100]">MAIN[0][100]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][99]">MAIN[0][99]</a></td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][293]">MAIN[0][293]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][292]">MAIN[0][292]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][291]">MAIN[0][291]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSN</td><td>CELL[5].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSN</td><td>CELL[1].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_IB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][149]">MAIN[0][149]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][148]">MAIN[0][148]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][147]">MAIN[0][147]</a></td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][341]">MAIN[0][341]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][340]">MAIN[0][340]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][339]">MAIN[0][339]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_DQSP</td><td>CELL[5].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[5].OUT_CLKPAD_I[0]</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[5].OUT_CLKPAD_DQSP</td><td>CELL[1].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_IB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][197]">MAIN[0][197]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][196]">MAIN[0][196]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][195]">MAIN[0][195]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSN</td><td>CELL[4].OUT_CLKPAD_DQSN</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSN</td><td>CELL[0].OUT_CLKPAD_DQSN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2_IB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][245]">MAIN[0][245]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][244]">MAIN[0][244]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][243]">MAIN[0][243]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_DQSP</td><td>CELL[4].OUT_CLKPAD_DQSP</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[4].OUT_CLKPAD_I[0]</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[4].OUT_CLKPAD_DQSP</td><td>CELL[0].OUT_CLKPAD_DQSP</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2FB[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][104]">MAIN[0][104]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][103]">MAIN[0][103]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][102]">MAIN[0][102]</a></td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][296]">MAIN[0][296]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][295]">MAIN[0][295]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][294]">MAIN[0][294]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[0]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[0]</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[1]</td><td>CELL[5].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[1]</td><td>CELL[5].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[1]</td><td>CELL[5].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[0]</td><td>CELL[2].GTPFB[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2FB[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][152]">MAIN[0][152]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][151]">MAIN[0][151]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][150]">MAIN[0][150]</a></td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][344]">MAIN[0][344]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][343]">MAIN[0][343]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][342]">MAIN[0][342]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[1]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[1].OUT_CLKPAD_I[1]</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_DFB[0]</td><td>CELL[5].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD_CFB0[0]</td><td>CELL[5].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD_CFB1[0]</td><td>CELL[5].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[1]</td><td>CELL[2].GTPFB[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2FB[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][200]">MAIN[0][200]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][199]">MAIN[0][199]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][198]">MAIN[0][198]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[2]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[0]</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[1]</td><td>CELL[4].OUT_CLKPAD_DFB[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[1]</td><td>CELL[4].OUT_CLKPAD_CFB0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[1]</td><td>CELL[4].OUT_CLKPAD_CFB1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[2]</td><td>CELL[2].GTPFB[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes IMUX_BUFIO2FB[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][54]">MAIN[0][54]</a></td><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>-</td></tr>

<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2"><a href="#spartan6-CLK_E-bit-MAIN[0][248]">MAIN[0][248]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][247]">MAIN[0][247]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][246]">MAIN[0][246]</a></td><td>-</td><td>CELL[2].IMUX_BUFIO2FB[3]</td></tr>

<tr><th colspan="3"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[0].OUT_CLKPAD_I[1]</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_DFB[0]</td><td>CELL[4].OUT_CLKPAD_DFB[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[0].OUT_CLKPAD_CFB0[0]</td><td>CELL[4].OUT_CLKPAD_CFB0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD_CFB1[0]</td><td>CELL[4].OUT_CLKPAD_CFB1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[1].GTPFB[3]</td><td>CELL[2].GTPFB[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][323]">MAIN[0][323]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][325]">MAIN[0][325]</a></td><td>CELL[2].DIVCLK_CLKC[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][371]">MAIN[0][371]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][373]">MAIN[0][373]</a></td><td>CELL[2].DIVCLK_CLKC[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[5].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[2]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][227]">MAIN[0][227]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][229]">MAIN[0][229]</a></td><td>CELL[2].DIVCLK_CLKC[2]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][275]">MAIN[0][275]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][277]">MAIN[0][277]</a></td><td>CELL[2].DIVCLK_CLKC[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[4].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[2].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[4]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][131]">MAIN[0][131]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][133]">MAIN[0][133]</a></td><td>CELL[2].DIVCLK_CLKC[4]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[5]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][179]">MAIN[0][179]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][181]">MAIN[0][181]</a></td><td>CELL[2].DIVCLK_CLKC[5]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[6]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>CELL[2].DIVCLK_CLKC[6]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[1]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E switchbox CLK_INT muxes DIVCLK_CLKC[7]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-1"><a href="#spartan6-CLK_E-bit-MAIN[0][83]">MAIN[0][83]</a></td><td id="spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-0"><a href="#spartan6-CLK_E-bit-MAIN[0][85]">MAIN[0][85]</a></td><td>CELL[2].DIVCLK_CLKC[7]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[0].TIE_1</td></tr>

<tr><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD_I[0]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_DIVCLK[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2-3"><a class="header" href="#bels-bufio2-3">Bels BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFIO2 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>CELL[2].IMUX_BUFIO2_I[3]</td><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>CELL[1].IMUX_BUFIO2_I[3]</td></tr>

<tr><td>IB</td><td>in</td><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>CELL[2].IMUX_BUFIO2_IB[3]</td><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>CELL[1].IMUX_BUFIO2_IB[3]</td></tr>

<tr><td>DIVCLK</td><td>out</td><td>CELL[2].OUT_DIVCLK[0]</td><td>CELL[2].OUT_DIVCLK[1]</td><td>CELL[2].OUT_DIVCLK[2]</td><td>CELL[2].OUT_DIVCLK[3]</td><td>CELL[1].OUT_DIVCLK[0]</td><td>CELL[1].OUT_DIVCLK[1]</td><td>CELL[1].OUT_DIVCLK[2]</td><td>CELL[1].OUT_DIVCLK[3]</td></tr>

<tr><td>DIVCLK_CMT</td><td>out</td><td>CELL[2].DIVCLK_CMT_E[0]</td><td>CELL[2].DIVCLK_CMT_E[1]</td><td>CELL[2].DIVCLK_CMT_E[2]</td><td>CELL[2].DIVCLK_CMT_E[3]</td><td>CELL[1].DIVCLK_CMT_E[0]</td><td>CELL[1].DIVCLK_CMT_E[1]</td><td>CELL[1].DIVCLK_CMT_E[2]</td><td>CELL[1].DIVCLK_CMT_E[3]</td></tr>

<tr><td>IOCLK</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td><td>CELL[2].IOCLK[2]</td><td>CELL[2].IOCLK[3]</td><td>CELL[1].IOCLK[0]</td><td>CELL[1].IOCLK[1]</td><td>CELL[1].IOCLK[2]</td><td>CELL[1].IOCLK[3]</td></tr>

<tr><td>SERDESSTROBE</td><td>out</td><td>CELL[2].IOCE[0]</td><td>CELL[2].IOCE[1]</td><td>CELL[2].IOCE[2]</td><td>CELL[2].IOCE[3]</td><td>CELL[1].IOCE[0]</td><td>CELL[1].IOCE[1]</td><td>CELL[1].IOCE[2]</td><td>CELL[1].IOCE[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFIO2 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2[0]</th><th>BUFIO2[1]</th><th>BUFIO2[2]</th><th>BUFIO2[3]</th><th>BUFIO2[4]</th><th>BUFIO2[5]</th><th>BUFIO2[6]</th><th>BUFIO2[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_E-BUFIO2[0]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][307]">MAIN[0][307]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][355]">MAIN[0][355]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][211]">MAIN[0][211]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][259]">MAIN[0][259]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][115]">MAIN[0][115]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][163]">MAIN[0][163]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>ENABLE_2CLK</td><td id="spartan6-CLK_E-BUFIO2[0]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][308]">MAIN[0][308]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][356]">MAIN[0][356]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][212]">MAIN[0][212]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][260]">MAIN[0][260]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][116]">MAIN[0][116]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][164]">MAIN[0][164]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-ENABLE_2CLK"><a href="#spartan6-CLK_E-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>CMT_ENABLE</td><td id="spartan6-CLK_E-BUFIO2[0]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][326]">MAIN[0][326]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][374]">MAIN[0][374]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][230]">MAIN[0][230]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][278]">MAIN[0][278]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][134]">MAIN[0][134]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][182]">MAIN[0][182]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-CMT_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][86]">MAIN[0][86]</a></td></tr>

<tr><td>IOCLK_ENABLE</td><td id="spartan6-CLK_E-BUFIO2[0]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][324]">MAIN[0][324]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][372]">MAIN[0][372]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][228]">MAIN[0][228]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][276]">MAIN[0][276]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][132]">MAIN[0][132]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][180]">MAIN[0][180]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-IOCLK_ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][84]">MAIN[0][84]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#spartan6-CLK_E-BUFIO2[0]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[1]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[2]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[3]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[4]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[5]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[6]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td><td><a href="#spartan6-CLK_E-BUFIO2[7]-DIVIDE">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE_BYPASS</td><td id="spartan6-CLK_E-BUFIO2[0]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][321]">!MAIN[0][321]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][369]">!MAIN[0][369]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][225]">!MAIN[0][225]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][273]">!MAIN[0][273]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][129]">!MAIN[0][129]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][177]">!MAIN[0][177]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][33]">!MAIN[0][33]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-DIVIDE_BYPASS"><a href="#spartan6-CLK_E-bit-MAIN[0][81]">!MAIN[0][81]</a></td></tr>

<tr><td>R_EDGE</td><td id="spartan6-CLK_E-BUFIO2[0]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][306]">MAIN[0][306]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][354]">MAIN[0][354]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][210]">MAIN[0][210]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][258]">MAIN[0][258]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][114]">MAIN[0][114]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][162]">MAIN[0][162]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-R_EDGE"><a href="#spartan6-CLK_E-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>POS_EDGE bit 0</td><td id="spartan6-CLK_E-BUFIO2[0]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][297]">MAIN[0][297]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][345]">MAIN[0][345]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][201]">MAIN[0][201]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][249]">MAIN[0][249]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][105]">MAIN[0][105]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][153]">MAIN[0][153]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-POS_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>POS_EDGE bit 1</td><td id="spartan6-CLK_E-BUFIO2[0]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][298]">MAIN[0][298]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][346]">MAIN[0][346]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][202]">MAIN[0][202]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][250]">MAIN[0][250]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][106]">MAIN[0][106]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][154]">MAIN[0][154]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-POS_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>POS_EDGE bit 2</td><td id="spartan6-CLK_E-BUFIO2[0]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][299]">MAIN[0][299]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][347]">MAIN[0][347]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][203]">MAIN[0][203]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][251]">MAIN[0][251]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][107]">MAIN[0][107]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][155]">MAIN[0][155]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-POS_EDGE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>NEG_EDGE bit 0</td><td id="spartan6-CLK_E-BUFIO2[0]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][300]">MAIN[0][300]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][348]">MAIN[0][348]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][204]">MAIN[0][204]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][252]">MAIN[0][252]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][108]">MAIN[0][108]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][156]">MAIN[0][156]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-NEG_EDGE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>NEG_EDGE bit 1</td><td id="spartan6-CLK_E-BUFIO2[0]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][301]">MAIN[0][301]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][349]">MAIN[0][349]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][205]">MAIN[0][205]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][253]">MAIN[0][253]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][109]">MAIN[0][109]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][157]">MAIN[0][157]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][13]">MAIN[0][13]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-NEG_EDGE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_E-BUFIO2[0]-DIVIDE"><th>BUFIO2[0].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[0]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][305]">MAIN[0][305]</a></td><td id="spartan6-CLK_E-BUFIO2[0]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][304]">MAIN[0][304]</a></td><td id="spartan6-CLK_E-BUFIO2[0]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][303]">MAIN[0][303]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[1]-DIVIDE"><th>BUFIO2[1].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[1]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][353]">MAIN[0][353]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][352]">MAIN[0][352]</a></td><td id="spartan6-CLK_E-BUFIO2[1]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][351]">MAIN[0][351]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[2]-DIVIDE"><th>BUFIO2[2].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[2]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][209]">MAIN[0][209]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][208]">MAIN[0][208]</a></td><td id="spartan6-CLK_E-BUFIO2[2]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][207]">MAIN[0][207]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[3]-DIVIDE"><th>BUFIO2[3].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[3]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][257]">MAIN[0][257]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][256]">MAIN[0][256]</a></td><td id="spartan6-CLK_E-BUFIO2[3]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][255]">MAIN[0][255]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[4]-DIVIDE"><th>BUFIO2[4].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[4]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][113]">MAIN[0][113]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][112]">MAIN[0][112]</a></td><td id="spartan6-CLK_E-BUFIO2[4]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][111]">MAIN[0][111]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[5]-DIVIDE"><th>BUFIO2[5].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[5]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][161]">MAIN[0][161]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][160]">MAIN[0][160]</a></td><td id="spartan6-CLK_E-BUFIO2[5]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][159]">MAIN[0][159]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[6]-DIVIDE"><th>BUFIO2[6].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[6]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan6-CLK_E-BUFIO2[6]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr id="spartan6-CLK_E-BUFIO2[7]-DIVIDE"><th>BUFIO2[7].DIVIDE</th><td id="spartan6-CLK_E-BUFIO2[7]-DIVIDE[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][65]">MAIN[0][65]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-DIVIDE[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="spartan6-CLK_E-BUFIO2[7]-DIVIDE[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio2fb-3"><a class="header" href="#bels-bufio2fb-3">Bels BUFIO2FB</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFIO2FB pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>CELL[2].IMUX_BUFIO2FB[3]</td><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>CELL[1].IMUX_BUFIO2FB[3]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOFBCLK_CMT_E[0]</td><td>CELL[2].IOFBCLK_CMT_E[1]</td><td>CELL[2].IOFBCLK_CMT_E[2]</td><td>CELL[2].IOFBCLK_CMT_E[3]</td><td>CELL[1].IOFBCLK_CMT_E[0]</td><td>CELL[1].IOFBCLK_CMT_E[1]</td><td>CELL[1].IOFBCLK_CMT_E[2]</td><td>CELL[1].IOFBCLK_CMT_E[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFIO2FB attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO2FB[0]</th><th>BUFIO2FB[1]</th><th>BUFIO2FB[2]</th><th>BUFIO2FB[3]</th><th>BUFIO2FB[4]</th><th>BUFIO2FB[5]</th><th>BUFIO2FB[6]</th><th>BUFIO2FB[7]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_E-BUFIO2FB[0]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][319]">MAIN[0][319]</a></td><td id="spartan6-CLK_E-BUFIO2FB[1]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][367]">MAIN[0][367]</a></td><td id="spartan6-CLK_E-BUFIO2FB[2]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][223]">MAIN[0][223]</a></td><td id="spartan6-CLK_E-BUFIO2FB[3]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][271]">MAIN[0][271]</a></td><td id="spartan6-CLK_E-BUFIO2FB[4]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][127]">MAIN[0][127]</a></td><td id="spartan6-CLK_E-BUFIO2FB[5]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][175]">MAIN[0][175]</a></td><td id="spartan6-CLK_E-BUFIO2FB[6]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan6-CLK_E-BUFIO2FB[7]-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 0</td><td id="spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][315]">!MAIN[0][315]</a></td><td id="spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][363]">!MAIN[0][363]</a></td><td id="spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][219]">!MAIN[0][219]</a></td><td id="spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][267]">!MAIN[0][267]</a></td><td id="spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][123]">!MAIN[0][123]</a></td><td id="spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][171]">!MAIN[0][171]</a></td><td id="spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][27]">!MAIN[0][27]</a></td><td id="spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][75]">!MAIN[0][75]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 1</td><td id="spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][316]">!MAIN[0][316]</a></td><td id="spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][364]">!MAIN[0][364]</a></td><td id="spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][220]">!MAIN[0][220]</a></td><td id="spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][268]">!MAIN[0][268]</a></td><td id="spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][124]">!MAIN[0][124]</a></td><td id="spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][172]">!MAIN[0][172]</a></td><td id="spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][28]">!MAIN[0][28]</a></td><td id="spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][76]">!MAIN[0][76]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 2</td><td id="spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][317]">!MAIN[0][317]</a></td><td id="spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][365]">!MAIN[0][365]</a></td><td id="spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][221]">!MAIN[0][221]</a></td><td id="spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][269]">!MAIN[0][269]</a></td><td id="spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][125]">!MAIN[0][125]</a></td><td id="spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][173]">!MAIN[0][173]</a></td><td id="spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][29]">!MAIN[0][29]</a></td><td id="spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][77]">!MAIN[0][77]</a></td></tr>

<tr><td>DIVIDE_BYPASS bit 3</td><td id="spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][322]">!MAIN[0][322]</a></td><td id="spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][370]">!MAIN[0][370]</a></td><td id="spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][226]">!MAIN[0][226]</a></td><td id="spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][274]">!MAIN[0][274]</a></td><td id="spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][130]">!MAIN[0][130]</a></td><td id="spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][178]">!MAIN[0][178]</a></td><td id="spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][34]">!MAIN[0][34]</a></td><td id="spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][82]">!MAIN[0][82]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufpll-3"><a class="header" href="#bels-bufpll-3">Bels BUFPLL</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFPLL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>GCLK[0]</td><td>in</td><td>CELL[2].IMUX_CLK[0]</td></tr>

<tr><td>GCLK[1]</td><td>in</td><td>CELL[2].IMUX_CLK[1]</td></tr>

<tr><td>PLLIN_CMT[0]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_CLKOUT[0]</td></tr>

<tr><td>PLLIN_CMT[1]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_CLKOUT[1]</td></tr>

<tr><td>PLLIN_GCLK[0]</td><td>in</td><td>CELL[3].IMUX_CLK[0]</td></tr>

<tr><td>PLLIN_GCLK[1]</td><td>in</td><td>CELL[3].IMUX_CLK[1]</td></tr>

<tr><td>LOCKED[0]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_LOCKED[0]</td></tr>

<tr><td>LOCKED[1]</td><td>in</td><td>CELL[2].CMT_BUFPLL_H_LOCKED[1]</td></tr>

<tr><td>PLLCLK[0]</td><td>out</td><td>CELL[2].PLLCLK[0]</td></tr>

<tr><td>PLLCLK[1]</td><td>out</td><td>CELL[2].PLLCLK[1]</td></tr>

<tr><td>PLLCE[0]</td><td>out</td><td>CELL[2].PLLCE[0]</td></tr>

<tr><td>PLLCE[1]</td><td>out</td><td>CELL[2].PLLCE[1]</td></tr>

<tr><td>LOCK[0]</td><td>out</td><td>CELL[2].OUT_BEL[0]</td></tr>

<tr><td>LOCK[1]</td><td>out</td><td>CELL[2].OUT_BEL[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel BUFPLL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFPLL</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartan6-CLK_E-BUFPLL-ENABLE"><a href="#spartan6-CLK_E-bit-MAIN[0][135]">MAIN[0][135]</a></td></tr>

<tr><td>MUX_PLLIN</td><td><a href="#spartan6-CLK_E-BUFPLL-MUX_PLLIN">[enum: BUFPLL_MUX_PLLIN]</a></td></tr>

<tr><td>LOCK_SRC</td><td><a href="#spartan6-CLK_E-BUFPLL-LOCK_SRC">[enum: BUFPLL_LOCK_SRC]</a></td></tr>

<tr><td>DATA_RATE0</td><td><a href="#spartan6-CLK_E-BUFPLL-DATA_RATE0">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DATA_RATE1</td><td><a href="#spartan6-CLK_E-BUFPLL-DATA_RATE1">[enum: BUFPLL_DATA_RATE]</a></td></tr>

<tr><td>DIVIDE0</td><td><a href="#spartan6-CLK_E-BUFPLL-DIVIDE0">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>DIVIDE1</td><td><a href="#spartan6-CLK_E-BUFPLL-DIVIDE1">[enum: BUFIO2_DIVIDE]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 0</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][234]">MAIN[0][234]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 1</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][280]">MAIN[0][280]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC0 bit 2</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][286]">MAIN[0][286]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 0</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][237]">MAIN[0][237]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 1</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][282]">MAIN[0][282]</a></td></tr>

<tr><td>ENABLE_BOTH_SYNC1 bit 2</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][329]">MAIN[0][329]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 0</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC0[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][279]">MAIN[0][279]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC0 bit 1</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC0[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][285]">MAIN[0][285]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 0</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC1[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][281]">MAIN[0][281]</a></td></tr>

<tr><td>ENABLE_NONE_SYNC1 bit 1</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC1[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][328]">MAIN[0][328]</a></td></tr>

<tr><td>ENABLE_SYNC0</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_SYNC0"><a href="#spartan6-CLK_E-bit-MAIN[0][140]">!MAIN[0][140]</a></td></tr>

<tr><td>ENABLE_SYNC1</td><td id="spartan6-CLK_E-BUFPLL-ENABLE_SYNC1"><a href="#spartan6-CLK_E-bit-MAIN[0][185]">!MAIN[0][185]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E enum BUFPLL_MUX_PLLIN</caption>
<thead>
<tr id="spartan6-CLK_E-BUFPLL-MUX_PLLIN"><th>BUFPLL.MUX_PLLIN</th><td id="spartan6-CLK_E-BUFPLL-MUX_PLLIN[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][330]">MAIN[0][330]</a></td></tr>

</thead>

<tbody>
<tr><td>CMT</td><td>0</td></tr>

<tr><td>GCLK</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E enum BUFPLL_LOCK_SRC</caption>
<thead>
<tr id="spartan6-CLK_E-BUFPLL-LOCK_SRC"><th>BUFPLL.LOCK_SRC</th><td id="spartan6-CLK_E-BUFPLL-LOCK_SRC[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][139]">MAIN[0][139]</a></td><td id="spartan6-CLK_E-BUFPLL-LOCK_SRC[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][184]">MAIN[0][184]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>LOCK_TO_0</td><td>0</td><td>1</td></tr>

<tr><td>LOCK_TO_1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E enum BUFPLL_DATA_RATE</caption>
<thead>
<tr id="spartan6-CLK_E-BUFPLL-DATA_RATE0"><th>BUFPLL.DATA_RATE0</th><td id="spartan6-CLK_E-BUFPLL-DATA_RATE0[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][141]">MAIN[0][141]</a></td></tr>

<tr id="spartan6-CLK_E-BUFPLL-DATA_RATE1"><th>BUFPLL.DATA_RATE1</th><td id="spartan6-CLK_E-BUFPLL-DATA_RATE1[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][186]">MAIN[0][186]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>0</td></tr>

<tr><td>DDR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E enum BUFIO2_DIVIDE</caption>
<thead>
<tr id="spartan6-CLK_E-BUFPLL-DIVIDE0"><th>BUFPLL.DIVIDE0</th><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[5]"><a href="#spartan6-CLK_E-bit-MAIN[0][190]">MAIN[0][190]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[4]"><a href="#spartan6-CLK_E-bit-MAIN[0][189]">MAIN[0][189]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][187]">MAIN[0][187]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][138]">MAIN[0][138]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][137]">MAIN[0][137]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE0[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][136]">MAIN[0][136]</a></td></tr>

<tr id="spartan6-CLK_E-BUFPLL-DIVIDE1"><th>BUFPLL.DIVIDE1</th><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[5]"><a href="#spartan6-CLK_E-bit-MAIN[0][233]">MAIN[0][233]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[4]"><a href="#spartan6-CLK_E-bit-MAIN[0][232]">MAIN[0][232]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[3]"><a href="#spartan6-CLK_E-bit-MAIN[0][191]">MAIN[0][191]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[2]"><a href="#spartan6-CLK_E-bit-MAIN[0][183]">MAIN[0][183]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[1]"><a href="#spartan6-CLK_E-bit-MAIN[0][143]">MAIN[0][143]</a></td><td id="spartan6-CLK_E-BUFPLL-DIVIDE1[0]"><a href="#spartan6-CLK_E-bit-MAIN[0][142]">MAIN[0][142]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IOCLK[0]</td><td>BUFIO2[4].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[1]</td><td>BUFIO2[5].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[2]</td><td>BUFIO2[6].IOCLK</td></tr>

<tr><td>CELL[1].IOCLK[3]</td><td>BUFIO2[7].IOCLK</td></tr>

<tr><td>CELL[1].IOCE[0]</td><td>BUFIO2[4].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[1]</td><td>BUFIO2[5].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[2]</td><td>BUFIO2[6].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IOCE[3]</td><td>BUFIO2[7].SERDESSTROBE</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[0]</td><td>BUFIO2[4].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[1]</td><td>BUFIO2[5].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[2]</td><td>BUFIO2[6].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_I[3]</td><td>BUFIO2[7].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[4].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[5].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[6].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[7].IB</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[4].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[5].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[6].I</td></tr>

<tr><td>CELL[1].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[7].I</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[0]</td><td>BUFIO2[4].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[1]</td><td>BUFIO2[5].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[2]</td><td>BUFIO2[6].DIVCLK</td></tr>

<tr><td>CELL[1].OUT_DIVCLK[3]</td><td>BUFIO2[7].DIVCLK</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_E[0]</td><td>BUFIO2[4].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_E[1]</td><td>BUFIO2[5].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_E[2]</td><td>BUFIO2[6].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].DIVCLK_CMT_E[3]</td><td>BUFIO2[7].DIVCLK_CMT</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_E[0]</td><td>BUFIO2FB[4].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_E[1]</td><td>BUFIO2FB[5].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_E[2]</td><td>BUFIO2FB[6].O</td></tr>

<tr><td>CELL[1].IOFBCLK_CMT_E[3]</td><td>BUFIO2FB[7].O</td></tr>

<tr><td>CELL[2].IMUX_CLK[0]</td><td>BUFPLL.GCLK[0]</td></tr>

<tr><td>CELL[2].IMUX_CLK[1]</td><td>BUFPLL.GCLK[1]</td></tr>

<tr><td>CELL[2].OUT_BEL[0]</td><td>BUFPLL.LOCK[0]</td></tr>

<tr><td>CELL[2].OUT_BEL[1]</td><td>BUFPLL.LOCK[1]</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO2[0].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO2[1].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[2]</td><td>BUFIO2[2].IOCLK</td></tr>

<tr><td>CELL[2].IOCLK[3]</td><td>BUFIO2[3].IOCLK</td></tr>

<tr><td>CELL[2].IOCE[0]</td><td>BUFIO2[0].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[1]</td><td>BUFIO2[1].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[2]</td><td>BUFIO2[2].SERDESSTROBE</td></tr>

<tr><td>CELL[2].IOCE[3]</td><td>BUFIO2[3].SERDESSTROBE</td></tr>

<tr><td>CELL[2].PLLCLK[0]</td><td>BUFPLL.PLLCLK[0]</td></tr>

<tr><td>CELL[2].PLLCLK[1]</td><td>BUFPLL.PLLCLK[1]</td></tr>

<tr><td>CELL[2].PLLCE[0]</td><td>BUFPLL.PLLCE[0]</td></tr>

<tr><td>CELL[2].PLLCE[1]</td><td>BUFPLL.PLLCE[1]</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[0]</td><td>BUFIO2[0].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[1]</td><td>BUFIO2[1].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[2]</td><td>BUFIO2[2].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_I[3]</td><td>BUFIO2[3].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[0]</td><td>BUFIO2[0].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[1]</td><td>BUFIO2[1].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[2]</td><td>BUFIO2[2].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2_IB[3]</td><td>BUFIO2[3].IB</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[0]</td><td>BUFIO2FB[0].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[1]</td><td>BUFIO2FB[1].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[2]</td><td>BUFIO2FB[2].I</td></tr>

<tr><td>CELL[2].IMUX_BUFIO2FB[3]</td><td>BUFIO2FB[3].I</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[0]</td><td>BUFIO2[0].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[1]</td><td>BUFIO2[1].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[2]</td><td>BUFIO2[2].DIVCLK</td></tr>

<tr><td>CELL[2].OUT_DIVCLK[3]</td><td>BUFIO2[3].DIVCLK</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_E[0]</td><td>BUFIO2[0].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_E[1]</td><td>BUFIO2[1].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_E[2]</td><td>BUFIO2[2].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].DIVCLK_CMT_E[3]</td><td>BUFIO2[3].DIVCLK_CMT</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_E[0]</td><td>BUFIO2FB[0].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_E[1]</td><td>BUFIO2FB[1].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_E[2]</td><td>BUFIO2FB[2].O</td></tr>

<tr><td>CELL[2].IOFBCLK_CMT_E[3]</td><td>BUFIO2FB[3].O</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_CLKOUT[0]</td><td>BUFPLL.PLLIN_CMT[0]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_CLKOUT[1]</td><td>BUFPLL.PLLIN_CMT[1]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_LOCKED[0]</td><td>BUFPLL.LOCKED[0]</td></tr>

<tr><td>CELL[2].CMT_BUFPLL_H_LOCKED[1]</td><td>BUFPLL.LOCKED[1]</td></tr>

<tr><td>CELL[3].IMUX_CLK[0]</td><td>BUFPLL.PLLIN_GCLK[0]</td></tr>

<tr><td>CELL[3].IMUX_CLK[1]</td><td>BUFPLL.PLLIN_GCLK[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLK_E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B0</td>
<td id="spartan6-CLK_E-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan6-CLK_E-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan6-CLK_E-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan6-CLK_E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan6-CLK_E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan6-CLK_E-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan6-CLK_E-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan6-CLK_E-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan6-CLK_E-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan6-CLK_E-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan6-CLK_E-BUFIO2[6]-POS_EDGE[0]">BUFIO2[6]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan6-CLK_E-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan6-CLK_E-BUFIO2[6]-POS_EDGE[1]">BUFIO2[6]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td id="spartan6-CLK_E-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartan6-CLK_E-BUFIO2[6]-POS_EDGE[2]">BUFIO2[6]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="spartan6-CLK_E-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartan6-CLK_E-BUFIO2[6]-NEG_EDGE[0]">BUFIO2[6]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B13</td>
<td id="spartan6-CLK_E-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#spartan6-CLK_E-BUFIO2[6]-NEG_EDGE[1]">BUFIO2[6]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="spartan6-CLK_E-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#spartan6-CLK_E-BUFIO2[6]-DIVIDE[0]">BUFIO2[6]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan6-CLK_E-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan6-CLK_E-BUFIO2[6]-DIVIDE[1]">BUFIO2[6]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan6-CLK_E-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan6-CLK_E-BUFIO2[6]-DIVIDE[2]">BUFIO2[6]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan6-CLK_E-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan6-CLK_E-BUFIO2[6]-R_EDGE">BUFIO2[6]:  R_EDGE</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan6-CLK_E-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan6-CLK_E-BUFIO2[6]-ENABLE">BUFIO2[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan6-CLK_E-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan6-CLK_E-BUFIO2[6]-ENABLE_2CLK">BUFIO2[6]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="spartan6-CLK_E-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[0]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan6-CLK_E-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[1]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan6-CLK_E-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[2]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan6-CLK_E-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan6-CLK_E-BUFIO2FB[6]-ENABLE">BUFIO2FB[6]:  ENABLE</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="spartan6-CLK_E-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan6-CLK_E-BUFIO2[6]-DIVIDE_BYPASS">BUFIO2[6]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan6-CLK_E-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan6-CLK_E-BUFIO2FB[6]-DIVIDE_BYPASS[3]">BUFIO2FB[6]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan6-CLK_E-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[6] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan6-CLK_E-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan6-CLK_E-BUFIO2[6]-IOCLK_ENABLE">BUFIO2[6]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan6-CLK_E-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[6]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[6] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan6-CLK_E-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan6-CLK_E-BUFIO2[6]-CMT_ENABLE">BUFIO2[6]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="spartan6-CLK_E-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B49</td>
<td id="spartan6-CLK_E-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B50</td>
<td id="spartan6-CLK_E-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B51</td>
<td id="spartan6-CLK_E-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td id="spartan6-CLK_E-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan6-CLK_E-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan6-CLK_E-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan6-CLK_E-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan6-CLK_E-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan6-CLK_E-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan6-CLK_E-BUFIO2[7]-POS_EDGE[0]">BUFIO2[7]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan6-CLK_E-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan6-CLK_E-BUFIO2[7]-POS_EDGE[1]">BUFIO2[7]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan6-CLK_E-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan6-CLK_E-BUFIO2[7]-POS_EDGE[2]">BUFIO2[7]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan6-CLK_E-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan6-CLK_E-BUFIO2[7]-NEG_EDGE[0]">BUFIO2[7]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan6-CLK_E-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan6-CLK_E-BUFIO2[7]-NEG_EDGE[1]">BUFIO2[7]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td id="spartan6-CLK_E-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan6-CLK_E-BUFIO2[7]-DIVIDE[0]">BUFIO2[7]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B64</td>
<td id="spartan6-CLK_E-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#spartan6-CLK_E-BUFIO2[7]-DIVIDE[1]">BUFIO2[7]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B65</td>
<td id="spartan6-CLK_E-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#spartan6-CLK_E-BUFIO2[7]-DIVIDE[2]">BUFIO2[7]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B66</td>
<td id="spartan6-CLK_E-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#spartan6-CLK_E-BUFIO2[7]-R_EDGE">BUFIO2[7]:  R_EDGE</a>
</td>
</tr>

<tr><td>B67</td>
<td id="spartan6-CLK_E-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#spartan6-CLK_E-BUFIO2[7]-ENABLE">BUFIO2[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B68</td>
<td id="spartan6-CLK_E-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#spartan6-CLK_E-BUFIO2[7]-ENABLE_2CLK">BUFIO2[7]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="spartan6-CLK_E-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[0]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B76</td>
<td id="spartan6-CLK_E-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[1]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B77</td>
<td id="spartan6-CLK_E-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[2]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B79</td>
<td id="spartan6-CLK_E-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#spartan6-CLK_E-BUFIO2FB[7]-ENABLE">BUFIO2FB[7]:  ENABLE</a>
</td>
</tr>

<tr><td>B80</td>
<td>-</td>
</tr>

<tr><td>B81</td>
<td id="spartan6-CLK_E-bit-MAIN[0][81]" title="MAIN[0][81]">
<a href="#spartan6-CLK_E-BUFIO2[7]-DIVIDE_BYPASS">BUFIO2[7]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B82</td>
<td id="spartan6-CLK_E-bit-MAIN[0][82]" title="MAIN[0][82]">
<a href="#spartan6-CLK_E-BUFIO2FB[7]-DIVIDE_BYPASS[3]">BUFIO2FB[7]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B83</td>
<td id="spartan6-CLK_E-bit-MAIN[0][83]" title="MAIN[0][83]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[7] bit 1</a>
</td>
</tr>

<tr><td>B84</td>
<td id="spartan6-CLK_E-bit-MAIN[0][84]" title="MAIN[0][84]">
<a href="#spartan6-CLK_E-BUFIO2[7]-IOCLK_ENABLE">BUFIO2[7]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B85</td>
<td id="spartan6-CLK_E-bit-MAIN[0][85]" title="MAIN[0][85]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[7]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[7] bit 0</a>
</td>
</tr>

<tr><td>B86</td>
<td id="spartan6-CLK_E-bit-MAIN[0][86]" title="MAIN[0][86]">
<a href="#spartan6-CLK_E-BUFIO2[7]-CMT_ENABLE">BUFIO2[7]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B87</td>
<td>-</td>
</tr>

<tr><td>B88</td>
<td>-</td>
</tr>

<tr><td>B89</td>
<td>-</td>
</tr>

<tr><td>B90</td>
<td>-</td>
</tr>

<tr><td>B91</td>
<td>-</td>
</tr>

<tr><td>B92</td>
<td>-</td>
</tr>

<tr><td>B93</td>
<td>-</td>
</tr>

<tr><td>B94</td>
<td>-</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B96</td>
<td id="spartan6-CLK_E-bit-MAIN[0][96]" title="MAIN[0][96]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B97</td>
<td id="spartan6-CLK_E-bit-MAIN[0][97]" title="MAIN[0][97]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B98</td>
<td id="spartan6-CLK_E-bit-MAIN[0][98]" title="MAIN[0][98]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B99</td>
<td id="spartan6-CLK_E-bit-MAIN[0][99]" title="MAIN[0][99]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B100</td>
<td id="spartan6-CLK_E-bit-MAIN[0][100]" title="MAIN[0][100]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B101</td>
<td id="spartan6-CLK_E-bit-MAIN[0][101]" title="MAIN[0][101]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B102</td>
<td id="spartan6-CLK_E-bit-MAIN[0][102]" title="MAIN[0][102]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B103</td>
<td id="spartan6-CLK_E-bit-MAIN[0][103]" title="MAIN[0][103]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B104</td>
<td id="spartan6-CLK_E-bit-MAIN[0][104]" title="MAIN[0][104]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B105</td>
<td id="spartan6-CLK_E-bit-MAIN[0][105]" title="MAIN[0][105]">
<a href="#spartan6-CLK_E-BUFIO2[4]-POS_EDGE[0]">BUFIO2[4]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B106</td>
<td id="spartan6-CLK_E-bit-MAIN[0][106]" title="MAIN[0][106]">
<a href="#spartan6-CLK_E-BUFIO2[4]-POS_EDGE[1]">BUFIO2[4]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B107</td>
<td id="spartan6-CLK_E-bit-MAIN[0][107]" title="MAIN[0][107]">
<a href="#spartan6-CLK_E-BUFIO2[4]-POS_EDGE[2]">BUFIO2[4]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B108</td>
<td id="spartan6-CLK_E-bit-MAIN[0][108]" title="MAIN[0][108]">
<a href="#spartan6-CLK_E-BUFIO2[4]-NEG_EDGE[0]">BUFIO2[4]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B109</td>
<td id="spartan6-CLK_E-bit-MAIN[0][109]" title="MAIN[0][109]">
<a href="#spartan6-CLK_E-BUFIO2[4]-NEG_EDGE[1]">BUFIO2[4]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B110</td>
<td>-</td>
</tr>

<tr><td>B111</td>
<td id="spartan6-CLK_E-bit-MAIN[0][111]" title="MAIN[0][111]">
<a href="#spartan6-CLK_E-BUFIO2[4]-DIVIDE[0]">BUFIO2[4]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B112</td>
<td id="spartan6-CLK_E-bit-MAIN[0][112]" title="MAIN[0][112]">
<a href="#spartan6-CLK_E-BUFIO2[4]-DIVIDE[1]">BUFIO2[4]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B113</td>
<td id="spartan6-CLK_E-bit-MAIN[0][113]" title="MAIN[0][113]">
<a href="#spartan6-CLK_E-BUFIO2[4]-DIVIDE[2]">BUFIO2[4]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B114</td>
<td id="spartan6-CLK_E-bit-MAIN[0][114]" title="MAIN[0][114]">
<a href="#spartan6-CLK_E-BUFIO2[4]-R_EDGE">BUFIO2[4]:  R_EDGE</a>
</td>
</tr>

<tr><td>B115</td>
<td id="spartan6-CLK_E-bit-MAIN[0][115]" title="MAIN[0][115]">
<a href="#spartan6-CLK_E-BUFIO2[4]-ENABLE">BUFIO2[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B116</td>
<td id="spartan6-CLK_E-bit-MAIN[0][116]" title="MAIN[0][116]">
<a href="#spartan6-CLK_E-BUFIO2[4]-ENABLE_2CLK">BUFIO2[4]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B117</td>
<td>-</td>
</tr>

<tr><td>B118</td>
<td>-</td>
</tr>

<tr><td>B119</td>
<td>-</td>
</tr>

<tr><td>B120</td>
<td>-</td>
</tr>

<tr><td>B121</td>
<td>-</td>
</tr>

<tr><td>B122</td>
<td>-</td>
</tr>

<tr><td>B123</td>
<td id="spartan6-CLK_E-bit-MAIN[0][123]" title="MAIN[0][123]">
<a href="#spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[0]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B124</td>
<td id="spartan6-CLK_E-bit-MAIN[0][124]" title="MAIN[0][124]">
<a href="#spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[1]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B125</td>
<td id="spartan6-CLK_E-bit-MAIN[0][125]" title="MAIN[0][125]">
<a href="#spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[2]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B127</td>
<td id="spartan6-CLK_E-bit-MAIN[0][127]" title="MAIN[0][127]">
<a href="#spartan6-CLK_E-BUFIO2FB[4]-ENABLE">BUFIO2FB[4]:  ENABLE</a>
</td>
</tr>

<tr><td>B128</td>
<td>-</td>
</tr>

<tr><td>B129</td>
<td id="spartan6-CLK_E-bit-MAIN[0][129]" title="MAIN[0][129]">
<a href="#spartan6-CLK_E-BUFIO2[4]-DIVIDE_BYPASS">BUFIO2[4]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B130</td>
<td id="spartan6-CLK_E-bit-MAIN[0][130]" title="MAIN[0][130]">
<a href="#spartan6-CLK_E-BUFIO2FB[4]-DIVIDE_BYPASS[3]">BUFIO2FB[4]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B131</td>
<td id="spartan6-CLK_E-bit-MAIN[0][131]" title="MAIN[0][131]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[4] bit 1</a>
</td>
</tr>

<tr><td>B132</td>
<td id="spartan6-CLK_E-bit-MAIN[0][132]" title="MAIN[0][132]">
<a href="#spartan6-CLK_E-BUFIO2[4]-IOCLK_ENABLE">BUFIO2[4]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B133</td>
<td id="spartan6-CLK_E-bit-MAIN[0][133]" title="MAIN[0][133]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[4]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[4] bit 0</a>
</td>
</tr>

<tr><td>B134</td>
<td id="spartan6-CLK_E-bit-MAIN[0][134]" title="MAIN[0][134]">
<a href="#spartan6-CLK_E-BUFIO2[4]-CMT_ENABLE">BUFIO2[4]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B135</td>
<td id="spartan6-CLK_E-bit-MAIN[0][135]" title="MAIN[0][135]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE">BUFPLL:  ENABLE</a>
</td>
</tr>

<tr><td>B136</td>
<td id="spartan6-CLK_E-bit-MAIN[0][136]" title="MAIN[0][136]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[0]">BUFPLL:  DIVIDE0 bit 0</a>
</td>
</tr>

<tr><td>B137</td>
<td id="spartan6-CLK_E-bit-MAIN[0][137]" title="MAIN[0][137]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[1]">BUFPLL:  DIVIDE0 bit 1</a>
</td>
</tr>

<tr><td>B138</td>
<td id="spartan6-CLK_E-bit-MAIN[0][138]" title="MAIN[0][138]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[2]">BUFPLL:  DIVIDE0 bit 2</a>
</td>
</tr>

<tr><td>B139</td>
<td id="spartan6-CLK_E-bit-MAIN[0][139]" title="MAIN[0][139]">
<a href="#spartan6-CLK_E-BUFPLL-LOCK_SRC[1]">BUFPLL:  LOCK_SRC bit 1</a>
</td>
</tr>

<tr><td>B140</td>
<td id="spartan6-CLK_E-bit-MAIN[0][140]" title="MAIN[0][140]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_SYNC0">BUFPLL: ! ENABLE_SYNC0</a>
</td>
</tr>

<tr><td>B141</td>
<td id="spartan6-CLK_E-bit-MAIN[0][141]" title="MAIN[0][141]">
<a href="#spartan6-CLK_E-BUFPLL-DATA_RATE0[0]">BUFPLL:  DATA_RATE0 bit 0</a>
</td>
</tr>

<tr><td>B142</td>
<td id="spartan6-CLK_E-bit-MAIN[0][142]" title="MAIN[0][142]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[0]">BUFPLL:  DIVIDE1 bit 0</a>
</td>
</tr>

<tr><td>B143</td>
<td id="spartan6-CLK_E-bit-MAIN[0][143]" title="MAIN[0][143]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[1]">BUFPLL:  DIVIDE1 bit 1</a>
</td>
</tr>

<tr><td>B144</td>
<td id="spartan6-CLK_E-bit-MAIN[0][144]" title="MAIN[0][144]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B145</td>
<td id="spartan6-CLK_E-bit-MAIN[0][145]" title="MAIN[0][145]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B146</td>
<td id="spartan6-CLK_E-bit-MAIN[0][146]" title="MAIN[0][146]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B147</td>
<td id="spartan6-CLK_E-bit-MAIN[0][147]" title="MAIN[0][147]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B148</td>
<td id="spartan6-CLK_E-bit-MAIN[0][148]" title="MAIN[0][148]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B149</td>
<td id="spartan6-CLK_E-bit-MAIN[0][149]" title="MAIN[0][149]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B150</td>
<td id="spartan6-CLK_E-bit-MAIN[0][150]" title="MAIN[0][150]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B151</td>
<td id="spartan6-CLK_E-bit-MAIN[0][151]" title="MAIN[0][151]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B152</td>
<td id="spartan6-CLK_E-bit-MAIN[0][152]" title="MAIN[0][152]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[1].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[1].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B153</td>
<td id="spartan6-CLK_E-bit-MAIN[0][153]" title="MAIN[0][153]">
<a href="#spartan6-CLK_E-BUFIO2[5]-POS_EDGE[0]">BUFIO2[5]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B154</td>
<td id="spartan6-CLK_E-bit-MAIN[0][154]" title="MAIN[0][154]">
<a href="#spartan6-CLK_E-BUFIO2[5]-POS_EDGE[1]">BUFIO2[5]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B155</td>
<td id="spartan6-CLK_E-bit-MAIN[0][155]" title="MAIN[0][155]">
<a href="#spartan6-CLK_E-BUFIO2[5]-POS_EDGE[2]">BUFIO2[5]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B156</td>
<td id="spartan6-CLK_E-bit-MAIN[0][156]" title="MAIN[0][156]">
<a href="#spartan6-CLK_E-BUFIO2[5]-NEG_EDGE[0]">BUFIO2[5]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B157</td>
<td id="spartan6-CLK_E-bit-MAIN[0][157]" title="MAIN[0][157]">
<a href="#spartan6-CLK_E-BUFIO2[5]-NEG_EDGE[1]">BUFIO2[5]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B158</td>
<td>-</td>
</tr>

<tr><td>B159</td>
<td id="spartan6-CLK_E-bit-MAIN[0][159]" title="MAIN[0][159]">
<a href="#spartan6-CLK_E-BUFIO2[5]-DIVIDE[0]">BUFIO2[5]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B160</td>
<td id="spartan6-CLK_E-bit-MAIN[0][160]" title="MAIN[0][160]">
<a href="#spartan6-CLK_E-BUFIO2[5]-DIVIDE[1]">BUFIO2[5]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B161</td>
<td id="spartan6-CLK_E-bit-MAIN[0][161]" title="MAIN[0][161]">
<a href="#spartan6-CLK_E-BUFIO2[5]-DIVIDE[2]">BUFIO2[5]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B162</td>
<td id="spartan6-CLK_E-bit-MAIN[0][162]" title="MAIN[0][162]">
<a href="#spartan6-CLK_E-BUFIO2[5]-R_EDGE">BUFIO2[5]:  R_EDGE</a>
</td>
</tr>

<tr><td>B163</td>
<td id="spartan6-CLK_E-bit-MAIN[0][163]" title="MAIN[0][163]">
<a href="#spartan6-CLK_E-BUFIO2[5]-ENABLE">BUFIO2[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B164</td>
<td id="spartan6-CLK_E-bit-MAIN[0][164]" title="MAIN[0][164]">
<a href="#spartan6-CLK_E-BUFIO2[5]-ENABLE_2CLK">BUFIO2[5]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B165</td>
<td>-</td>
</tr>

<tr><td>B166</td>
<td>-</td>
</tr>

<tr><td>B167</td>
<td>-</td>
</tr>

<tr><td>B168</td>
<td>-</td>
</tr>

<tr><td>B169</td>
<td>-</td>
</tr>

<tr><td>B170</td>
<td>-</td>
</tr>

<tr><td>B171</td>
<td id="spartan6-CLK_E-bit-MAIN[0][171]" title="MAIN[0][171]">
<a href="#spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[0]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B172</td>
<td id="spartan6-CLK_E-bit-MAIN[0][172]" title="MAIN[0][172]">
<a href="#spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[1]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B173</td>
<td id="spartan6-CLK_E-bit-MAIN[0][173]" title="MAIN[0][173]">
<a href="#spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[2]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B174</td>
<td>-</td>
</tr>

<tr><td>B175</td>
<td id="spartan6-CLK_E-bit-MAIN[0][175]" title="MAIN[0][175]">
<a href="#spartan6-CLK_E-BUFIO2FB[5]-ENABLE">BUFIO2FB[5]:  ENABLE</a>
</td>
</tr>

<tr><td>B176</td>
<td>-</td>
</tr>

<tr><td>B177</td>
<td id="spartan6-CLK_E-bit-MAIN[0][177]" title="MAIN[0][177]">
<a href="#spartan6-CLK_E-BUFIO2[5]-DIVIDE_BYPASS">BUFIO2[5]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B178</td>
<td id="spartan6-CLK_E-bit-MAIN[0][178]" title="MAIN[0][178]">
<a href="#spartan6-CLK_E-BUFIO2FB[5]-DIVIDE_BYPASS[3]">BUFIO2FB[5]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B179</td>
<td id="spartan6-CLK_E-bit-MAIN[0][179]" title="MAIN[0][179]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[5] bit 1</a>
</td>
</tr>

<tr><td>B180</td>
<td id="spartan6-CLK_E-bit-MAIN[0][180]" title="MAIN[0][180]">
<a href="#spartan6-CLK_E-BUFIO2[5]-IOCLK_ENABLE">BUFIO2[5]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B181</td>
<td id="spartan6-CLK_E-bit-MAIN[0][181]" title="MAIN[0][181]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[5]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[5] bit 0</a>
</td>
</tr>

<tr><td>B182</td>
<td id="spartan6-CLK_E-bit-MAIN[0][182]" title="MAIN[0][182]">
<a href="#spartan6-CLK_E-BUFIO2[5]-CMT_ENABLE">BUFIO2[5]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B183</td>
<td id="spartan6-CLK_E-bit-MAIN[0][183]" title="MAIN[0][183]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[2]">BUFPLL:  DIVIDE1 bit 2</a>
</td>
</tr>

<tr><td>B184</td>
<td id="spartan6-CLK_E-bit-MAIN[0][184]" title="MAIN[0][184]">
<a href="#spartan6-CLK_E-BUFPLL-LOCK_SRC[0]">BUFPLL:  LOCK_SRC bit 0</a>
</td>
</tr>

<tr><td>B185</td>
<td id="spartan6-CLK_E-bit-MAIN[0][185]" title="MAIN[0][185]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_SYNC1">BUFPLL: ! ENABLE_SYNC1</a>
</td>
</tr>

<tr><td>B186</td>
<td id="spartan6-CLK_E-bit-MAIN[0][186]" title="MAIN[0][186]">
<a href="#spartan6-CLK_E-BUFPLL-DATA_RATE1[0]">BUFPLL:  DATA_RATE1 bit 0</a>
</td>
</tr>

<tr><td>B187</td>
<td id="spartan6-CLK_E-bit-MAIN[0][187]" title="MAIN[0][187]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[3]">BUFPLL:  DIVIDE0 bit 3</a>
</td>
</tr>

<tr><td>B188</td>
<td>-</td>
</tr>

<tr><td>B189</td>
<td id="spartan6-CLK_E-bit-MAIN[0][189]" title="MAIN[0][189]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[4]">BUFPLL:  DIVIDE0 bit 4</a>
</td>
</tr>

<tr><td>B190</td>
<td id="spartan6-CLK_E-bit-MAIN[0][190]" title="MAIN[0][190]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE0[5]">BUFPLL:  DIVIDE0 bit 5</a>
</td>
</tr>

<tr><td>B191</td>
<td id="spartan6-CLK_E-bit-MAIN[0][191]" title="MAIN[0][191]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[3]">BUFPLL:  DIVIDE1 bit 3</a>
</td>
</tr>

<tr><td>B192</td>
<td id="spartan6-CLK_E-bit-MAIN[0][192]" title="MAIN[0][192]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 0</a>
</td>
</tr>

<tr><td>B193</td>
<td id="spartan6-CLK_E-bit-MAIN[0][193]" title="MAIN[0][193]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 1</a>
</td>
</tr>

<tr><td>B194</td>
<td id="spartan6-CLK_E-bit-MAIN[0][194]" title="MAIN[0][194]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[2] bit 2</a>
</td>
</tr>

<tr><td>B195</td>
<td id="spartan6-CLK_E-bit-MAIN[0][195]" title="MAIN[0][195]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 0</a>
</td>
</tr>

<tr><td>B196</td>
<td id="spartan6-CLK_E-bit-MAIN[0][196]" title="MAIN[0][196]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 1</a>
</td>
</tr>

<tr><td>B197</td>
<td id="spartan6-CLK_E-bit-MAIN[0][197]" title="MAIN[0][197]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[2] bit 2</a>
</td>
</tr>

<tr><td>B198</td>
<td id="spartan6-CLK_E-bit-MAIN[0][198]" title="MAIN[0][198]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 0</a>
</td>
</tr>

<tr><td>B199</td>
<td id="spartan6-CLK_E-bit-MAIN[0][199]" title="MAIN[0][199]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 1</a>
</td>
</tr>

<tr><td>B200</td>
<td id="spartan6-CLK_E-bit-MAIN[0][200]" title="MAIN[0][200]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[2]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[2] bit 2</a>
</td>
</tr>

<tr><td>B201</td>
<td id="spartan6-CLK_E-bit-MAIN[0][201]" title="MAIN[0][201]">
<a href="#spartan6-CLK_E-BUFIO2[2]-POS_EDGE[0]">BUFIO2[2]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B202</td>
<td id="spartan6-CLK_E-bit-MAIN[0][202]" title="MAIN[0][202]">
<a href="#spartan6-CLK_E-BUFIO2[2]-POS_EDGE[1]">BUFIO2[2]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B203</td>
<td id="spartan6-CLK_E-bit-MAIN[0][203]" title="MAIN[0][203]">
<a href="#spartan6-CLK_E-BUFIO2[2]-POS_EDGE[2]">BUFIO2[2]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B204</td>
<td id="spartan6-CLK_E-bit-MAIN[0][204]" title="MAIN[0][204]">
<a href="#spartan6-CLK_E-BUFIO2[2]-NEG_EDGE[0]">BUFIO2[2]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B205</td>
<td id="spartan6-CLK_E-bit-MAIN[0][205]" title="MAIN[0][205]">
<a href="#spartan6-CLK_E-BUFIO2[2]-NEG_EDGE[1]">BUFIO2[2]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B206</td>
<td>-</td>
</tr>

<tr><td>B207</td>
<td id="spartan6-CLK_E-bit-MAIN[0][207]" title="MAIN[0][207]">
<a href="#spartan6-CLK_E-BUFIO2[2]-DIVIDE[0]">BUFIO2[2]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B208</td>
<td id="spartan6-CLK_E-bit-MAIN[0][208]" title="MAIN[0][208]">
<a href="#spartan6-CLK_E-BUFIO2[2]-DIVIDE[1]">BUFIO2[2]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B209</td>
<td id="spartan6-CLK_E-bit-MAIN[0][209]" title="MAIN[0][209]">
<a href="#spartan6-CLK_E-BUFIO2[2]-DIVIDE[2]">BUFIO2[2]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B210</td>
<td id="spartan6-CLK_E-bit-MAIN[0][210]" title="MAIN[0][210]">
<a href="#spartan6-CLK_E-BUFIO2[2]-R_EDGE">BUFIO2[2]:  R_EDGE</a>
</td>
</tr>

<tr><td>B211</td>
<td id="spartan6-CLK_E-bit-MAIN[0][211]" title="MAIN[0][211]">
<a href="#spartan6-CLK_E-BUFIO2[2]-ENABLE">BUFIO2[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B212</td>
<td id="spartan6-CLK_E-bit-MAIN[0][212]" title="MAIN[0][212]">
<a href="#spartan6-CLK_E-BUFIO2[2]-ENABLE_2CLK">BUFIO2[2]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B213</td>
<td>-</td>
</tr>

<tr><td>B214</td>
<td>-</td>
</tr>

<tr><td>B215</td>
<td>-</td>
</tr>

<tr><td>B216</td>
<td>-</td>
</tr>

<tr><td>B217</td>
<td>-</td>
</tr>

<tr><td>B218</td>
<td>-</td>
</tr>

<tr><td>B219</td>
<td id="spartan6-CLK_E-bit-MAIN[0][219]" title="MAIN[0][219]">
<a href="#spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[0]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B220</td>
<td id="spartan6-CLK_E-bit-MAIN[0][220]" title="MAIN[0][220]">
<a href="#spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[1]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B221</td>
<td id="spartan6-CLK_E-bit-MAIN[0][221]" title="MAIN[0][221]">
<a href="#spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[2]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B222</td>
<td>-</td>
</tr>

<tr><td>B223</td>
<td id="spartan6-CLK_E-bit-MAIN[0][223]" title="MAIN[0][223]">
<a href="#spartan6-CLK_E-BUFIO2FB[2]-ENABLE">BUFIO2FB[2]:  ENABLE</a>
</td>
</tr>

<tr><td>B224</td>
<td>-</td>
</tr>

<tr><td>B225</td>
<td id="spartan6-CLK_E-bit-MAIN[0][225]" title="MAIN[0][225]">
<a href="#spartan6-CLK_E-BUFIO2[2]-DIVIDE_BYPASS">BUFIO2[2]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B226</td>
<td id="spartan6-CLK_E-bit-MAIN[0][226]" title="MAIN[0][226]">
<a href="#spartan6-CLK_E-BUFIO2FB[2]-DIVIDE_BYPASS[3]">BUFIO2FB[2]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B227</td>
<td id="spartan6-CLK_E-bit-MAIN[0][227]" title="MAIN[0][227]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[2] bit 1</a>
</td>
</tr>

<tr><td>B228</td>
<td id="spartan6-CLK_E-bit-MAIN[0][228]" title="MAIN[0][228]">
<a href="#spartan6-CLK_E-BUFIO2[2]-IOCLK_ENABLE">BUFIO2[2]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B229</td>
<td id="spartan6-CLK_E-bit-MAIN[0][229]" title="MAIN[0][229]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[2]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[2] bit 0</a>
</td>
</tr>

<tr><td>B230</td>
<td id="spartan6-CLK_E-bit-MAIN[0][230]" title="MAIN[0][230]">
<a href="#spartan6-CLK_E-BUFIO2[2]-CMT_ENABLE">BUFIO2[2]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B231</td>
<td>-</td>
</tr>

<tr><td>B232</td>
<td id="spartan6-CLK_E-bit-MAIN[0][232]" title="MAIN[0][232]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[4]">BUFPLL:  DIVIDE1 bit 4</a>
</td>
</tr>

<tr><td>B233</td>
<td id="spartan6-CLK_E-bit-MAIN[0][233]" title="MAIN[0][233]">
<a href="#spartan6-CLK_E-BUFPLL-DIVIDE1[5]">BUFPLL:  DIVIDE1 bit 5</a>
</td>
</tr>

<tr><td>B234</td>
<td id="spartan6-CLK_E-bit-MAIN[0][234]" title="MAIN[0][234]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[0]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B235</td>
<td>-</td>
</tr>

<tr><td>B236</td>
<td>-</td>
</tr>

<tr><td>B237</td>
<td id="spartan6-CLK_E-bit-MAIN[0][237]" title="MAIN[0][237]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[0]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B238</td>
<td>-</td>
</tr>

<tr><td>B239</td>
<td>-</td>
</tr>

<tr><td>B240</td>
<td id="spartan6-CLK_E-bit-MAIN[0][240]" title="MAIN[0][240]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 0</a>
</td>
</tr>

<tr><td>B241</td>
<td id="spartan6-CLK_E-bit-MAIN[0][241]" title="MAIN[0][241]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 1</a>
</td>
</tr>

<tr><td>B242</td>
<td id="spartan6-CLK_E-bit-MAIN[0][242]" title="MAIN[0][242]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[3] bit 2</a>
</td>
</tr>

<tr><td>B243</td>
<td id="spartan6-CLK_E-bit-MAIN[0][243]" title="MAIN[0][243]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 0</a>
</td>
</tr>

<tr><td>B244</td>
<td id="spartan6-CLK_E-bit-MAIN[0][244]" title="MAIN[0][244]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 1</a>
</td>
</tr>

<tr><td>B245</td>
<td id="spartan6-CLK_E-bit-MAIN[0][245]" title="MAIN[0][245]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[3] bit 2</a>
</td>
</tr>

<tr><td>B246</td>
<td id="spartan6-CLK_E-bit-MAIN[0][246]" title="MAIN[0][246]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 0</a>
</td>
</tr>

<tr><td>B247</td>
<td id="spartan6-CLK_E-bit-MAIN[0][247]" title="MAIN[0][247]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 1</a>
</td>
</tr>

<tr><td>B248</td>
<td id="spartan6-CLK_E-bit-MAIN[0][248]" title="MAIN[0][248]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[3]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[3] bit 2</a>
</td>
</tr>

<tr><td>B249</td>
<td id="spartan6-CLK_E-bit-MAIN[0][249]" title="MAIN[0][249]">
<a href="#spartan6-CLK_E-BUFIO2[3]-POS_EDGE[0]">BUFIO2[3]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B250</td>
<td id="spartan6-CLK_E-bit-MAIN[0][250]" title="MAIN[0][250]">
<a href="#spartan6-CLK_E-BUFIO2[3]-POS_EDGE[1]">BUFIO2[3]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B251</td>
<td id="spartan6-CLK_E-bit-MAIN[0][251]" title="MAIN[0][251]">
<a href="#spartan6-CLK_E-BUFIO2[3]-POS_EDGE[2]">BUFIO2[3]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B252</td>
<td id="spartan6-CLK_E-bit-MAIN[0][252]" title="MAIN[0][252]">
<a href="#spartan6-CLK_E-BUFIO2[3]-NEG_EDGE[0]">BUFIO2[3]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B253</td>
<td id="spartan6-CLK_E-bit-MAIN[0][253]" title="MAIN[0][253]">
<a href="#spartan6-CLK_E-BUFIO2[3]-NEG_EDGE[1]">BUFIO2[3]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B254</td>
<td>-</td>
</tr>

<tr><td>B255</td>
<td id="spartan6-CLK_E-bit-MAIN[0][255]" title="MAIN[0][255]">
<a href="#spartan6-CLK_E-BUFIO2[3]-DIVIDE[0]">BUFIO2[3]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B256</td>
<td id="spartan6-CLK_E-bit-MAIN[0][256]" title="MAIN[0][256]">
<a href="#spartan6-CLK_E-BUFIO2[3]-DIVIDE[1]">BUFIO2[3]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B257</td>
<td id="spartan6-CLK_E-bit-MAIN[0][257]" title="MAIN[0][257]">
<a href="#spartan6-CLK_E-BUFIO2[3]-DIVIDE[2]">BUFIO2[3]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B258</td>
<td id="spartan6-CLK_E-bit-MAIN[0][258]" title="MAIN[0][258]">
<a href="#spartan6-CLK_E-BUFIO2[3]-R_EDGE">BUFIO2[3]:  R_EDGE</a>
</td>
</tr>

<tr><td>B259</td>
<td id="spartan6-CLK_E-bit-MAIN[0][259]" title="MAIN[0][259]">
<a href="#spartan6-CLK_E-BUFIO2[3]-ENABLE">BUFIO2[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B260</td>
<td id="spartan6-CLK_E-bit-MAIN[0][260]" title="MAIN[0][260]">
<a href="#spartan6-CLK_E-BUFIO2[3]-ENABLE_2CLK">BUFIO2[3]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B261</td>
<td>-</td>
</tr>

<tr><td>B262</td>
<td>-</td>
</tr>

<tr><td>B263</td>
<td>-</td>
</tr>

<tr><td>B264</td>
<td>-</td>
</tr>

<tr><td>B265</td>
<td>-</td>
</tr>

<tr><td>B266</td>
<td>-</td>
</tr>

<tr><td>B267</td>
<td id="spartan6-CLK_E-bit-MAIN[0][267]" title="MAIN[0][267]">
<a href="#spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[0]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B268</td>
<td id="spartan6-CLK_E-bit-MAIN[0][268]" title="MAIN[0][268]">
<a href="#spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[1]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B269</td>
<td id="spartan6-CLK_E-bit-MAIN[0][269]" title="MAIN[0][269]">
<a href="#spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[2]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B270</td>
<td>-</td>
</tr>

<tr><td>B271</td>
<td id="spartan6-CLK_E-bit-MAIN[0][271]" title="MAIN[0][271]">
<a href="#spartan6-CLK_E-BUFIO2FB[3]-ENABLE">BUFIO2FB[3]:  ENABLE</a>
</td>
</tr>

<tr><td>B272</td>
<td>-</td>
</tr>

<tr><td>B273</td>
<td id="spartan6-CLK_E-bit-MAIN[0][273]" title="MAIN[0][273]">
<a href="#spartan6-CLK_E-BUFIO2[3]-DIVIDE_BYPASS">BUFIO2[3]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B274</td>
<td id="spartan6-CLK_E-bit-MAIN[0][274]" title="MAIN[0][274]">
<a href="#spartan6-CLK_E-BUFIO2FB[3]-DIVIDE_BYPASS[3]">BUFIO2FB[3]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B275</td>
<td id="spartan6-CLK_E-bit-MAIN[0][275]" title="MAIN[0][275]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[3] bit 1</a>
</td>
</tr>

<tr><td>B276</td>
<td id="spartan6-CLK_E-bit-MAIN[0][276]" title="MAIN[0][276]">
<a href="#spartan6-CLK_E-BUFIO2[3]-IOCLK_ENABLE">BUFIO2[3]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B277</td>
<td id="spartan6-CLK_E-bit-MAIN[0][277]" title="MAIN[0][277]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[3]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[3] bit 0</a>
</td>
</tr>

<tr><td>B278</td>
<td id="spartan6-CLK_E-bit-MAIN[0][278]" title="MAIN[0][278]">
<a href="#spartan6-CLK_E-BUFIO2[3]-CMT_ENABLE">BUFIO2[3]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B279</td>
<td id="spartan6-CLK_E-bit-MAIN[0][279]" title="MAIN[0][279]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC0[0]">BUFPLL:  ENABLE_NONE_SYNC0 bit 0</a>
</td>
</tr>

<tr><td>B280</td>
<td id="spartan6-CLK_E-bit-MAIN[0][280]" title="MAIN[0][280]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[1]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B281</td>
<td id="spartan6-CLK_E-bit-MAIN[0][281]" title="MAIN[0][281]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC1[0]">BUFPLL:  ENABLE_NONE_SYNC1 bit 0</a>
</td>
</tr>

<tr><td>B282</td>
<td id="spartan6-CLK_E-bit-MAIN[0][282]" title="MAIN[0][282]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[1]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B283</td>
<td>-</td>
</tr>

<tr><td>B284</td>
<td>-</td>
</tr>

<tr><td>B285</td>
<td id="spartan6-CLK_E-bit-MAIN[0][285]" title="MAIN[0][285]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC0[1]">BUFPLL:  ENABLE_NONE_SYNC0 bit 1</a>
</td>
</tr>

<tr><td>B286</td>
<td id="spartan6-CLK_E-bit-MAIN[0][286]" title="MAIN[0][286]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC0[2]">BUFPLL:  ENABLE_BOTH_SYNC0 bit 2</a>
</td>
</tr>

<tr><td>B287</td>
<td>-</td>
</tr>

<tr><td>B288</td>
<td id="spartan6-CLK_E-bit-MAIN[0][288]" title="MAIN[0][288]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 0</a>
</td>
</tr>

<tr><td>B289</td>
<td id="spartan6-CLK_E-bit-MAIN[0][289]" title="MAIN[0][289]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 1</a>
</td>
</tr>

<tr><td>B290</td>
<td id="spartan6-CLK_E-bit-MAIN[0][290]" title="MAIN[0][290]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[0] bit 2</a>
</td>
</tr>

<tr><td>B291</td>
<td id="spartan6-CLK_E-bit-MAIN[0][291]" title="MAIN[0][291]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 0</a>
</td>
</tr>

<tr><td>B292</td>
<td id="spartan6-CLK_E-bit-MAIN[0][292]" title="MAIN[0][292]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 1</a>
</td>
</tr>

<tr><td>B293</td>
<td id="spartan6-CLK_E-bit-MAIN[0][293]" title="MAIN[0][293]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[0] bit 2</a>
</td>
</tr>

<tr><td>B294</td>
<td id="spartan6-CLK_E-bit-MAIN[0][294]" title="MAIN[0][294]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 0</a>
</td>
</tr>

<tr><td>B295</td>
<td id="spartan6-CLK_E-bit-MAIN[0][295]" title="MAIN[0][295]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 1</a>
</td>
</tr>

<tr><td>B296</td>
<td id="spartan6-CLK_E-bit-MAIN[0][296]" title="MAIN[0][296]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[0]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[0] bit 2</a>
</td>
</tr>

<tr><td>B297</td>
<td id="spartan6-CLK_E-bit-MAIN[0][297]" title="MAIN[0][297]">
<a href="#spartan6-CLK_E-BUFIO2[0]-POS_EDGE[0]">BUFIO2[0]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B298</td>
<td id="spartan6-CLK_E-bit-MAIN[0][298]" title="MAIN[0][298]">
<a href="#spartan6-CLK_E-BUFIO2[0]-POS_EDGE[1]">BUFIO2[0]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B299</td>
<td id="spartan6-CLK_E-bit-MAIN[0][299]" title="MAIN[0][299]">
<a href="#spartan6-CLK_E-BUFIO2[0]-POS_EDGE[2]">BUFIO2[0]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B300</td>
<td id="spartan6-CLK_E-bit-MAIN[0][300]" title="MAIN[0][300]">
<a href="#spartan6-CLK_E-BUFIO2[0]-NEG_EDGE[0]">BUFIO2[0]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B301</td>
<td id="spartan6-CLK_E-bit-MAIN[0][301]" title="MAIN[0][301]">
<a href="#spartan6-CLK_E-BUFIO2[0]-NEG_EDGE[1]">BUFIO2[0]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B302</td>
<td>-</td>
</tr>

<tr><td>B303</td>
<td id="spartan6-CLK_E-bit-MAIN[0][303]" title="MAIN[0][303]">
<a href="#spartan6-CLK_E-BUFIO2[0]-DIVIDE[0]">BUFIO2[0]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B304</td>
<td id="spartan6-CLK_E-bit-MAIN[0][304]" title="MAIN[0][304]">
<a href="#spartan6-CLK_E-BUFIO2[0]-DIVIDE[1]">BUFIO2[0]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B305</td>
<td id="spartan6-CLK_E-bit-MAIN[0][305]" title="MAIN[0][305]">
<a href="#spartan6-CLK_E-BUFIO2[0]-DIVIDE[2]">BUFIO2[0]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B306</td>
<td id="spartan6-CLK_E-bit-MAIN[0][306]" title="MAIN[0][306]">
<a href="#spartan6-CLK_E-BUFIO2[0]-R_EDGE">BUFIO2[0]:  R_EDGE</a>
</td>
</tr>

<tr><td>B307</td>
<td id="spartan6-CLK_E-bit-MAIN[0][307]" title="MAIN[0][307]">
<a href="#spartan6-CLK_E-BUFIO2[0]-ENABLE">BUFIO2[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B308</td>
<td id="spartan6-CLK_E-bit-MAIN[0][308]" title="MAIN[0][308]">
<a href="#spartan6-CLK_E-BUFIO2[0]-ENABLE_2CLK">BUFIO2[0]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B309</td>
<td>-</td>
</tr>

<tr><td>B310</td>
<td>-</td>
</tr>

<tr><td>B311</td>
<td>-</td>
</tr>

<tr><td>B312</td>
<td>-</td>
</tr>

<tr><td>B313</td>
<td>-</td>
</tr>

<tr><td>B314</td>
<td>-</td>
</tr>

<tr><td>B315</td>
<td id="spartan6-CLK_E-bit-MAIN[0][315]" title="MAIN[0][315]">
<a href="#spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[0]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B316</td>
<td id="spartan6-CLK_E-bit-MAIN[0][316]" title="MAIN[0][316]">
<a href="#spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[1]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B317</td>
<td id="spartan6-CLK_E-bit-MAIN[0][317]" title="MAIN[0][317]">
<a href="#spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[2]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B318</td>
<td>-</td>
</tr>

<tr><td>B319</td>
<td id="spartan6-CLK_E-bit-MAIN[0][319]" title="MAIN[0][319]">
<a href="#spartan6-CLK_E-BUFIO2FB[0]-ENABLE">BUFIO2FB[0]:  ENABLE</a>
</td>
</tr>

<tr><td>B320</td>
<td>-</td>
</tr>

<tr><td>B321</td>
<td id="spartan6-CLK_E-bit-MAIN[0][321]" title="MAIN[0][321]">
<a href="#spartan6-CLK_E-BUFIO2[0]-DIVIDE_BYPASS">BUFIO2[0]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B322</td>
<td id="spartan6-CLK_E-bit-MAIN[0][322]" title="MAIN[0][322]">
<a href="#spartan6-CLK_E-BUFIO2FB[0]-DIVIDE_BYPASS[3]">BUFIO2FB[0]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B323</td>
<td id="spartan6-CLK_E-bit-MAIN[0][323]" title="MAIN[0][323]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[0] bit 1</a>
</td>
</tr>

<tr><td>B324</td>
<td id="spartan6-CLK_E-bit-MAIN[0][324]" title="MAIN[0][324]">
<a href="#spartan6-CLK_E-BUFIO2[0]-IOCLK_ENABLE">BUFIO2[0]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B325</td>
<td id="spartan6-CLK_E-bit-MAIN[0][325]" title="MAIN[0][325]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[0]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[0] bit 0</a>
</td>
</tr>

<tr><td>B326</td>
<td id="spartan6-CLK_E-bit-MAIN[0][326]" title="MAIN[0][326]">
<a href="#spartan6-CLK_E-BUFIO2[0]-CMT_ENABLE">BUFIO2[0]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B327</td>
<td>-</td>
</tr>

<tr><td>B328</td>
<td id="spartan6-CLK_E-bit-MAIN[0][328]" title="MAIN[0][328]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_NONE_SYNC1[1]">BUFPLL:  ENABLE_NONE_SYNC1 bit 1</a>
</td>
</tr>

<tr><td>B329</td>
<td id="spartan6-CLK_E-bit-MAIN[0][329]" title="MAIN[0][329]">
<a href="#spartan6-CLK_E-BUFPLL-ENABLE_BOTH_SYNC1[2]">BUFPLL:  ENABLE_BOTH_SYNC1 bit 2</a>
</td>
</tr>

<tr><td>B330</td>
<td id="spartan6-CLK_E-bit-MAIN[0][330]" title="MAIN[0][330]">
<a href="#spartan6-CLK_E-BUFPLL-MUX_PLLIN[0]">BUFPLL:  MUX_PLLIN bit 0</a>
</td>
</tr>

<tr><td>B331</td>
<td>-</td>
</tr>

<tr><td>B332</td>
<td>-</td>
</tr>

<tr><td>B333</td>
<td>-</td>
</tr>

<tr><td>B334</td>
<td>-</td>
</tr>

<tr><td>B335</td>
<td>-</td>
</tr>

<tr><td>B336</td>
<td id="spartan6-CLK_E-bit-MAIN[0][336]" title="MAIN[0][336]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 0</a>
</td>
</tr>

<tr><td>B337</td>
<td id="spartan6-CLK_E-bit-MAIN[0][337]" title="MAIN[0][337]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 1</a>
</td>
</tr>

<tr><td>B338</td>
<td id="spartan6-CLK_E-bit-MAIN[0][338]" title="MAIN[0][338]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_I[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_I[1] bit 2</a>
</td>
</tr>

<tr><td>B339</td>
<td id="spartan6-CLK_E-bit-MAIN[0][339]" title="MAIN[0][339]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 0</a>
</td>
</tr>

<tr><td>B340</td>
<td id="spartan6-CLK_E-bit-MAIN[0][340]" title="MAIN[0][340]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 1</a>
</td>
</tr>

<tr><td>B341</td>
<td id="spartan6-CLK_E-bit-MAIN[0][341]" title="MAIN[0][341]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2_IB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2_IB[1] bit 2</a>
</td>
</tr>

<tr><td>B342</td>
<td id="spartan6-CLK_E-bit-MAIN[0][342]" title="MAIN[0][342]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-0">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 0</a>
</td>
</tr>

<tr><td>B343</td>
<td id="spartan6-CLK_E-bit-MAIN[0][343]" title="MAIN[0][343]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-1">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 1</a>
</td>
</tr>

<tr><td>B344</td>
<td id="spartan6-CLK_E-bit-MAIN[0][344]" title="MAIN[0][344]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].IMUX_BUFIO2FB[1]-2">CLK_INT: mux CELL[2].IMUX_BUFIO2FB[1] bit 2</a>
</td>
</tr>

<tr><td>B345</td>
<td id="spartan6-CLK_E-bit-MAIN[0][345]" title="MAIN[0][345]">
<a href="#spartan6-CLK_E-BUFIO2[1]-POS_EDGE[0]">BUFIO2[1]:  POS_EDGE bit 0</a>
</td>
</tr>

<tr><td>B346</td>
<td id="spartan6-CLK_E-bit-MAIN[0][346]" title="MAIN[0][346]">
<a href="#spartan6-CLK_E-BUFIO2[1]-POS_EDGE[1]">BUFIO2[1]:  POS_EDGE bit 1</a>
</td>
</tr>

<tr><td>B347</td>
<td id="spartan6-CLK_E-bit-MAIN[0][347]" title="MAIN[0][347]">
<a href="#spartan6-CLK_E-BUFIO2[1]-POS_EDGE[2]">BUFIO2[1]:  POS_EDGE bit 2</a>
</td>
</tr>

<tr><td>B348</td>
<td id="spartan6-CLK_E-bit-MAIN[0][348]" title="MAIN[0][348]">
<a href="#spartan6-CLK_E-BUFIO2[1]-NEG_EDGE[0]">BUFIO2[1]:  NEG_EDGE bit 0</a>
</td>
</tr>

<tr><td>B349</td>
<td id="spartan6-CLK_E-bit-MAIN[0][349]" title="MAIN[0][349]">
<a href="#spartan6-CLK_E-BUFIO2[1]-NEG_EDGE[1]">BUFIO2[1]:  NEG_EDGE bit 1</a>
</td>
</tr>

<tr><td>B350</td>
<td>-</td>
</tr>

<tr><td>B351</td>
<td id="spartan6-CLK_E-bit-MAIN[0][351]" title="MAIN[0][351]">
<a href="#spartan6-CLK_E-BUFIO2[1]-DIVIDE[0]">BUFIO2[1]:  DIVIDE bit 0</a>
</td>
</tr>

<tr><td>B352</td>
<td id="spartan6-CLK_E-bit-MAIN[0][352]" title="MAIN[0][352]">
<a href="#spartan6-CLK_E-BUFIO2[1]-DIVIDE[1]">BUFIO2[1]:  DIVIDE bit 1</a>
</td>
</tr>

<tr><td>B353</td>
<td id="spartan6-CLK_E-bit-MAIN[0][353]" title="MAIN[0][353]">
<a href="#spartan6-CLK_E-BUFIO2[1]-DIVIDE[2]">BUFIO2[1]:  DIVIDE bit 2</a>
</td>
</tr>

<tr><td>B354</td>
<td id="spartan6-CLK_E-bit-MAIN[0][354]" title="MAIN[0][354]">
<a href="#spartan6-CLK_E-BUFIO2[1]-R_EDGE">BUFIO2[1]:  R_EDGE</a>
</td>
</tr>

<tr><td>B355</td>
<td id="spartan6-CLK_E-bit-MAIN[0][355]" title="MAIN[0][355]">
<a href="#spartan6-CLK_E-BUFIO2[1]-ENABLE">BUFIO2[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B356</td>
<td id="spartan6-CLK_E-bit-MAIN[0][356]" title="MAIN[0][356]">
<a href="#spartan6-CLK_E-BUFIO2[1]-ENABLE_2CLK">BUFIO2[1]:  ENABLE_2CLK</a>
</td>
</tr>

<tr><td>B357</td>
<td>-</td>
</tr>

<tr><td>B358</td>
<td>-</td>
</tr>

<tr><td>B359</td>
<td>-</td>
</tr>

<tr><td>B360</td>
<td>-</td>
</tr>

<tr><td>B361</td>
<td>-</td>
</tr>

<tr><td>B362</td>
<td>-</td>
</tr>

<tr><td>B363</td>
<td id="spartan6-CLK_E-bit-MAIN[0][363]" title="MAIN[0][363]">
<a href="#spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[0]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 0</a>
</td>
</tr>

<tr><td>B364</td>
<td id="spartan6-CLK_E-bit-MAIN[0][364]" title="MAIN[0][364]">
<a href="#spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[1]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 1</a>
</td>
</tr>

<tr><td>B365</td>
<td id="spartan6-CLK_E-bit-MAIN[0][365]" title="MAIN[0][365]">
<a href="#spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[2]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 2</a>
</td>
</tr>

<tr><td>B366</td>
<td>-</td>
</tr>

<tr><td>B367</td>
<td id="spartan6-CLK_E-bit-MAIN[0][367]" title="MAIN[0][367]">
<a href="#spartan6-CLK_E-BUFIO2FB[1]-ENABLE">BUFIO2FB[1]:  ENABLE</a>
</td>
</tr>

<tr><td>B368</td>
<td>-</td>
</tr>

<tr><td>B369</td>
<td id="spartan6-CLK_E-bit-MAIN[0][369]" title="MAIN[0][369]">
<a href="#spartan6-CLK_E-BUFIO2[1]-DIVIDE_BYPASS">BUFIO2[1]: ! DIVIDE_BYPASS</a>
</td>
</tr>

<tr><td>B370</td>
<td id="spartan6-CLK_E-bit-MAIN[0][370]" title="MAIN[0][370]">
<a href="#spartan6-CLK_E-BUFIO2FB[1]-DIVIDE_BYPASS[3]">BUFIO2FB[1]: ! DIVIDE_BYPASS bit 3</a>
</td>
</tr>

<tr><td>B371</td>
<td id="spartan6-CLK_E-bit-MAIN[0][371]" title="MAIN[0][371]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-1">CLK_INT: mux CELL[2].DIVCLK_CLKC[1] bit 1</a>
</td>
</tr>

<tr><td>B372</td>
<td id="spartan6-CLK_E-bit-MAIN[0][372]" title="MAIN[0][372]">
<a href="#spartan6-CLK_E-BUFIO2[1]-IOCLK_ENABLE">BUFIO2[1]:  IOCLK_ENABLE</a>
</td>
</tr>

<tr><td>B373</td>
<td id="spartan6-CLK_E-bit-MAIN[0][373]" title="MAIN[0][373]">
<a href="#spartan6-CLK_E-CLK_INT-mux-CELL[2].DIVCLK_CLKC[1]-0">CLK_INT: mux CELL[2].DIVCLK_CLKC[1] bit 0</a>
</td>
</tr>

<tr><td>B374</td>
<td id="spartan6-CLK_E-bit-MAIN[0][374]" title="MAIN[0][374]">
<a href="#spartan6-CLK_E-BUFIO2[1]-CMT_ENABLE">BUFIO2[1]:  CMT_ENABLE</a>
</td>
</tr>

<tr><td>B375</td>
<td>-</td>
</tr>

<tr><td>B376</td>
<td>-</td>
</tr>

<tr><td>B377</td>
<td>-</td>
</tr>

<tr><td>B378</td>
<td>-</td>
</tr>

<tr><td>B379</td>
<td>-</td>
</tr>

<tr><td>B380</td>
<td>-</td>
</tr>

<tr><td>B381</td>
<td>-</td>
</tr>

<tr><td>B382</td>
<td>-</td>
</tr>

<tr><td>B383</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../spartan6/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../spartan6/clock/bufg.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../spartan6/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../spartan6/clock/bufg.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
