
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003807                       # Number of seconds simulated
sim_ticks                                  3806526120                       # Number of ticks simulated
final_tick                               530798964732                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 342031                       # Simulator instruction rate (inst/s)
host_op_rate                                   432395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 322341                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924972                       # Number of bytes of host memory used
host_seconds                                 11808.99                       # Real time elapsed on the host
sim_insts                                  4039038696                       # Number of instructions simulated
sim_ops                                    5106153144                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       331776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       114176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        85120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       181760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               733824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       310144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            310144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          665                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1420                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2423                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2423                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1412311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87159785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1345058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29994803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1277805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22361596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1479564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     47749574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               192780498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1412311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1345058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1277805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1479564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5514740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81476914                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81476914                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81476914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1412311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87159785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1345058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29994803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1277805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22361596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1479564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     47749574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              274257411                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9128361                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144108                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550357                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214082                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300315                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236692                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334598                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9285                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17325792                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144108                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571290                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656218                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127065                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        735906                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1620985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8591701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4935483     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228446      2.66%     60.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260245      3.03%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474079      5.52%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215353      2.51%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328538      3.82%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179899      2.09%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153587      1.79%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1816071     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8591701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344433                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.898018                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472997                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       687743                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489544                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35472                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905944                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535430                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2114                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20627053                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4975                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905944                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151545                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       276821                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330657                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       263634                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19812329                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4289                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141583                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76925                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          957                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27742753                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92290275                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92290275                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10682070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4248                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2591                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           675936                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1846481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13301                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       324316                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18613228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14984836                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29834                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6287235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18822667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8591701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917624                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3101122     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785076     20.78%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1232378     14.34%     71.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       849565      9.89%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       703852      8.19%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382230      4.45%     93.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       376846      4.39%     98.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86381      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74251      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8591701                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108669     77.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15013     10.64%     87.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17449     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12494663     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212330      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493675      9.97%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       782518      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14984836                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.641569                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141132                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009418                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38732339                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24904868                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14551287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125968                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29250                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       721138                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239472                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905944                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          60691                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9098                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18617488                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        66175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1846481                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944689                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2574                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122745                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249537                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14702034                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393978                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282802                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146589                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082029                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            752611                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.610589                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562752                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14551287                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526613                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26719579                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.594074                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356541                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6335870                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216827                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7685757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3126027     40.67%     40.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050647     26.68%     67.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841371     10.95%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420628      5.47%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429243      5.58%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169538      2.21%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184845      2.41%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94980      1.24%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368478      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7685757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368478                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25934669                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38141898                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 536660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.912836                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.912836                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095487                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095487                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66097672                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117903                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19081004                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9128361                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3380311                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2753955                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       223581                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1386621                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1314736                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          360606                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9850                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3478241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18460404                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3380311                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1675342                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3868953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1206452                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        544243                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1706986                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8871101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.578347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5002148     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          269598      3.04%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          282155      3.18%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442252      4.99%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211631      2.39%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          297934      3.36%     73.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          200060      2.26%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147025      1.66%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         2018298     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8871101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370309                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3663063                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       496570                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3701768                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31200                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        978494                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       573374                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1143                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      22059920                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4298                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        978494                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3848391                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107120                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       149813                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3545578                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       241699                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21266540                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139812                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29766482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     99152051                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     99152051                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18163429                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11602999                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3656                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1866                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           634887                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1981274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1022496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11021                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       387614                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19933483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15820346                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27935                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6872762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     21242628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8871101                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783358                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926998                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3082567     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1909215     21.52%     56.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1277144     14.40%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846553      9.54%     80.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       766550      8.64%     88.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       433462      4.89%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       387763      4.37%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85680      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        82167      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8871101                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         119906     78.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17326     11.27%     89.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16492     10.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13208277     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210512      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1786      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1567762      9.91%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       832009      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15820346                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733098                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             153724                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009717                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40693446                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26810045                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15370980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15974070                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22401                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       792640                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       270176                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        978494                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62715                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13316                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19937162                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48671                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1981274                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1022496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1859                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       126413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       260732                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15536112                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1463452                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284228                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2267666                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2208557                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            804214                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701961                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15382673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15370980                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         10096074                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28710220                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683871                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351654                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10584122                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13031393                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6905782                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3642                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       225599                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7892607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3029223     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2231055     28.27%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       885729     11.22%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       443937      5.62%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       411991      5.22%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       188071      2.38%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       203856      2.58%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       104346      1.32%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       394399      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7892607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10584122                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13031393                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1940950                       # Number of memory references committed
system.switch_cpus1.commit.loads              1188630                       # Number of loads committed
system.switch_cpus1.commit.membars               1814                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1881607                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11739374                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       268671                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       394399                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27435201                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40853948                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 257260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10584122                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13031393                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10584122                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862458                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862458                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159477                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159477                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69753488                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21317641                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20301549                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3628                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9128361                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3336644                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2715765                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       226506                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1406493                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1306632                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          353637                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10026                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3506283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18213167                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3336644                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1660269                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4041754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1161397                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        616388                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1717836                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9097293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.477180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.313710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5055539     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          417500      4.59%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          419513      4.61%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          520538      5.72%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          159153      1.75%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          206473      2.27%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          171542      1.89%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          157013      1.73%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1990022     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9097293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365525                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995229                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3675505                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       588068                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3865176                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        36025                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        932515                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       567071                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21727325                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        932515                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3843138                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          50025                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       346382                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3731278                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       193952                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20973009                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        120387                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29443207                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97727439                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97727439                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18314019                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11129071                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3959                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2139                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           529852                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1941905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1006181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9462                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       306950                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19721484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3972                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15894921                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        33041                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6556649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19796908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9097293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747214                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908956                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3305630     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1869121     20.55%     56.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1245474     13.69%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       866459      9.52%     80.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       863511      9.49%     89.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414185      4.55%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       394484      4.34%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        63830      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74599      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9097293                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         101103     75.82%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16333     12.25%     88.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15905     11.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13284578     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198967      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1817      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1573235      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       836324      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15894921                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741268                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             133341                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008389                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41053516                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26282231                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15452016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16028262                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19434                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       746781                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       247343                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        932515                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26599                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4429                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19725461                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1941905                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1006181                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2122                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       139157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       126427                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       265584                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15619474                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1467522                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       275446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2275255                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2231072                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            807733                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711093                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15469952                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15452016                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10031419                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28315230                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692748                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354276                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10652881                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13131500                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6593927                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       228160                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8164778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.608311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.155157                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3281971     40.20%     40.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2198793     26.93%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       895649     10.97%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       486674      5.96%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       426849      5.23%     89.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174156      2.13%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193907      2.37%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114463      1.40%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       392316      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8164778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10652881                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13131500                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1953948                       # Number of memory references committed
system.switch_cpus2.commit.loads              1195113                       # Number of loads committed
system.switch_cpus2.commit.membars               1846                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1905506                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11821049                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       271417                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       392316                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27497707                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40384353                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10652881                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13131500                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10652881                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856891                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856891                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167009                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167009                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        70115215                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21477232                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20060314                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3710                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 9128361                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3213819                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2616600                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215104                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304048                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1241885                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339790                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9519                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3202540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17731802                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3213819                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1581675                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3901819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1158352                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        747121                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1568516                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        91791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8790696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4888877     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          339598      3.86%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          277606      3.16%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          667894      7.60%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          181729      2.07%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          241836      2.75%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165669      1.88%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           98457      1.12%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1929030     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8790696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352070                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.942496                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3343027                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       732647                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3752051                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24100                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        938861                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       546053                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21250346                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1704                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        938861                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3588918                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         112440                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       265910                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3525179                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       359379                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20493540                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        143500                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       117122                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28638416                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95686675                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95686675                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17578593                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11059788                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4344                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2625                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1008864                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1932115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1000750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20569                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       309468                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19351734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15347174                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31402                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6665374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20529530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8790696                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.745843                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896181                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3132385     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1868887     21.26%     56.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1197630     13.62%     70.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       902743     10.27%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       785522      8.94%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       409741      4.66%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348408      3.96%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        69483      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75897      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8790696                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          91132     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20599     15.65%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19913     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12755021     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214151      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1531803      9.98%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       844486      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15347174                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.681263                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             131646                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008578                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39648086                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26021650                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14955604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15478820                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        59199                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       767334                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       253877                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        938861                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61845                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8408                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19356090                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1932115                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1000750                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2605                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       124312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253012                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15105978                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1436959                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       241190                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2259407                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2128952                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            822448                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.654840                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14966036                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14955604                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9729705                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27639412                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.638367                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352023                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10302278                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12662203                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6694001                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3506                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218656                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7851835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.612643                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3099580     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2152348     27.41%     66.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       869223     11.07%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       499713      6.36%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       397593      5.06%     89.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165322      2.11%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       196139      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96882      1.23%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375035      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7851835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10302278                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12662203                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1911654                       # Number of memory references committed
system.switch_cpus3.commit.loads              1164781                       # Number of loads committed
system.switch_cpus3.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1816171                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11412644                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258116                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375035                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26832822                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39651879                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 337665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10302278                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12662203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10302278                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.886053                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.886053                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.128601                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.128601                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67961104                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20645993                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19589339                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3500                       # number of misc regfile writes
system.l20.replacements                          2635                       # number of replacements
system.l20.tagsinuse                      4094.520560                       # Cycle average of tags in use
system.l20.total_refs                          343171                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6731                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.983658                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           44.250528                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    36.105934                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   986.084819                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3028.079279                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010803                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008815                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.240743                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.739277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999639                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4923                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4927                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1626                       # number of Writeback hits
system.l20.Writeback_hits::total                 1626                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4985                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4985                       # number of overall hits
system.l20.overall_hits::total                   4989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2592                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2634                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2592                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2634                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2592                       # number of overall misses
system.l20.overall_misses::total                 2634                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     15950860                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    437136681                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      453087541                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     15950860                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    437136681                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       453087541                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     15950860                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    437136681                       # number of overall miss cycles
system.l20.overall_miss_latency::total      453087541                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7561                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1626                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1626                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7577                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7623                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7577                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7623                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.344910                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.348367                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342088                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.345533                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342088                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.345533                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 379782.380952                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168648.410880                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 172015.011769                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 379782.380952                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168648.410880                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 172015.011769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 379782.380952                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168648.410880                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 172015.011769                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 550                       # number of writebacks
system.l20.writebacks::total                      550                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2592                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2634                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2592                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2634                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2592                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2634                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     15473133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    407630547                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    423103680                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     15473133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    407630547                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    423103680                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     15473133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    407630547                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    423103680                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.344910                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.348367                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342088                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.345533                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342088                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.345533                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 368407.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157264.871528                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160631.617312                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 368407.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157264.871528                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160631.617312                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 368407.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157264.871528                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160631.617312                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           934                       # number of replacements
system.l21.tagsinuse                      4094.057407                       # Cycle average of tags in use
system.l21.total_refs                          293405                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5027                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.365825                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.597109                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.259046                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   419.821249                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3546.380004                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022118                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009096                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.102495                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.865815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999526                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3679                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3681                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1106                       # number of Writeback hits
system.l21.Writeback_hits::total                 1106                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3735                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3737                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3735                       # number of overall hits
system.l21.overall_hits::total                   3737                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          892                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  932                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          892                       # number of demand (read+write) misses
system.l21.demand_misses::total                   932                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          892                       # number of overall misses
system.l21.overall_misses::total                  932                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15324490                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    137471920                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      152796410                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15324490                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    137471920                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       152796410                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15324490                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    137471920                       # number of overall miss cycles
system.l21.overall_miss_latency::total      152796410                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4571                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4613                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1106                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1106                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4627                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4669                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4627                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4669                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.195143                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.202038                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.192781                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.199614                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.192781                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.199614                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 383112.250000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 154116.502242                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 163944.645923                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 383112.250000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 154116.502242                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 163944.645923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 383112.250000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 154116.502242                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 163944.645923                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 513                       # number of writebacks
system.l21.writebacks::total                      513                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          892                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             932                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          892                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              932                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          892                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             932                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14858540                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    126934572                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    141793112                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14858540                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    126934572                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    141793112                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14858540                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    126934572                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    141793112                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.195143                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.202038                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.192781                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.199614                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.192781                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.199614                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 371463.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142303.331839                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152138.532189                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 371463.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142303.331839                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152138.532189                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 371463.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142303.331839                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152138.532189                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           703                       # number of replacements
system.l22.tagsinuse                      4094.581751                       # Cycle average of tags in use
system.l22.total_refs                          278696                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4796                       # Sample count of references to valid blocks.
system.l22.avg_refs                         58.110092                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          115.523556                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.768718                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   334.898056                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3609.391420                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028204                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008488                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.081762                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.881199                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999654                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3376                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3377                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1046                       # number of Writeback hits
system.l22.Writeback_hits::total                 1046                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   40                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3416                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3417                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3416                       # number of overall hits
system.l22.overall_hits::total                   3417                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          665                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  703                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          665                       # number of demand (read+write) misses
system.l22.demand_misses::total                   703                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          665                       # number of overall misses
system.l22.overall_misses::total                  703                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13556941                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    107942667                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      121499608                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13556941                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    107942667                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       121499608                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13556941                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    107942667                       # number of overall miss cycles
system.l22.overall_miss_latency::total      121499608                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4041                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4080                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1046                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1046                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               40                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4081                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4120                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4081                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4120                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.164563                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.172304                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.162950                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.170631                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.162950                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.170631                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 356761.605263                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162319.800000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 172830.167852                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 356761.605263                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162319.800000                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 172830.167852                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 356761.605263                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162319.800000                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 172830.167852                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 416                       # number of writebacks
system.l22.writebacks::total                      416                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          665                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             703                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          665                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              703                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          665                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             703                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13125433                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    100366295                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    113491728                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13125433                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    100366295                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    113491728                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13125433                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    100366295                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    113491728                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.164563                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.172304                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.162950                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.170631                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.162950                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.170631                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 345406.131579                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150926.759398                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 161439.157895                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 345406.131579                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 150926.759398                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 161439.157895                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 345406.131579                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 150926.759398                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 161439.157895                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1463                       # number of replacements
system.l23.tagsinuse                      4094.320541                       # Cycle average of tags in use
system.l23.total_refs                          350649                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5556                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.111771                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          158.135885                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    39.462266                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   712.386056                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3184.336334                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.038607                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009634                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.173922                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.777426                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999590                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4396                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4398                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2613                       # number of Writeback hits
system.l23.Writeback_hits::total                 2613                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           56                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4452                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4454                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4452                       # number of overall hits
system.l23.overall_hits::total                   4454                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1415                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1459                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1420                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1420                       # number of overall misses
system.l23.overall_misses::total                 1464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     16281385                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    206080080                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      222361465                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       943172                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       943172                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     16281385                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    207023252                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       223304637                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     16281385                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    207023252                       # number of overall miss cycles
system.l23.overall_miss_latency::total      223304637                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5811                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5857                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2613                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2613                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           61                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5872                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5918                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5872                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5918                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243504                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.249104                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.081967                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.081967                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241826                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.247381                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.956522                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241826                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.247381                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 370031.477273                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145639.632509                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152406.761480                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 188634.400000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 188634.400000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 370031.477273                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145791.022535                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152530.489754                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 370031.477273                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145791.022535                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152530.489754                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 944                       # number of writebacks
system.l23.writebacks::total                      944                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1415                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1459                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1420                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1420                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     15775925                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    189890709                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    205666634                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       886460                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       886460                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     15775925                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    190777169                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    206553094                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     15775925                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    190777169                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    206553094                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243504                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.249104                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.081967                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.081967                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241826                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.247381                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.956522                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241826                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.247381                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 358543.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134198.380919                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140964.108293                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       177292                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       177292                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 358543.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134350.119014                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141088.178962                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 358543.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134350.119014                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141088.178962                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.913293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629641                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933647.955598                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.913293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068771                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825182                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620914                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620914                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620914                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620914                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620914                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     26749296                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     26749296                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     26749296                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     26749296                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     26749296                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     26749296                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1620985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1620985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1620985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1620985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1620985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1620985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 376750.647887                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 376750.647887                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 376750.647887                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 376750.647887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 376750.647887                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 376750.647887                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     16143063                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     16143063                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     16143063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     16143063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     16143063                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     16143063                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 350936.152174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 350936.152174                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 350936.152174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 350936.152174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 350936.152174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 350936.152174                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581602                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21011.311375                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.701365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.298635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.889458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.110542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086730                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086730                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701530                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701530                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2512                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2512                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788260                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788260                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15055                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          249                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15304                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15304                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15304                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15304                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1129847015                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1129847015                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10297706                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10297706                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1140144721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1140144721                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1140144721                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1140144721                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101785                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803564                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803564                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803564                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803564                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013664                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000355                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000355                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008485                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008485                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008485                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008485                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 75047.958486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75047.958486                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41356.248996                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41356.248996                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 74499.785742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74499.785742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 74499.785742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74499.785742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1626                       # number of writebacks
system.cpu0.dcache.writebacks::total             1626                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7540                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7727                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7727                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7727                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    481811364                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    481811364                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1763228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1763228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    483574592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    483574592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    483574592                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    483574592                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004201                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004201                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 64113.288623                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64113.288623                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28439.161290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28439.161290                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 63821.379438                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63821.379438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 63821.379438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63821.379438                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.179492                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999732187                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1983595.609127                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.179492                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062788                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803172                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1706929                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1706929                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1706929                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1706929                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1706929                       # number of overall hits
system.cpu1.icache.overall_hits::total        1706929                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     21983281                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21983281                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     21983281                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21983281                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     21983281                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21983281                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1706986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1706986                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1706986                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1706986                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1706986                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1706986                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 385671.596491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 385671.596491                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 385671.596491                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 385671.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 385671.596491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 385671.596491                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15437024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15437024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15437024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15437024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15437024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15437024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 367548.190476                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 367548.190476                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 367548.190476                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 367548.190476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 367548.190476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 367548.190476                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4627                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153143243                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4883                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31362.531845                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.126276                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.873724                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875493                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124507                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1145725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1145725                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       748486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        748486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1814                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1814                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1894211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1894211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1894211                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1894211                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11439                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          180                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          180                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11619                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    730250720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    730250720                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5751084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5751084                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    736001804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    736001804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    736001804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    736001804                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1157164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1157164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       748666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       748666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1814                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1814                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1905830                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1905830                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1905830                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1905830                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009885                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006097                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006097                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006097                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006097                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 63838.685200                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63838.685200                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31950.466667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31950.466667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 63344.677167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63344.677167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 63344.677167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63344.677167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1106                       # number of writebacks
system.cpu1.dcache.writebacks::total             1106                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6868                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4571                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4627                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    167440906                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    167440906                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1231425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1231425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    168672331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    168672331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    168672331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    168672331                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002428                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36631.132356                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36631.132356                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21989.732143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21989.732143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36453.929328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36453.929328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36453.929328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36453.929328                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.709847                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003033352                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1978369.530572                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.709847                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057227                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807227                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1717783                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1717783                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1717783                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1717783                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1717783                       # number of overall hits
system.cpu2.icache.overall_hits::total        1717783                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     23459925                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     23459925                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     23459925                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     23459925                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     23459925                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     23459925                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1717836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1717836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1717836                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1717836                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1717836                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1717836                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 442640.094340                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 442640.094340                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 442640.094340                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 442640.094340                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 442640.094340                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 442640.094340                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13659200                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13659200                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13659200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13659200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13659200                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13659200                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 350235.897436                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 350235.897436                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 350235.897436                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 350235.897436                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 350235.897436                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 350235.897436                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4081                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148218320                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4337                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34175.310122                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.713010                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.286990                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.858254                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.141746                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1150347                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1150347                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       754839                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        754839                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2058                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2058                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1855                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1855                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1905186                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1905186                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1905186                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1905186                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7874                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7874                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8044                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8044                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8044                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    358010029                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    358010029                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5849588                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5849588                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    363859617                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    363859617                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    363859617                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    363859617                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1158221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1158221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       755009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       755009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1913230                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1913230                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1913230                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1913230                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006798                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006798                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004204                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45467.364618                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45467.364618                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34409.341176                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34409.341176                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45233.666957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45233.666957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45233.666957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45233.666957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu2.dcache.writebacks::total             1046                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3833                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3963                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3963                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3963                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3963                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4041                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4041                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4081                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4081                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4081                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4081                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    138816057                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    138816057                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       984443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       984443                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    139800500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    139800500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    139800500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    139800500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 34351.907201                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 34351.907201                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24611.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24611.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 34256.432247                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34256.432247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 34256.432247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34256.432247                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.688076                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999753427                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1922602.744231                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.688076                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065205                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.824821                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1568454                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1568454                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1568454                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1568454                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1568454                       # number of overall hits
system.cpu3.icache.overall_hits::total        1568454                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           62                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           62                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           62                       # number of overall misses
system.cpu3.icache.overall_misses::total           62                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27398216                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27398216                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27398216                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27398216                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27398216                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27398216                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1568516                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1568516                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1568516                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1568516                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1568516                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1568516                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 441906.709677                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 441906.709677                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 441906.709677                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 441906.709677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 441906.709677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 441906.709677                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     16413604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     16413604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     16413604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     16413604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     16413604                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     16413604                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 356817.478261                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 356817.478261                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 356817.478261                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 356817.478261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 356817.478261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 356817.478261                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5872                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157474608                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6128                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25697.553525                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.273368                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.726632                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883880                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116120                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1090537                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1090537                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       742559                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        742559                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1937                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1937                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1750                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1750                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1833096                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1833096                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1833096                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1833096                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14614                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14614                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          624                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          624                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15238                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15238                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15238                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15238                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    967014541                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    967014541                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     72382535                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     72382535                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1039397076                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1039397076                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1039397076                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1039397076                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1105151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1105151                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       743183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       743183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1848334                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1848334                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1848334                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1848334                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013224                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013224                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000840                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000840                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008244                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008244                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008244                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008244                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66170.421582                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66170.421582                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 115997.652244                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 115997.652244                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68210.859430                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68210.859430                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68210.859430                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68210.859430                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       291065                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 72766.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2613                       # number of writebacks
system.cpu3.dcache.writebacks::total             2613                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8803                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8803                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          563                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          563                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9366                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9366                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9366                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9366                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5811                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5811                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           61                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5872                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5872                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5872                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5872                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    245319009                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    245319009                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2175672                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2175672                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    247494681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    247494681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    247494681                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    247494681                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42216.315436                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42216.315436                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 35666.754098                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 35666.754098                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42148.276737                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42148.276737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42148.276737                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42148.276737                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
