/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  reg [16:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  reg [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  reg [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[47]);
  assign celloutsig_1_1z = in_data[96] | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_29z = celloutsig_0_24z | ~(celloutsig_0_8z);
  assign celloutsig_1_14z = ~(celloutsig_1_9z[0] ^ celloutsig_1_11z);
  assign celloutsig_0_15z = ~(celloutsig_0_6z ^ celloutsig_0_9z[2]);
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { in_data[41:39], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[59:57] & in_data[6:4];
  assign celloutsig_0_37z = celloutsig_0_26z[5:1] & { celloutsig_0_5z, celloutsig_0_28z };
  assign celloutsig_1_2z = celloutsig_1_0z & { in_data[188:187], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] & { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[1:0], celloutsig_1_8z } / { 1'h1, celloutsig_1_3z[3], celloutsig_1_7z };
  assign celloutsig_0_19z = { in_data[72:46], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, in_data[55:45], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_14z } == { celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z[2:1], celloutsig_0_8z } == { in_data[78:77], celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[12:1] > { in_data[64:56], celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_37z[2:1], celloutsig_0_32z, celloutsig_0_3z, _00_, celloutsig_0_32z } || celloutsig_0_22z[14:2];
  assign celloutsig_1_11z = { in_data[171:170], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z } < { celloutsig_1_3z[5:1], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_24z = { celloutsig_0_9z[5], celloutsig_0_9z[5], celloutsig_0_9z[3:1] } < { celloutsig_0_20z[7:4], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[132:130] % { 1'h1, in_data[120:119] };
  assign celloutsig_1_8z = { celloutsig_1_0z[1:0], celloutsig_1_1z } !== celloutsig_1_0z;
  assign celloutsig_0_8z = { in_data[77:73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } !== { in_data[58:51], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[95:68] !== { in_data[64:40], celloutsig_0_0z };
  assign celloutsig_0_6z = & { celloutsig_0_1z, in_data[67:63] };
  assign celloutsig_0_41z = celloutsig_0_14z & _00_[6];
  assign celloutsig_1_6z = in_data[135] & celloutsig_1_0z[0];
  assign celloutsig_1_19z = celloutsig_1_4z[2] & celloutsig_1_11z;
  assign celloutsig_0_7z = celloutsig_0_3z & celloutsig_0_5z[2];
  assign celloutsig_0_14z = celloutsig_0_1z & celloutsig_0_12z;
  assign celloutsig_0_28z = celloutsig_0_14z & celloutsig_0_18z[7];
  assign celloutsig_1_5z = | celloutsig_1_4z;
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_9z[5], celloutsig_0_9z[3:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_42z = ^ { celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { in_data[95:86], celloutsig_0_1z };
  assign celloutsig_0_12z = ^ { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[5:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_14z } ~^ { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_9z[5], celloutsig_0_9z[5], celloutsig_0_9z[3:0] } ~^ { celloutsig_0_9z[5], celloutsig_0_9z[3:1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ^ in_data[146:137];
  assign celloutsig_0_5z = in_data[21:18] ^ { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_10z = { in_data[124:122], celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { in_data[64], celloutsig_0_12z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_22z = { celloutsig_0_19z[30:18], celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_19z[20:18], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_7z = ~((celloutsig_1_6z & in_data[171]) | (celloutsig_1_4z[0] & celloutsig_1_2z[0]));
  assign { celloutsig_0_9z[0], celloutsig_0_9z[5], celloutsig_0_9z[3:1] } = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_5z[3:1] };
  assign celloutsig_0_9z[4] = celloutsig_0_9z[5];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
