14:20:57
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blinker_syn.prj" -log "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M2TPG58

# Sun Dec 05 14:21:05 2021

#Implementation: Blinker_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Top entity is set to counter.
@E: CD200 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":31:3:31:10|Misspelled variable, signal or procedure name?
1 error parsing file C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 05 14:21:06 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 05 14:21:06 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "Blinker_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 8 seconds
Current Implementation Blinker_Implmnt its sbt path: C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blinker_syn.prj" -log "Blinker_Implmnt/Blinker.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blinker_Implmnt/Blinker.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M2TPG58

# Sun Dec 05 15:33:29 2021

#Implementation: Blinker_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Top entity is set to counter.

File Dependency file is up to date.  It will not be rewritten.

@W: CD266 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":57:23:57:29|clk_2hz is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Synthesizing work.counter.counter_arch.
Post processing for work.counter.counter_arch

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 05 15:33:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Selected library: work cell: counter view counter_arch as top level
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Selected library: work cell: counter view counter_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 05 15:33:29 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 05 15:33:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\synwork\Blinker_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Selected library: work cell: counter view counter_arch as top level
@N: NF107 :"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker.vhd":7:7:7:13|Selected library: work cell: counter view counter_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 05 15:33:30 2021

###########################################################]
# Sun Dec 05 15:33:30 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\Blinker_scck.rpt 
Printing clock  summary report in "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\Blinker_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz                  1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     33   
counter|clk_1Khz_derived_clock     1.0 MHz       1000.000      derived (from counter|clk_1MHz_derived_clock)     Autoconstr_clkgroup_0     33   
counter|clk_1MHz_derived_clock     1.0 MHz       1000.000      derived (from counter|CLK_27mhz)                  Autoconstr_clkgroup_0     33   
================================================================================================================================================

@W: MT529 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":28:3:28:4|Found inferred clock counter|CLK_27mhz which controls 33 sequential elements including counter_1[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\Blinker.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 05 15:33:30 2021

###########################################################]
Map & Optimize Report

# Sun Dec 05 15:33:30 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":54:3:54:4|User-specified initial value defined for instance counter_3[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":41:3:41:4|User-specified initial value defined for instance counter_2[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":28:3:28:4|User-specified initial value defined for instance counter_1[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":41:3:41:4|User-specified initial value defined for instance clk_1Khz is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":28:3:28:4|User-specified initial value defined for instance clk_1MHz is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.10ns		 141 /        99
   2		0h:00m:00s		    -2.10ns		 141 /        99

   3		0h:00m:00s		    -2.10ns		 141 /        99

   4		0h:00m:00s		    -2.10ns		 141 /        99
@N: FX1016 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd":9:2:9:10|SB_GB_IO inserted on the port CLK_27mhz.
@N: FX1017 :|SB_GB inserted on the net clk_1Khz_cnv_0.
@N: FX1017 :|SB_GB inserted on the net N_67.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock counter|clk_1MHz_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock counter|clk_1Khz_derived_clock has lost its master clock counter|clk_1MHz_derived_clock and is being removed
@N: MT611 :|Automatically generated clock counter|clk_1Khz_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
66 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
@K:CKID0001       CLK_27mhz_ibuf_gb_io     SB_GB_IO               99         counter_2[10]  
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\synwork\Blinker_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\Blinker.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock counter|CLK_27mhz with period 8.77ns. Please declare a user-defined clock on object "p:CLK_27mhz"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 05 15:33:31 2021
#


Top view:               counter
Requested Frequency:    114.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.548

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz     114.0 MHz     96.9 MHz      8.774         10.323        -1.548     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz  counter|CLK_27mhz  |  8.774       -1.548  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter|CLK_27mhz
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                   Arrival           
Instance         Reference             Type        Pin     Net              Time        Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
counter_1[1]     counter|CLK_27mhz     SB_DFF      Q       counter_1[1]     0.796       -1.548
counter_2[1]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[1]     0.796       -1.548
counter_3[1]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[1]     0.796       -1.548
counter_1[0]     counter|CLK_27mhz     SB_DFF      Q       counter_1[0]     0.796       -1.440
counter_2[0]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[0]     0.796       -1.355
counter_3[0]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[0]     0.796       -1.355
counter_1[2]     counter|CLK_27mhz     SB_DFF      Q       counter_1[2]     0.796       -1.348
counter_2[2]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[2]     0.796       -1.348
counter_3[2]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[2]     0.796       -1.348
counter_1[3]     counter|CLK_27mhz     SB_DFF      Q       counter_1[3]     0.796       -1.244
==============================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                     Required           
Instance          Reference             Type        Pin     Net                Time         Slack 
                  Clock                                                                           
--------------------------------------------------------------------------------------------------
counter_1[31]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[1]     8.619        -1.548
counter_2[31]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[1]     8.619        -1.548
counter_3[31]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[1]     8.619        -1.548
clk_2Hz           counter|CLK_27mhz     SB_DFF      D       clk_2Hz_0          8.619        -1.440
counter_1[30]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[2]     8.619        -1.348
counter_2[30]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[2]     8.619        -1.348
counter_3[30]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[2]     8.619        -1.348
counter_1[29]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[3]     8.619        -1.148
counter_2[29]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[3]     8.619        -1.148
counter_3[29]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[3]     8.619        -1.148
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_1[1] / Q
    Ending point:                            counter_1[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_1[1]             SB_DFF       Q        Out     0.796     0.796       -         
counter_1[1]             Net          -        -       0.834     -           3         
counter_1_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_1_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_1_1_cry_1        Net          -        -       0.014     -           2         
counter_1_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_1_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_1_1_cry_2        Net          -        -       0.014     -           2         
counter_1_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_1_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_1_1_cry_3        Net          -        -       0.014     -           2         
counter_1_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_1_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_1_1_cry_4        Net          -        -       0.014     -           2         
counter_1_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_1_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_1_1_cry_5        Net          -        -       0.014     -           2         
counter_1_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_1_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_1_1_cry_6        Net          -        -       0.014     -           2         
counter_1_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_1_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_1_1_cry_7        Net          -        -       0.014     -           2         
counter_1_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_1_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_1_1_cry_8        Net          -        -       0.014     -           2         
counter_1_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_1_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_1_1_cry_9        Net          -        -       0.014     -           2         
counter_1_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_1_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_1_1_cry_10       Net          -        -       0.014     -           2         
counter_1_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_1_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_1_1_cry_11       Net          -        -       0.014     -           2         
counter_1_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_1_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_1_1_cry_12       Net          -        -       0.014     -           2         
counter_1_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_1_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_1_1_cry_13       Net          -        -       0.014     -           2         
counter_1_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_1_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_1_1_cry_14       Net          -        -       0.014     -           2         
counter_1_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_1_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_1_1_cry_15       Net          -        -       0.014     -           2         
counter_1_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_1_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_1_1_cry_16       Net          -        -       0.014     -           2         
counter_1_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_1_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_1_1_cry_17       Net          -        -       0.014     -           2         
counter_1_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_1_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_1_1_cry_18       Net          -        -       0.014     -           2         
counter_1_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_1_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_1_1_cry_19       Net          -        -       0.014     -           2         
counter_1_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_1_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_1_1_cry_20       Net          -        -       0.014     -           2         
counter_1_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_1_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_1_1_cry_21       Net          -        -       0.014     -           2         
counter_1_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_1_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_1_1_cry_22       Net          -        -       0.014     -           2         
counter_1_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_1_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_1_1_cry_23       Net          -        -       0.014     -           2         
counter_1_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_1_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_1_1_cry_24       Net          -        -       0.014     -           2         
counter_1_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_1_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_1_1_cry_25       Net          -        -       0.014     -           2         
counter_1_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_1_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_1_1_cry_26       Net          -        -       0.014     -           2         
counter_1_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_1_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_1_1_cry_27       Net          -        -       0.014     -           2         
counter_1_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_1_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_1_1_cry_28       Net          -        -       0.014     -           2         
counter_1_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_1_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_1_1_cry_29       Net          -        -       0.014     -           2         
counter_1_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_1_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_1_1_cry_30       Net          -        -       0.386     -           1         
counter_1_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_1_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_1_1[1]           Net          -        -       1.507     -           1         
counter_1[31]            SB_DFF       D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_2[1] / Q
    Ending point:                            counter_2[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_2[1]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_2[1]             Net          -        -       0.834     -           3         
counter_2_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_2_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_2_1_cry_1        Net          -        -       0.014     -           2         
counter_2_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_2_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_2_1_cry_2        Net          -        -       0.014     -           2         
counter_2_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_2_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_2_1_cry_3        Net          -        -       0.014     -           2         
counter_2_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_2_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_2_1_cry_4        Net          -        -       0.014     -           2         
counter_2_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_2_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_2_1_cry_5        Net          -        -       0.014     -           2         
counter_2_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_2_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_2_1_cry_6        Net          -        -       0.014     -           2         
counter_2_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_2_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_2_1_cry_7        Net          -        -       0.014     -           2         
counter_2_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_2_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_2_1_cry_8        Net          -        -       0.014     -           2         
counter_2_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_2_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_2_1_cry_9        Net          -        -       0.014     -           2         
counter_2_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_2_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_2_1_cry_10       Net          -        -       0.014     -           2         
counter_2_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_2_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_2_1_cry_11       Net          -        -       0.014     -           2         
counter_2_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_2_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_2_1_cry_12       Net          -        -       0.014     -           2         
counter_2_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_2_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_2_1_cry_13       Net          -        -       0.014     -           2         
counter_2_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_2_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_2_1_cry_14       Net          -        -       0.014     -           2         
counter_2_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_2_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_2_1_cry_15       Net          -        -       0.014     -           2         
counter_2_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_2_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_2_1_cry_16       Net          -        -       0.014     -           2         
counter_2_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_2_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_2_1_cry_17       Net          -        -       0.014     -           2         
counter_2_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_2_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_2_1_cry_18       Net          -        -       0.014     -           2         
counter_2_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_2_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_2_1_cry_19       Net          -        -       0.014     -           2         
counter_2_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_2_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_2_1_cry_20       Net          -        -       0.014     -           2         
counter_2_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_2_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_2_1_cry_21       Net          -        -       0.014     -           2         
counter_2_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_2_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_2_1_cry_22       Net          -        -       0.014     -           2         
counter_2_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_2_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_2_1_cry_23       Net          -        -       0.014     -           2         
counter_2_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_2_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_2_1_cry_24       Net          -        -       0.014     -           2         
counter_2_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_2_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_2_1_cry_25       Net          -        -       0.014     -           2         
counter_2_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_2_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_2_1_cry_26       Net          -        -       0.014     -           2         
counter_2_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_2_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_2_1_cry_27       Net          -        -       0.014     -           2         
counter_2_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_2_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_2_1_cry_28       Net          -        -       0.014     -           2         
counter_2_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_2_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_2_1_cry_29       Net          -        -       0.014     -           2         
counter_2_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_2_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_2_1_cry_30       Net          -        -       0.386     -           1         
counter_2_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_2_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_2_1[1]           Net          -        -       1.507     -           1         
counter_2[31]            SB_DFFE      D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_3[1] / Q
    Ending point:                            counter_3[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_3[1]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_3[1]             Net          -        -       0.834     -           3         
counter_3_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_3_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_3_1_cry_1        Net          -        -       0.014     -           2         
counter_3_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_3_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_3_1_cry_2        Net          -        -       0.014     -           2         
counter_3_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_3_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_3_1_cry_3        Net          -        -       0.014     -           2         
counter_3_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_3_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_3_1_cry_4        Net          -        -       0.014     -           2         
counter_3_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_3_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_3_1_cry_5        Net          -        -       0.014     -           2         
counter_3_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_3_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_3_1_cry_6        Net          -        -       0.014     -           2         
counter_3_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_3_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_3_1_cry_7        Net          -        -       0.014     -           2         
counter_3_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_3_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_3_1_cry_8        Net          -        -       0.014     -           2         
counter_3_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_3_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_3_1_cry_9        Net          -        -       0.014     -           2         
counter_3_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_3_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_3_1_cry_10       Net          -        -       0.014     -           2         
counter_3_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_3_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_3_1_cry_11       Net          -        -       0.014     -           2         
counter_3_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_3_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_3_1_cry_12       Net          -        -       0.014     -           2         
counter_3_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_3_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_3_1_cry_13       Net          -        -       0.014     -           2         
counter_3_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_3_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_3_1_cry_14       Net          -        -       0.014     -           2         
counter_3_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_3_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_3_1_cry_15       Net          -        -       0.014     -           2         
counter_3_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_3_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_3_1_cry_16       Net          -        -       0.014     -           2         
counter_3_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_3_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_3_1_cry_17       Net          -        -       0.014     -           2         
counter_3_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_3_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_3_1_cry_18       Net          -        -       0.014     -           2         
counter_3_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_3_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_3_1_cry_19       Net          -        -       0.014     -           2         
counter_3_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_3_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_3_1_cry_20       Net          -        -       0.014     -           2         
counter_3_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_3_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_3_1_cry_21       Net          -        -       0.014     -           2         
counter_3_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_3_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_3_1_cry_22       Net          -        -       0.014     -           2         
counter_3_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_3_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_3_1_cry_23       Net          -        -       0.014     -           2         
counter_3_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_3_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_3_1_cry_24       Net          -        -       0.014     -           2         
counter_3_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_3_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_3_1_cry_25       Net          -        -       0.014     -           2         
counter_3_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_3_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_3_1_cry_26       Net          -        -       0.014     -           2         
counter_3_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_3_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_3_1_cry_27       Net          -        -       0.014     -           2         
counter_3_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_3_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_3_1_cry_28       Net          -        -       0.014     -           2         
counter_3_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_3_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_3_1_cry_29       Net          -        -       0.014     -           2         
counter_3_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_3_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_3_1_cry_30       Net          -        -       0.386     -           1         
counter_3_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_3_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_3_1[1]           Net          -        -       1.507     -           1         
counter_3[31]            SB_DFFE      D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.440

    Number of logic level(s):                11
    Starting point:                          counter_1[0] / Q
    Ending point:                            clk_2Hz / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_1[0]              SB_DFF       Q        Out     0.796     0.796       -         
counter_1[0]              Net          -        -       1.599     -           4         
un4_counter_1_0_c_RNO     SB_LUT4      I0       In      -         2.395       -         
un4_counter_1_0_c_RNO     SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_1_0_and       Net          -        -       0.905     -           1         
un4_counter_1_0_c         SB_CARRY     I0       In      -         3.961       -         
un4_counter_1_0_c         SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_1_0           Net          -        -       0.014     -           1         
un4_counter_1_1_c         SB_CARRY     CI       In      -         4.355       -         
un4_counter_1_1_c         SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1_1           Net          -        -       0.014     -           1         
un4_counter_1_2_c         SB_CARRY     CI       In      -         4.555       -         
un4_counter_1_2_c         SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_1_2           Net          -        -       0.014     -           1         
un4_counter_1_3_c         SB_CARRY     CI       In      -         4.755       -         
un4_counter_1_3_c         SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_1_3           Net          -        -       0.014     -           1         
un4_counter_1_4_c         SB_CARRY     CI       In      -         4.955       -         
un4_counter_1_4_c         SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_1_4           Net          -        -       0.014     -           1         
un4_counter_1_5_c         SB_CARRY     CI       In      -         5.155       -         
un4_counter_1_5_c         SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_1_5           Net          -        -       0.014     -           1         
un4_counter_1_6_c         SB_CARRY     CI       In      -         5.355       -         
un4_counter_1_6_c         SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_1_6           Net          -        -       0.014     -           1         
un4_counter_1_7_c         SB_CARRY     CI       In      -         5.555       -         
un4_counter_1_7_c         SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_1_7           Net          -        -       0.386     -           9         
clk_2Hz_RNO_0             SB_LUT4      I3       In      -         6.127       -         
clk_2Hz_RNO_0             SB_LUT4      O        Out     0.465     6.592       -         
clk_2Hz_cnv_m3_e_1        Net          -        -       1.371     -           1         
clk_2Hz_RNO               SB_LUT4      I1       In      -         7.963       -         
clk_2Hz_RNO               SB_LUT4      O        Out     0.589     8.552       -         
clk_2Hz_0                 Net          -        -       1.507     -           1         
clk_2Hz                   SB_DFF       D        In      -         10.059      -         
========================================================================================
Total path delay (propagation time + setup) of 10.214 is 4.348(42.6%) logic and 5.866(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                31
    Starting point:                          counter_2[0] / Q
    Ending point:                            counter_2[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_2[0]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_2[0]             Net          -        -       0.834     -           4         
counter_2_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter_2_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
counter_2_1_cry_1        Net          -        -       0.014     -           2         
counter_2_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter_2_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
counter_2_1_cry_2        Net          -        -       0.014     -           2         
counter_2_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter_2_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
counter_2_1_cry_3        Net          -        -       0.014     -           2         
counter_2_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter_2_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
counter_2_1_cry_4        Net          -        -       0.014     -           2         
counter_2_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter_2_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
counter_2_1_cry_5        Net          -        -       0.014     -           2         
counter_2_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter_2_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
counter_2_1_cry_6        Net          -        -       0.014     -           2         
counter_2_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter_2_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
counter_2_1_cry_7        Net          -        -       0.014     -           2         
counter_2_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter_2_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
counter_2_1_cry_8        Net          -        -       0.014     -           2         
counter_2_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter_2_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
counter_2_1_cry_9        Net          -        -       0.014     -           2         
counter_2_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter_2_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
counter_2_1_cry_10       Net          -        -       0.014     -           2         
counter_2_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter_2_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
counter_2_1_cry_11       Net          -        -       0.014     -           2         
counter_2_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter_2_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
counter_2_1_cry_12       Net          -        -       0.014     -           2         
counter_2_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter_2_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
counter_2_1_cry_13       Net          -        -       0.014     -           2         
counter_2_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter_2_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
counter_2_1_cry_14       Net          -        -       0.014     -           2         
counter_2_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter_2_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
counter_2_1_cry_15       Net          -        -       0.014     -           2         
counter_2_1_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter_2_1_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
counter_2_1_cry_16       Net          -        -       0.014     -           2         
counter_2_1_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter_2_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
counter_2_1_cry_17       Net          -        -       0.014     -           2         
counter_2_1_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter_2_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
counter_2_1_cry_18       Net          -        -       0.014     -           2         
counter_2_1_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter_2_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
counter_2_1_cry_19       Net          -        -       0.014     -           2         
counter_2_1_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter_2_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
counter_2_1_cry_20       Net          -        -       0.014     -           2         
counter_2_1_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter_2_1_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
counter_2_1_cry_21       Net          -        -       0.014     -           2         
counter_2_1_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter_2_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
counter_2_1_cry_22       Net          -        -       0.014     -           2         
counter_2_1_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter_2_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
counter_2_1_cry_23       Net          -        -       0.014     -           2         
counter_2_1_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter_2_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
counter_2_1_cry_24       Net          -        -       0.014     -           2         
counter_2_1_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter_2_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
counter_2_1_cry_25       Net          -        -       0.014     -           2         
counter_2_1_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter_2_1_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
counter_2_1_cry_26       Net          -        -       0.014     -           2         
counter_2_1_cry_27_c     SB_CARRY     CI       In      -         6.830       -         
counter_2_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.016       -         
counter_2_1_cry_27       Net          -        -       0.014     -           2         
counter_2_1_cry_28_c     SB_CARRY     CI       In      -         7.030       -         
counter_2_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.216       -         
counter_2_1_cry_28       Net          -        -       0.014     -           2         
counter_2_1_cry_29_c     SB_CARRY     CI       In      -         7.230       -         
counter_2_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.416       -         
counter_2_1_cry_29       Net          -        -       0.014     -           2         
counter_2_1_cry_30_c     SB_CARRY     CI       In      -         7.430       -         
counter_2_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.616       -         
counter_2_1_cry_30       Net          -        -       0.386     -           1         
counter_2_RNO[31]        SB_LUT4      I3       In      -         8.002       -         
counter_2_RNO[31]        SB_LUT4      O        Out     0.465     8.467       -         
counter_2_1[1]           Net          -        -       1.507     -           1         
counter_2[31]            SB_DFFE      D        In      -         9.974       -         
=======================================================================================
Total path delay (propagation time + setup) of 10.129 is 6.996(69.1%) logic and 3.133(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for counter 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_CARRY        114 uses
SB_DFF          35 uses
SB_DFFE         64 uses
SB_GB           2 uses
SB_LUT4         126 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   99 (7%)
Total load per clock:
   counter|CLK_27mhz: 1

@S |Mapping Summary:
Total  LUTs: 126 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 05 15:33:31 2021

###########################################################]


Synthesis exit by 0.
Current Implementation Blinker_Implmnt its sbt path: C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.edf " "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist" "-pQN84" -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.edf...
start to read sdc/scf file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.scf
sdc_reader OK C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/Blinker.scf
Stored edif netlist at C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter...

write Timing Constraint to C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --outdir "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer\counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter --outdir C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer\counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter
SDC file             - C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	74
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	27
        LUT with CARRY   	:	13
    LogicCells                  :	169/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.3 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	114
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	169/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter|CLK_27mhz | Frequency: 86.14 MHz | Target: 114.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --package QN84 --outdir "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer\counter_pl.sdc" --dst_sdc_file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 319
used logic cells: 169
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --package QN84 --outdir "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer\counter_pl.sdc" --dst_sdc_file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 319
used logic cells: 169
Translating sdc file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\placer\counter_pl.sdc...
Translated sdc file is C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\netlist\oadb-counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc" --outdir "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\netlist\oadb-counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc --outdir C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design counter
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 239 
I1212: Iteration  1 :    73 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.v" --vhdl "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/sbt/outputs/simulation_netlist\counter_sbt.vhd" --lib "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\packer\counter_pk.sdc" --out-sdc-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\netlister\counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.v
Writing C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt/sbt/outputs/simulation_netlist\counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\netlister\counter_sbt.sdc" --sdf-file "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf" --report-file "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\timer\counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\netlister\counter_sbt.sdc --sdf-file C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf --report-file C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker\Blinker_Implmnt\sbt\outputs\timer\counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\netlist\oadb-counter" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/Tensor_I22/test/Blinker/Blinker_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name counter
15:37:37
