{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594492200735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594492200737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 20:30:00 2020 " "Processing started: Sat Jul 11 20:30:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594492200737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594492200737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594492200738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594492201012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CMP1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CMP1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CMP1 " "Found entity 1: CMP1" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CMP3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CMP3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CMP3 " "Found entity 1: CMP3" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MX2_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MX2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX2_3 " "Found entity 1: MX2_3" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MX4_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MX4_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX4_3 " "Found entity 1: MX4_3" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG1_LD_CL_INC_SL_SR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REG1_LD_CL_INC_SL_SR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_LD_CL_INC_SL_SR " "Found entity 1: REG1_LD_CL_INC_SL_SR" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG2_INC_CL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REG2_INC_CL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG2_INC_CL " "Found entity 1: REG2_INC_CL" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG3_LD_CL_INC_SL_SR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REG3_LD_CL_INC_SL_SR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG3_LD_CL_INC_SL_SR " "Found entity 1: REG3_LD_CL_INC_SL_SR" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594492201103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594492201103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594492201160 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[9..0\] " "Pin \"LED\[9..0\]\" is missing source" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201168 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 240 32 64 256 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1594492201170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP1 CMP1:inst " "Elaborating entity \"CMP1\" for hierarchy \"CMP1:inst\"" {  } { { "main.bdf" "inst" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 432 528 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201179 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "G " "Pin \"G\" is missing source" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 72 760 936 88 "G" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "E " "Pin \"E\" is missing source" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 104 760 936 120 "E" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "L " "Pin \"L\" is missing source" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 136 760 936 152 "L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 64 120 288 80 "A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 96 120 288 112 "B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Gprev " "Pin \"Gprev\" not connected" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 128 120 288 144 "Gprev" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Eprev " "Pin \"Eprev\" not connected" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 160 120 288 176 "Eprev" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Lprev " "Pin \"Lprev\" not connected" {  } { { "CMP1.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP1.bdf" { { 192 120 288 208 "Lprev" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP3 CMP3:inst1 " "Elaborating entity \"CMP3\" for hierarchy \"CMP3:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 280 432 528 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201184 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "G " "Pin \"G\" is missing source" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { { 72 688 864 88 "G" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201185 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "E " "Pin \"E\" is missing source" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { { 104 688 864 120 "E" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201185 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "L " "Pin \"L\" is missing source" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { { 136 688 864 152 "L" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201185 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { { 64 48 216 80 "A\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201185 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "CMP3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/CMP3.bdf" { { 96 48 216 112 "B\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX2_3 MX2_3:inst3 " "Elaborating entity \"MX2_3\" for hierarchy \"MX2_3:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 392 432 560 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201187 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Y\[2..0\] " "Pin \"Y\[2..0\]\" is missing source" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { { 56 744 920 72 "Y\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S0 " "Pin \"S0\" not connected" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { { 120 72 240 136 "S0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "E " "Pin \"E\" not connected" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { { 152 72 240 168 "E" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I0 " "Pin \"I0\" not connected" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { { 56 72 240 72 "I0\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I1 " "Pin \"I1\" not connected" {  } { { "MX2_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX2_3.bdf" { { 88 72 240 104 "I1\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX4_3 MX4_3:inst4 " "Elaborating entity \"MX4_3\" for hierarchy \"MX4_3:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 536 432 560 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Y\[2..0\] " "Pin \"Y\[2..0\]\" is missing source" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 40 664 840 56 "Y\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S0 " "Pin \"S0\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 168 -8 160 184 "S0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S1 " "Pin \"S1\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 200 -8 160 216 "S1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I0 " "Pin \"I0\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 40 -8 160 56 "I0\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I1 " "Pin \"I1\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 72 -8 160 88 "I1\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I2 " "Pin \"I2\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 104 -8 160 120 "I2\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I3 " "Pin \"I3\" not connected" {  } { { "MX4_3.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/MX4_3.bdf" { { 136 -8 160 152 "I3\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_LD_CL_INC_SL_SR REG1_LD_CL_INC_SL_SR:inst5 " "Elaborating entity \"REG1_LD_CL_INC_SL_SR\" for hierarchy \"REG1_LD_CL_INC_SL_SR:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 712 432 528 936 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201192 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "A " "Pin \"A\" is missing source" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 64 856 1032 80 "A" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Ci_1 " "Pin \"Ci_1\" is missing source" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 96 856 1032 112 "Ci_1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LD " "Pin \"LD\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 64 56 224 80 "LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I " "Pin \"I\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 96 56 224 112 "I" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CL " "Pin \"CL\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 128 56 224 144 "CL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INC " "Pin \"INC\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 160 56 224 176 "INC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Ci " "Pin \"Ci\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 192 56 224 208 "Ci" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SL " "Pin \"SL\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 224 56 224 240 "SL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IL " "Pin \"IL\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 256 56 224 272 "IL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SR " "Pin \"SR\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 288 56 224 304 "SR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IR " "Pin \"IR\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 320 56 224 336 "IR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "REG1_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG1_LD_CL_INC_SL_SR.bdf" { { 352 56 224 368 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG2_INC_CL REG2_INC_CL:inst6 " "Elaborating entity \"REG2_INC_CL\" for hierarchy \"REG2_INC_CL:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 952 432 544 1080 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201195 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Ci_1 " "Pin \"Ci_1\" is missing source" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 80 680 856 96 "Ci_1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "A\[1..0\] " "Pin \"A\[1..0\]\" is missing source" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 48 680 856 64 "A\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INC " "Pin \"INC\" not connected" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 48 56 224 64 "INC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Ci " "Pin \"Ci\" not connected" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 80 56 224 96 "Ci" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CL " "Pin \"CL\" not connected" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 112 56 224 128 "CL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "REG2_INC_CL.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG2_INC_CL.bdf" { { 144 56 224 160 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG3_LD_CL_INC_SL_SR REG3_LD_CL_INC_SL_SR:inst7 " "Elaborating entity \"REG3_LD_CL_INC_SL_SR\" for hierarchy \"REG3_LD_CL_INC_SL_SR:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 1096 432 552 1320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594492201198 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Ci_1 " "Pin \"Ci_1\" is missing source" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 80 848 1024 96 "Ci_1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "A\[2..0\] " "Pin \"A\[2..0\]\" is missing source" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 48 848 1024 64 "A\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LD " "Pin \"LD\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 48 48 216 64 "LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CL " "Pin \"CL\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 112 48 216 128 "CL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INC " "Pin \"INC\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 144 48 216 160 "INC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Ci " "Pin \"Ci\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 176 48 216 192 "Ci" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SL " "Pin \"SL\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 208 48 216 224 "SL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IL " "Pin \"IL\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 240 48 216 256 "IL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SR " "Pin \"SR\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 272 48 216 288 "SR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IR " "Pin \"IR\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 304 48 216 320 "IR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 336 48 216 352 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "I " "Pin \"I\" not connected" {  } { { "REG3_LD_CL_INC_SL_SR.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/REG3_LD_CL_INC_SL_SR.bdf" { { 80 48 216 96 "I\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1594492201199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1594492201591 "|main|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1594492201591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1594492201725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 32 200 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 168 32 200 184 "BTN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|BTN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 168 32 200 184 "BTN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 168 32 200 184 "BTN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 200 32 200 216 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594492201775 "|main|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1594492201775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594492201775 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594492201775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594492201775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492201785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:30:01 2020 " "Processing ended: Sat Jul 11 20:30:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492201785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492201785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492201785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594492201785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594492203491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594492203492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 20:30:03 2020 " "Processing started: Sat Jul 11 20:30:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594492203492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1594492203492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1594492203493 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1594492203519 ""}
{ "Info" "0" "" "Project  = PORT_Jun_2020_zadatak_1" {  } {  } 0 0 "Project  = PORT_Jun_2020_zadatak_1" 0 0 "Fitter" 0 0 1594492203520 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1594492203520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1594492203618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594492203622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594492203666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594492203666 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594492203956 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594492203990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594492204342 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1594492209009 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492209098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594492212066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594492212066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1594492212067 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1594492212067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594492212068 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1594492212068 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594492212069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594492212080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594492212080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594492212081 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1594492212081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1594492212081 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594492212081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594492212082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1594492212082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594492212082 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492212133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594492217178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492217392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594492217403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594492217507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492217507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594492218326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1594492225329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594492225329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492226924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1594492226941 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1594492226941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594492226941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1594492228450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594492228575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594492229450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594492229558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594492230108 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492232859 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "2A " "Total number of single-ended output or bi-directional pins in bank 2A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "10 2.5 V termination Series 50 Ohm " "There are 10 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[9\] L1 2.5 V PAD_21 " "Location L1 (pad PAD_21): Pin LED\[9\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[9] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[9\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[8\] L2 2.5 V PAD_23 " "Location L2 (pad PAD_23): Pin LED\[8\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[8] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[5\] N1 2.5 V PAD_24 " "Location N1 (pad PAD_24): Pin LED\[5\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[5] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[7\] U1 2.5 V PAD_25 " "Location U1 (pad PAD_25): Pin LED\[7\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[7] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[4\] N2 2.5 V PAD_26 " "Location N2 (pad PAD_26): Pin LED\[4\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[4] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[6\] U2 2.5 V PAD_27 " "Location U2 (pad PAD_27): Pin LED\[6\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[6] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[2\] W2 2.5 V PAD_28 " "Location W2 (pad PAD_28): Pin LED\[2\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[2] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[1\] AA1 2.5 V PAD_29 " "Location AA1 (pad PAD_29): Pin LED\[1\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[1] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[3\] Y3 2.5 V PAD_30 " "Location Y3 (pad PAD_30): Pin LED\[3\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[3] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[0\] AA2 2.5 V PAD_31 " "Location AA2 (pad PAD_31): Pin LED\[0\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[0] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492233367 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1594492233367 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1594492233367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/perapisar/PORT/Zadatak 1/output_files/main.fit.smsg " "Generated suppressed messages file /home/perapisar/PORT/Zadatak 1/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594492233499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1446 " "Peak virtual memory: 1446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492233849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:30:33 2020 " "Processing ended: Sat Jul 11 20:30:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492233849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492233849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492233849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594492233849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1594492236017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594492236018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 20:30:35 2020 " "Processing started: Sat Jul 11 20:30:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594492236018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1594492236018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1594492236019 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1594492240421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492241383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:30:41 2020 " "Processing ended: Sat Jul 11 20:30:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492241383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492241383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492241383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1594492241383 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1594492241574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1594492243595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594492243596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 20:30:43 2020 " "Processing started: Sat Jul 11 20:30:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594492243596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594492243596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PORT_Jun_2020_zadatak_1 -c main " "Command: quartus_sta PORT_Jun_2020_zadatak_1 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594492243597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1594492243692 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594492244617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1594492244705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1594492244705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1594492246029 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1594492246030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1594492246031 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1594492246031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1594492246031 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1594492246032 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1594492246032 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1594492246039 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1594492246040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492246048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1594492246053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1594492246125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1594492250986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1594492251027 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1594492251027 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1594492251027 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1594492251027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251030 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1594492251032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1594492251137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1594492251688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1594492251725 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1594492251725 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1594492251726 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1594492251726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492251728 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1594492251730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1594492252017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1594492252018 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1594492252018 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1594492252018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492252019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492252019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492252020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492252020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1594492252020 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1594492252875 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1594492252875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492252930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:30:52 2020 " "Processing ended: Sat Jul 11 20:30:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492252930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492252930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492252930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594492252930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594492255251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594492255252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 20:30:55 2020 " "Processing started: Sat Jul 11 20:30:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594492255252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594492255252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PORT_Jun_2020_zadatak_1 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594492255253 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1594492255949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492256004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:30:56 2020 " "Processing ended: Sat Jul 11 20:30:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492256004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492256004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492256004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594492256004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus II Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594492256108 ""}
