Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 09:15:44 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (340)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: RSTxRI (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (340)
--------------------------------
 There are 340 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.486        0.000                      0                  765        0.052        0.000                      0                  765        2.000        0.000                       0                   345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.486        0.000                      0                  639        0.122        0.000                      0                  639        6.167        0.000                       0                   342  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.487        0.000                      0                  639        0.122        0.000                      0                  639        6.167        0.000                       0                   342  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.486        0.000                      0                  639        0.052        0.000                      0                  639  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.486        0.000                      0                  639        0.052        0.000                      0                  639  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          7.966        0.000                      0                  126        0.875        0.000                      0                  126  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.966        0.000                      0                  126        0.806        0.000                      0                  126  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.966        0.000                      0                  126        0.806        0.000                      0                  126  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.967        0.000                      0                  126        0.875        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDPE (Setup_fdpe_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 4.433ns (39.456%)  route 6.802ns (60.544%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.153    17.627 r  i_pong_fsm/FsmStatexDP[0]_rep_i_1/O
                         net (fo=1, routed)           0.524    18.151    i_pong_fsm/FsmStatexDP[0]_rep_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.252    19.865    i_pong_fsm/FsmStatexDP_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 4.404ns (39.144%)  route 6.847ns (60.856%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.598 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.568    18.167    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.031    20.086    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.086    
                         arrival time                         -18.167    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 4.590ns (42.830%)  route 6.127ns (57.170%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.767    12.743    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.867 r  i_pong_fsm/i__carry_i_9/O
                         net (fo=1, routed)           0.661    13.528    i_pong_fsm/i__carry_i_9_n_0
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.184 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.455 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    15.345    i_pong_fsm/FsmState216_in
    SLICE_X89Y52         LUT3 (Prop_lut3_I1_O)        0.367    15.712 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=5, routed)           0.546    16.258    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X91Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.584 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=5, routed)           0.584    17.168    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.292 r  i_pong_fsm/FsmStatexDP[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.340    17.632    i_pong_fsm/FsmStatexDP[1]_rep_i_1__0_n_0
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X95Y51         FDCE (Setup_fdce_C_D)       -0.047    20.070    i_pong_fsm/FsmStatexDP_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                         -17.632    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 4.798ns (45.183%)  route 5.821ns (54.817%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.482    17.207    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X97Y49         LUT5 (Prop_lut5_I1_O)        0.328    17.535 r  i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.535    i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X97Y49         FDCE (Setup_fdce_C_D)        0.029    20.049    i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 4.798ns (45.061%)  route 5.850ns (54.939%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.511    17.236    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.564 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.564    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.029    20.143    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 4.798ns (45.073%)  route 5.847ns (54.927%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.508    17.233    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.561 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    17.561    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.031    20.145    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.145    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.056     2.217    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.557     2.020    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.075     2.095    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.217%)  route 0.342ns (70.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y42         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=37, routed)          0.342     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.672%)  route 0.121ns (39.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y42         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 f  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.121     2.282    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X87Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.327 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.327    i_vga_controller/VSEdgexSN
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.541     2.036    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.091     2.127    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y41         FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VCntxDP_reg[4]/Q
                         net (fo=7, routed)           0.122     2.283    i_vga_controller/VCntxDP_reg_n_0_[4]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.328 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.328    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.544     2.033    
    SLICE_X88Y41         FDCE (Hold_fdce_C_D)         0.092     2.125    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.093%)  route 0.361ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.361     2.521    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.874%)  route 0.365ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=37, routed)          0.365     2.525    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.918     2.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.117    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.372     2.532    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.883%)  route 0.141ns (43.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.141     2.324    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.369 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.369    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.559     2.042    
    SLICE_X97Y39         FDCE (Hold_fdce_C_D)         0.091     2.133    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.106%)  route 0.422ns (66.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  i_pong_fsm/FsmStatexDP_reg[0]/Q
                         net (fo=118, routed)         0.422     2.625    i_pong_fsm/FsmStatexDP_reg[0]_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.670 r  i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.670    i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1_n_0
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/C
                         clock pessimism             -0.289     2.313    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.120     2.433    i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/Q
                         net (fo=5, routed)           0.146     2.329    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C_n_0
    SLICE_X95Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.374    i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1_n_0
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                         clock pessimism             -0.559     2.042    
    SLICE_X95Y39         FDCE (Hold_fdce_C_D)         0.092     2.134    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y16     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y16     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y7      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y7      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y50     i_pong_fsm/BallsxDP_reg[1][BallX][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y52     i_pong_fsm/BallsxDP_reg[1][BallX][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_pong_fsm/BallsxDP_reg[1][BallX][9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y50     i_pong_fsm/BallsxDP_reg[1][BallY][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y52     i_pong_fsm/BallsxDP_reg[1][BallY][11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X101Y56    i_pong_fsm/PlateBumpxDP_reg[0][Left][10]_C/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X98Y54     i_pong_fsm/PlateBumpxDP_reg[0][Left][2]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y44     i_pong_fsm/BallsxDP_reg[2][BallX][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y50     i_pong_fsm/BallsxDP_reg[2][BallY][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y50     i_pong_fsm/BallsxDP_reg[2][BallY][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y50         FDPE (Setup_fdpe_C_CE)      -0.205    19.910    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.910    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.910    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.910    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 4.433ns (39.456%)  route 6.802ns (60.544%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.153    17.627 r  i_pong_fsm/FsmStatexDP[0]_rep_i_1/O
                         net (fo=1, routed)           0.524    18.151    i_pong_fsm/FsmStatexDP[0]_rep_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.252    19.866    i_pong_fsm/FsmStatexDP_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.866    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 4.404ns (39.144%)  route 6.847ns (60.856%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.598 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.568    18.167    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.031    20.087    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.087    
                         arrival time                         -18.167    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 4.590ns (42.830%)  route 6.127ns (57.170%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.767    12.743    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.867 r  i_pong_fsm/i__carry_i_9/O
                         net (fo=1, routed)           0.661    13.528    i_pong_fsm/i__carry_i_9_n_0
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.184 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.455 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    15.345    i_pong_fsm/FsmState216_in
    SLICE_X89Y52         LUT3 (Prop_lut3_I1_O)        0.367    15.712 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=5, routed)           0.546    16.258    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X91Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.584 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=5, routed)           0.584    17.168    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.292 r  i_pong_fsm/FsmStatexDP[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.340    17.632    i_pong_fsm/FsmStatexDP[1]_rep_i_1__0_n_0
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.069    20.118    
    SLICE_X95Y51         FDCE (Setup_fdce_C_D)       -0.047    20.071    i_pong_fsm/FsmStatexDP_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         20.071    
                         arrival time                         -17.632    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 4.798ns (45.183%)  route 5.821ns (54.817%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.482    17.207    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X97Y49         LUT5 (Prop_lut5_I1_O)        0.328    17.535 r  i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.535    i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.069    20.020    
    SLICE_X97Y49         FDCE (Setup_fdce_C_D)        0.029    20.049    i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 4.798ns (45.061%)  route 5.850ns (54.939%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.511    17.236    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.564 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.564    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.029    20.144    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.144    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 4.798ns (45.073%)  route 5.847ns (54.927%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.508    17.233    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.561 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    17.561    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.031    20.146    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.146    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.056     2.217    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.557     2.020    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.075     2.095    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.217%)  route 0.342ns (70.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y42         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=37, routed)          0.342     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.672%)  route 0.121ns (39.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y42         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 f  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.121     2.282    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X87Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.327 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.327    i_vga_controller/VSEdgexSN
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.541     2.036    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.091     2.127    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y41         FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VCntxDP_reg[4]/Q
                         net (fo=7, routed)           0.122     2.283    i_vga_controller/VCntxDP_reg_n_0_[4]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.328 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.328    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.544     2.033    
    SLICE_X88Y41         FDCE (Hold_fdce_C_D)         0.092     2.125    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.093%)  route 0.361ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.361     2.521    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.874%)  route 0.365ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=37, routed)          0.365     2.525    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.918     2.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.117    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.372     2.532    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.304    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.883%)  route 0.141ns (43.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.141     2.324    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.369 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.369    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.559     2.042    
    SLICE_X97Y39         FDCE (Hold_fdce_C_D)         0.091     2.133    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.106%)  route 0.422ns (66.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  i_pong_fsm/FsmStatexDP_reg[0]/Q
                         net (fo=118, routed)         0.422     2.625    i_pong_fsm/FsmStatexDP_reg[0]_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.670 r  i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.670    i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1_n_0
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/C
                         clock pessimism             -0.289     2.313    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.120     2.433    i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/Q
                         net (fo=5, routed)           0.146     2.329    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C_n_0
    SLICE_X95Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.374    i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1_n_0
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                         clock pessimism             -0.559     2.042    
    SLICE_X95Y39         FDCE (Hold_fdce_C_D)         0.092     2.134    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y16     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X3Y16     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y7      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y7      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y6      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y50     i_pong_fsm/BallsxDP_reg[1][BallX][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y52     i_pong_fsm/BallsxDP_reg[1][BallX][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_pong_fsm/BallsxDP_reg[1][BallX][9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y50     i_pong_fsm/BallsxDP_reg[1][BallY][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y52     i_pong_fsm/BallsxDP_reg[1][BallY][11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X84Y52     i_pong_fsm/BallsxDP_reg[1][BallY][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X101Y56    i_pong_fsm/PlateBumpxDP_reg[0][Left][10]_C/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X98Y54     i_pong_fsm/PlateBumpxDP_reg[0][Left][2]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y44     i_pong_fsm/BallsxDP_reg[2][BallX][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y45     i_pong_fsm/BallsxDP_reg[2][BallX][7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X80Y46     i_pong_fsm/BallsxDP_reg[2][BallX][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y50     i_pong_fsm/BallsxDP_reg[2][BallY][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y50     i_pong_fsm/BallsxDP_reg[2][BallY][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDPE (Setup_fdpe_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 4.433ns (39.456%)  route 6.802ns (60.544%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.153    17.627 r  i_pong_fsm/FsmStatexDP[0]_rep_i_1/O
                         net (fo=1, routed)           0.524    18.151    i_pong_fsm/FsmStatexDP[0]_rep_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.252    19.865    i_pong_fsm/FsmStatexDP_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 4.404ns (39.144%)  route 6.847ns (60.856%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.598 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.568    18.167    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.031    20.086    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.086    
                         arrival time                         -18.167    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 4.590ns (42.830%)  route 6.127ns (57.170%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.767    12.743    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.867 r  i_pong_fsm/i__carry_i_9/O
                         net (fo=1, routed)           0.661    13.528    i_pong_fsm/i__carry_i_9_n_0
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.184 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.455 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    15.345    i_pong_fsm/FsmState216_in
    SLICE_X89Y52         LUT3 (Prop_lut3_I1_O)        0.367    15.712 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=5, routed)           0.546    16.258    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X91Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.584 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=5, routed)           0.584    17.168    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.292 r  i_pong_fsm/FsmStatexDP[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.340    17.632    i_pong_fsm/FsmStatexDP[1]_rep_i_1__0_n_0
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X95Y51         FDCE (Setup_fdce_C_D)       -0.047    20.070    i_pong_fsm/FsmStatexDP_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                         -17.632    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 4.798ns (45.183%)  route 5.821ns (54.817%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.482    17.207    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X97Y49         LUT5 (Prop_lut5_I1_O)        0.328    17.535 r  i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.535    i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X97Y49         FDCE (Setup_fdce_C_D)        0.029    20.049    i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 4.798ns (45.061%)  route 5.850ns (54.939%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.511    17.236    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.564 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.564    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.029    20.143    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 4.798ns (45.073%)  route 5.847ns (54.927%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.508    17.233    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.561 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    17.561    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.031    20.145    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.145    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.056     2.217    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.557     2.020    
                         clock uncertainty            0.070     2.090    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.075     2.165    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.217%)  route 0.342ns (70.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y42         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=37, routed)          0.342     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.672%)  route 0.121ns (39.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y42         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 f  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.121     2.282    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X87Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.327 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.327    i_vga_controller/VSEdgexSN
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.541     2.036    
                         clock uncertainty            0.070     2.106    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.091     2.197    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y41         FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VCntxDP_reg[4]/Q
                         net (fo=7, routed)           0.122     2.283    i_vga_controller/VCntxDP_reg_n_0_[4]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.328 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.328    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.544     2.033    
                         clock uncertainty            0.070     2.103    
    SLICE_X88Y41         FDCE (Hold_fdce_C_D)         0.092     2.195    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.093%)  route 0.361ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.361     2.521    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.874%)  route 0.365ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=37, routed)          0.365     2.525    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.918     2.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.372     2.532    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.883%)  route 0.141ns (43.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.141     2.324    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.369 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.369    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.559     2.042    
                         clock uncertainty            0.070     2.112    
    SLICE_X97Y39         FDCE (Hold_fdce_C_D)         0.091     2.203    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.106%)  route 0.422ns (66.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  i_pong_fsm/FsmStatexDP_reg[0]/Q
                         net (fo=118, routed)         0.422     2.625    i_pong_fsm/FsmStatexDP_reg[0]_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.670 r  i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.670    i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1_n_0
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/C
                         clock pessimism             -0.289     2.313    
                         clock uncertainty            0.070     2.383    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.120     2.503    i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/Q
                         net (fo=5, routed)           0.146     2.329    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C_n_0
    SLICE_X95Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.374    i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1_n_0
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                         clock pessimism             -0.559     2.042    
                         clock uncertainty            0.070     2.112    
    SLICE_X95Y39         FDCE (Hold_fdce_C_D)         0.092     2.204    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDPE (Setup_fdpe_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 4.798ns (41.694%)  route 6.710ns (58.306%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.870    17.595    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y49         LUT4 (Prop_lut4_I0_O)        0.328    17.923 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.501    18.423    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y50         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y50         FDCE (Setup_fdce_C_CE)      -0.205    19.909    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.909    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 4.433ns (39.456%)  route 6.802ns (60.544%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.153    17.627 r  i_pong_fsm/FsmStatexDP[0]_rep_i_1/O
                         net (fo=1, routed)           0.524    18.151    i_pong_fsm/FsmStatexDP[0]_rep_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]_rep/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.252    19.865    i_pong_fsm/FsmStatexDP_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         19.865    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 4.404ns (39.144%)  route 6.847ns (60.856%))
  Logic Levels:           11  (CARRY4=4 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.693    11.030    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y42         LDCE (SetClr_ldce_CLR_Q)     1.101    12.131 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC/Q
                         net (fo=12, routed)          0.752    12.883    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_n_0
    SLICE_X100Y42        LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  i_pong_fsm/i__carry_i_4__6/O
                         net (fo=1, routed)           0.513    13.520    i_pong_fsm/i__carry_i_4__6_n_0
    SLICE_X99Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.027 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.027    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X99Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.298 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           1.013    15.311    i_pong_fsm/FsmState25_in
    SLICE_X91Y48         LUT3 (Prop_lut3_I1_O)        0.373    15.684 r  i_pong_fsm/FsmStatexDP[1]_i_9/O
                         net (fo=2, routed)           0.798    16.482    i_pong_fsm/FsmStatexDP[1]_i_9_n_0
    SLICE_X94Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.606 f  i_pong_fsm/FsmStatexDP[1]_i_4/O
                         net (fo=5, routed)           0.868    17.474    i_pong_fsm/FsmStatexDP[1]_i_4_n_0
    SLICE_X94Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.598 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.568    18.167    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X94Y52         FDCE (Setup_fdce_C_D)       -0.031    20.086    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.086    
                         arrival time                         -18.167    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 4.590ns (42.830%)  route 6.127ns (57.170%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 19.671 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.767    12.743    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.867 r  i_pong_fsm/i__carry_i_9/O
                         net (fo=1, routed)           0.661    13.528    i_pong_fsm/i__carry_i_9_n_0
    SLICE_X93Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.184 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.184    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.455 f  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.890    15.345    i_pong_fsm/FsmState216_in
    SLICE_X89Y52         LUT3 (Prop_lut3_I1_O)        0.367    15.712 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=5, routed)           0.546    16.258    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X91Y51         LUT6 (Prop_lut6_I2_O)        0.326    16.584 r  i_pong_fsm/FsmStatexDP[1]_i_6/O
                         net (fo=5, routed)           0.584    17.168    i_pong_fsm/FsmStatexDP[1]_i_6_n_0
    SLICE_X95Y51         LUT6 (Prop_lut6_I4_O)        0.124    17.292 r  i_pong_fsm/FsmStatexDP[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.340    17.632    i_pong_fsm/FsmStatexDP[1]_rep_i_1__0_n_0
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.609    19.671    i_pong_fsm/clk_out1
    SLICE_X95Y51         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[1]_rep__0/C
                         clock pessimism              0.516    20.187    
                         clock uncertainty           -0.070    20.117    
    SLICE_X95Y51         FDCE (Setup_fdce_C_D)       -0.047    20.070    i_pong_fsm/FsmStatexDP_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                         -17.632    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 4.798ns (45.183%)  route 5.821ns (54.817%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.482    17.207    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X97Y49         LUT5 (Prop_lut5_I1_O)        0.328    17.535 r  i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.535    i_pong_fsm/BallsxDP[0][BallXSpeed][1]_i_1_n_0
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X97Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X97Y49         FDCE (Setup_fdce_C_D)        0.029    20.049    i_pong_fsm/BallsxDP_reg[0][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 4.798ns (45.061%)  route 5.850ns (54.939%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.511    17.236    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.564 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000    17.564    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.029    20.143    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 4.798ns (45.073%)  route 5.847ns (54.927%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 f  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 r  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.682    10.875    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X98Y39         LDCE (SetClr_ldce_CLR_Q)     1.101    11.976 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC/Q
                         net (fo=15, routed)          0.716    12.692    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.816 r  i_pong_fsm/i__carry_i_9__0/O
                         net (fo=1, routed)           0.696    13.512    i_pong_fsm/i__carry_i_9__0_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.149 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.149    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.403 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           0.959    15.362    i_pong_fsm/FsmState228_in
    SLICE_X94Y52         LUT4 (Prop_lut4_I1_O)        0.393    15.755 f  i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3/O
                         net (fo=3, routed)           0.630    16.384    i_pong_fsm/BallsxDP[0][BallXSpeed][0]_i_3_n_0
    SLICE_X94Y52         LUT5 (Prop_lut5_I0_O)        0.340    16.724 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=4, routed)           0.508    17.233    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X91Y52         LUT6 (Prop_lut6_I3_O)        0.328    17.561 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    17.561    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X91Y52         FDCE (Setup_fdce_C_D)        0.031    20.145    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.145    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.056     2.217    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.557     2.020    
                         clock uncertainty            0.070     2.090    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.075     2.165    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.217%)  route 0.342ns (70.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y42         FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y42         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[6]/Q
                         net (fo=37, routed)          0.342     2.502    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.672%)  route 0.121ns (39.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y42         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDCE (Prop_fdce_C_Q)         0.141     2.161 f  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.121     2.282    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X87Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.327 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.327    i_vga_controller/VSEdgexSN
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X87Y42         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.541     2.036    
                         clock uncertainty            0.070     2.106    
    SLICE_X87Y42         FDCE (Hold_fdce_C_D)         0.091     2.197    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.589     2.020    i_vga_controller/CLK
    SLICE_X89Y41         FDCE                                         r  i_vga_controller/VCntxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y41         FDCE (Prop_fdce_C_Q)         0.141     2.161 r  i_vga_controller/VCntxDP_reg[4]/Q
                         net (fo=7, routed)           0.122     2.283    i_vga_controller/VCntxDP_reg_n_0_[4]
    SLICE_X88Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.328 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.328    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.857     2.577    i_vga_controller/CLK
    SLICE_X88Y41         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.544     2.033    
                         clock uncertainty            0.070     2.103    
    SLICE_X88Y41         FDCE (Hold_fdce_C_D)         0.092     2.195    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.093%)  route 0.361ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.361     2.521    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.874%)  route 0.365ns (72.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=37, routed)          0.365     2.525    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.918     2.639    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.483%)  route 0.372ns (72.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     2.019    i_vga_controller/CLK
    SLICE_X84Y41         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y41         FDCE (Prop_fdce_C_Q)         0.141     2.160 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.372     2.532    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.922     2.643    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     2.121    
                         clock uncertainty            0.070     2.190    
    RAMB36_X4Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.373    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.883%)  route 0.141ns (43.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/Q
                         net (fo=6, routed)           0.141     2.324    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C_n_0
    SLICE_X97Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.369 r  i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.369    i_pong_fsm/PlateBumpxDP[0][Right][3]_C_i_1_n_0
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism             -0.559     2.042    
                         clock uncertainty            0.070     2.112    
    SLICE_X97Y39         FDCE (Hold_fdce_C_D)         0.091     2.203    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.106%)  route 0.422ns (66.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X94Y52         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDCE (Prop_fdce_C_Q)         0.164     2.203 r  i_pong_fsm/FsmStatexDP_reg[0]/Q
                         net (fo=118, routed)         0.422     2.625    i_pong_fsm/FsmStatexDP_reg[0]_0
    SLICE_X90Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.670 r  i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.670    i_pong_fsm/BallsxDP[1][BallXSpeed][1]_i_1_n_0
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X90Y49         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]/C
                         clock pessimism             -0.289     2.313    
                         clock uncertainty            0.070     2.383    
    SLICE_X90Y49         FDCE (Hold_fdce_C_D)         0.120     2.503    i_pong_fsm/BallsxDP_reg[1][BallXSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.611     2.042    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/Q
                         net (fo=5, routed)           0.146     2.329    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C_n_0
    SLICE_X95Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.374    i_pong_fsm/PlateBumpxDP[0][Right][0]_C_i_1_n_0
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X95Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C/C
                         clock pessimism             -0.559     2.042    
                         clock uncertainty            0.070     2.112    
    SLICE_X95Y39         FDCE (Hold_fdce_C_D)         0.092     2.204    i_pong_fsm/PlateBumpxDP_reg[0][Right][0]_C
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.621ns (37.935%)  route 2.652ns (62.065%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 r  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.996    11.189    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X97Y39         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X97Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.409    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.723ns (40.926%)  route 2.487ns (59.074%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           0.776    11.126    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X99Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X99Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X99Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.407    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.780ns (41.798%)  route 2.479ns (58.202%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.837    11.174    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y40         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X94Y40         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X94Y40         FDCE (Recov_fdce_C_CLR)     -0.522    19.495    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.382ns (34.299%)  route 0.732ns (65.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y50         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDPE (Prop_fdpe_C_Q)         0.164     2.204 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=27, routed)          0.466     2.670    i_pong_fsm/Q[2]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.780 f  i_pong_fsm/ARG_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.149     2.929    i_pong_fsm/ARG_inferred__1/i__carry_n_5
    SLICE_X98Y38         LUT2 (Prop_lut2_I1_O)        0.108     3.037 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=4, routed)           0.117     3.154    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X100Y38        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X100Y38        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.289     2.312    
    SLICE_X100Y38        FDPE (Remov_fdpe_C_PRE)     -0.071     2.241    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.384ns (33.050%)  route 0.778ns (66.950%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.199     3.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X95Y40         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X95Y40         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/C
                         clock pessimism             -0.289     2.313    
    SLICE_X95Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     2.218    i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.384ns (32.912%)  route 0.783ns (67.088%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.204     3.207    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y39        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X101Y39        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.289     2.312    
    SLICE_X101Y39        FDPE (Remov_fdpe_C_PRE)     -0.095     2.217    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.643%)  route 0.825ns (68.357%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.164     2.203 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=25, routed)          0.423     2.627    i_pong_fsm/Q[10]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.672 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.672    i_pong_fsm/p_0_in_0[10]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.737 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.151     2.888    i_pong_fsm/ARG_inferred__1/i__carry__1_n_5
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.108     2.996 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=4, routed)           0.251     3.246    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X98Y44         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X98Y44         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/C
                         clock pessimism             -0.289     2.314    
    SLICE_X98Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     2.243    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.621ns (37.935%)  route 2.652ns (62.065%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 r  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.996    11.189    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X97Y39         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X97Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.409    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.723ns (40.926%)  route 2.487ns (59.074%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           0.776    11.126    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X99Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X99Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X99Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.407    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.780ns (41.798%)  route 2.479ns (58.202%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.837    11.174    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y40         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X94Y40         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X94Y40         FDCE (Recov_fdce_C_CLR)     -0.522    19.495    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.382ns (34.299%)  route 0.732ns (65.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y50         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDPE (Prop_fdpe_C_Q)         0.164     2.204 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=27, routed)          0.466     2.670    i_pong_fsm/Q[2]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.780 f  i_pong_fsm/ARG_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.149     2.929    i_pong_fsm/ARG_inferred__1/i__carry_n_5
    SLICE_X98Y38         LUT2 (Prop_lut2_I1_O)        0.108     3.037 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=4, routed)           0.117     3.154    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X100Y38        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X100Y38        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.289     2.312    
                         clock uncertainty            0.070     2.382    
    SLICE_X100Y38        FDPE (Remov_fdpe_C_PRE)     -0.071     2.311    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.384ns (33.050%)  route 0.778ns (66.950%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.199     3.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X95Y40         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X95Y40         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/C
                         clock pessimism             -0.289     2.313    
                         clock uncertainty            0.070     2.383    
    SLICE_X95Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     2.288    i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.384ns (32.912%)  route 0.783ns (67.088%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.204     3.207    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y39        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X101Y39        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.289     2.312    
                         clock uncertainty            0.070     2.382    
    SLICE_X101Y39        FDPE (Remov_fdpe_C_PRE)     -0.095     2.287    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.643%)  route 0.825ns (68.357%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.164     2.203 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=25, routed)          0.423     2.627    i_pong_fsm/Q[10]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.672 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.672    i_pong_fsm/p_0_in_0[10]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.737 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.151     2.888    i_pong_fsm/ARG_inferred__1/i__carry__1_n_5
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.108     2.996 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=4, routed)           0.251     3.246    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X98Y44         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X98Y44         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X98Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     2.313    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.070    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.621ns (37.935%)  route 2.652ns (62.065%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 r  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.996    11.189    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X97Y39         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X97Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.409    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.070    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.723ns (40.926%)  route 2.487ns (59.074%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           0.776    11.126    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X99Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X99Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.070    20.020    
    SLICE_X99Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.407    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.780ns (41.798%)  route 2.479ns (58.202%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.837    11.174    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y40         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X94Y40         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X94Y40         FDCE (Recov_fdce_C_CLR)     -0.522    19.495    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
                         clock uncertainty            0.070     2.379    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.308    i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.382ns (34.299%)  route 0.732ns (65.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y50         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDPE (Prop_fdpe_C_Q)         0.164     2.204 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=27, routed)          0.466     2.670    i_pong_fsm/Q[2]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.780 f  i_pong_fsm/ARG_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.149     2.929    i_pong_fsm/ARG_inferred__1/i__carry_n_5
    SLICE_X98Y38         LUT2 (Prop_lut2_I1_O)        0.108     3.037 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=4, routed)           0.117     3.154    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X100Y38        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X100Y38        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.289     2.312    
                         clock uncertainty            0.070     2.382    
    SLICE_X100Y38        FDPE (Remov_fdpe_C_PRE)     -0.071     2.311    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.292    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.384ns (33.050%)  route 0.778ns (66.950%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.199     3.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X95Y40         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X95Y40         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/C
                         clock pessimism             -0.289     2.313    
                         clock uncertainty            0.070     2.383    
    SLICE_X95Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     2.288    i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.384ns (32.912%)  route 0.783ns (67.088%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.204     3.207    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y39        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X101Y39        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.289     2.312    
                         clock uncertainty            0.070     2.382    
    SLICE_X101Y39        FDPE (Remov_fdpe_C_PRE)     -0.095     2.287    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.643%)  route 0.825ns (68.357%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.164     2.203 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=25, routed)          0.423     2.627    i_pong_fsm/Q[10]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.672 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.672    i_pong_fsm/p_0_in_0[10]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.737 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.151     2.888    i_pong_fsm/ARG_inferred__1/i__carry__1_n_5
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.108     2.996 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=4, routed)           0.251     3.246    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X98Y44         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X98Y44         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/C
                         clock pessimism             -0.289     2.314    
                         clock uncertainty            0.070     2.384    
    SLICE_X98Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     2.313    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.069    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.723ns (38.089%)  route 2.801ns (61.911%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           1.089    11.439    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X97Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.069    20.019    
    SLICE_X97Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.406    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.406    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.069    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.069    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.926ns (42.940%)  route 2.559ns (57.060%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.253 r  i_pong_fsm/ARG_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.253    i_pong_fsm/ARG_inferred__1/i__carry__0_n_0
    SLICE_X98Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.576 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.770    10.346    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X95Y43         LUT2 (Prop_lut2_I1_O)        0.331    10.677 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1/O
                         net (fo=4, routed)           0.724    11.401    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_1_n_0
    SLICE_X92Y42         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.621    19.683    i_pong_fsm/clk_out1
    SLICE_X92Y42         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P/C
                         clock pessimism              0.402    20.085    
                         clock uncertainty           -0.069    20.016    
    SLICE_X92Y42         FDPE (Recov_fdpe_C_PRE)     -0.569    19.447    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_P
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.220ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.621ns (37.935%)  route 2.652ns (62.065%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 r  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=22, routed)          1.034     8.467    i_pong_fsm/Q[1]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.234 r  i_pong_fsm/ARG_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.623     9.857    i_pong_fsm/ARG_inferred__1/i__carry_n_4
    SLICE_X99Y39         LUT2 (Prop_lut2_I1_O)        0.336    10.193 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2/O
                         net (fo=4, routed)           0.996    11.189    i_pong_fsm/PlateBumpxDP_reg[1][Right][3]_LDC_i_2_n_0
    SLICE_X97Y39         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X97Y39         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.069    20.017    
    SLICE_X97Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.409    i_pong_fsm/PlateBumpxDP_reg[0][Right][3]_C
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  8.220    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.069    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[0][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.695ns (37.686%)  route 2.803ns (62.314%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.301    10.322 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1/O
                         net (fo=4, routed)           1.091    11.413    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_1_n_0
    SLICE_X97Y43         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.624    19.686    i_pong_fsm/clk_out1
    SLICE_X97Y43         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P/C
                         clock pessimism              0.402    20.088    
                         clock uncertainty           -0.069    20.019    
    SLICE_X97Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    19.660    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_P
  -------------------------------------------------------------------
                         required time                         19.660    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.723ns (40.926%)  route 2.487ns (59.074%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 19.687 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.375 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.646    10.021    i_pong_fsm/ARG_inferred__1/i__carry__0_n_5
    SLICE_X101Y41        LUT2 (Prop_lut2_I1_O)        0.329    10.350 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2/O
                         net (fo=4, routed)           0.776    11.126    i_pong_fsm/PlateBumpxDP_reg[1][Right][6]_LDC_i_2_n_0
    SLICE_X99Y44         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.625    19.687    i_pong_fsm/clk_out1
    SLICE_X99Y44         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C/C
                         clock pessimism              0.402    20.089    
                         clock uncertainty           -0.069    20.020    
    SLICE_X99Y44         FDCE (Recov_fdce_C_CLR)     -0.613    19.407    i_pong_fsm/PlateBumpxDP_reg[2][Right][6]_C
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.780ns (41.798%)  route 2.479ns (58.202%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.785     6.916    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.518     7.434 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=18, routed)          1.065     8.499    i_pong_fsm/Q[0]
    SLICE_X98Y39         LUT1 (Prop_lut1_I0_O)        0.124     8.623 r  i_pong_fsm/i__carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.623    i_pong_fsm/p_0_in[0]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.136 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.136    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.459 r  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.577    10.036    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X97Y43         LUT2 (Prop_lut2_I1_O)        0.302    10.338 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2/O
                         net (fo=4, routed)           0.837    11.174    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_LDC_i_2_n_0
    SLICE_X94Y40         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         1.622    19.684    i_pong_fsm/clk_out1
    SLICE_X94Y40         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.069    20.017    
    SLICE_X94Y40         FDCE (Recov_fdce_C_CLR)     -0.522    19.495    i_pong_fsm/PlateBumpxDP_reg[1][Right][5]_C
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  8.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[0][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.382ns (35.771%)  route 0.686ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.615     2.046    i_pong_fsm/clk_out1
    SLICE_X98Y49         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.210 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=26, routed)          0.315     2.525    i_pong_fsm/Q[4]
    SLICE_X99Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.633 f  i_pong_fsm/ARG_carry/O[3]
                         net (fo=2, routed)           0.138     2.771    i_pong_fsm/RESIZE[4]
    SLICE_X98Y56         LUT2 (Prop_lut2_I1_O)        0.110     2.881 f  i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1/O
                         net (fo=4, routed)           0.233     3.114    i_pong_fsm/PlateBumpxDP_reg[1][Left][4]_LDC_i_1_n_0
    SLICE_X100Y56        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X100Y56        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P/C
                         clock pessimism             -0.289     2.309    
    SLICE_X100Y56        FDPE (Remov_fdpe_C_PRE)     -0.071     2.238    i_pong_fsm/PlateBumpxDP_reg[2][Left][4]_P
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.382ns (34.299%)  route 0.732ns (65.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y50         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDPE (Prop_fdpe_C_Q)         0.164     2.204 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=27, routed)          0.466     2.670    i_pong_fsm/Q[2]
    SLICE_X98Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.780 f  i_pong_fsm/ARG_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.149     2.929    i_pong_fsm/ARG_inferred__1/i__carry_n_5
    SLICE_X98Y38         LUT2 (Prop_lut2_I1_O)        0.108     3.037 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1/O
                         net (fo=4, routed)           0.117     3.154    i_pong_fsm/PlateBumpxDP_reg[1][Right][2]_LDC_i_1_n_0
    SLICE_X100Y38        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X100Y38        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P/C
                         clock pessimism             -0.289     2.312    
    SLICE_X100Y38        FDPE (Remov_fdpe_C_PRE)     -0.071     2.241    i_pong_fsm/PlateBumpxDP_reg[2][Right][2]_P
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[0][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.422ns (37.115%)  route 0.715ns (62.885%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=26, routed)          0.353     2.557    i_pong_fsm/Q[8]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.602 r  i_pong_fsm/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.602    i_pong_fsm/p_0_in_0[8]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.707 r  i_pong_fsm/ARG_inferred__1/i__carry__1/O[1]
                         net (fo=2, routed)           0.126     2.833    i_pong_fsm/ARG_inferred__1/i__carry__1_n_6
    SLICE_X98Y42         LUT2 (Prop_lut2_I1_O)        0.108     2.941 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2/O
                         net (fo=4, routed)           0.236     3.177    i_pong_fsm/PlateBumpxDP_reg[1][Right][9]_LDC_i_2_n_0
    SLICE_X95Y43         FDCE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X95Y43         FDCE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C/C
                         clock pessimism             -0.289     2.314    
    SLICE_X95Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    i_pong_fsm/PlateBumpxDP_reg[2][Right][9]_C
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.384ns (33.050%)  route 0.778ns (66.950%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.199     3.202    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X95Y40         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.882     2.602    i_pong_fsm/clk_out1
    SLICE_X95Y40         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P/C
                         clock pessimism             -0.289     2.313    
    SLICE_X95Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     2.218    i_pong_fsm/PlateBumpxDP_reg[0][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.384ns (32.912%)  route 0.783ns (67.088%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.609     2.040    i_pong_fsm/clk_out1
    SLICE_X98Y51         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDPE (Prop_fdpe_C_Q)         0.164     2.204 f  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=27, routed)          0.376     2.580    i_pong_fsm/Q[7]
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.625 r  i_pong_fsm/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    i_pong_fsm/i__carry__0_i_1__3_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.689 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.203     2.892    i_pong_fsm/ARG_inferred__1/i__carry__0_n_4
    SLICE_X96Y39         LUT2 (Prop_lut2_I1_O)        0.111     3.003 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1/O
                         net (fo=4, routed)           0.204     3.207    i_pong_fsm/PlateBumpxDP_reg[1][Right][7]_LDC_i_1_n_0
    SLICE_X101Y39        FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.881     2.601    i_pong_fsm/clk_out1
    SLICE_X101Y39        FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P/C
                         clock pessimism             -0.289     2.312    
    SLICE_X101Y39        FDPE (Remov_fdpe_C_PRE)     -0.095     2.217    i_pong_fsm/PlateBumpxDP_reg[2][Right][7]_P
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.382ns (31.643%)  route 0.825ns (68.357%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.608     2.039    i_pong_fsm/clk_out1
    SLICE_X98Y53         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.164     2.203 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=25, routed)          0.423     2.627    i_pong_fsm/Q[10]
    SLICE_X98Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.672 r  i_pong_fsm/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     2.672    i_pong_fsm/p_0_in_0[10]
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.737 f  i_pong_fsm/ARG_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.151     2.888    i_pong_fsm/ARG_inferred__1/i__carry__1_n_5
    SLICE_X98Y43         LUT2 (Prop_lut2_I1_O)        0.108     2.996 f  i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1/O
                         net (fo=4, routed)           0.251     3.246    i_pong_fsm/PlateBumpxDP_reg[1][Right][10]_LDC_i_1_n_0
    SLICE_X98Y44         FDPE                                         f  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=340, routed)         0.883     2.603    i_pong_fsm/clk_out1
    SLICE_X98Y44         FDPE                                         r  i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P/C
                         clock pessimism             -0.289     2.314    
    SLICE_X98Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     2.243    i_pong_fsm/PlateBumpxDP_reg[0][Right][10]_P
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.003    





