{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port BRAM_PORTB_0 -pg 1 -lvl 0 -x -10 -y 20 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1990 -y 220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1990 -y 250 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -10 -y 280 -defaultsOSRD
preplace port Vaux6 -pg 1 -lvl 0 -x -10 -y 310 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -10 -y 340 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x -10 -y 150 -defaultsOSRD
preplace port duty_signal -pg 1 -lvl 5 -x 1990 -y 490 -defaultsOSRD
preplace port clk_out_0 -pg 1 -lvl 5 -x 1990 -y 880 -defaultsOSRD
preplace portBus data_led -pg 1 -lvl 5 -x 1990 -y 390 -defaultsOSRD
preplace inst PS_BRAM -pg 1 -lvl 4 -x 1270 -y 240 -defaultsOSRD
preplace inst const_high -pg 1 -lvl 2 -x 440 -y 420 -defaultsOSRD
preplace inst const_low -pg 1 -lvl 2 -x 440 -y 520 -defaultsOSRD
preplace inst PWM_12_mod -pg 1 -lvl 4 -x 1270 -y 492 -defaultsOSRD
preplace inst PL_BRAM_read -pg 1 -lvl 2 -x 440 -y 160 -defaultsOSRD
preplace inst PID_0 -pg 1 -lvl 3 -x 850 -y 500 -defaultsOSRD
preplace inst read_clk_0 -pg 1 -lvl 2 -x 440 -y 880 -defaultsOSRD
preplace inst clock_divider_0 -pg 1 -lvl 2 -x 440 -y 740 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 110 -y 730 -defaultsOSRD
preplace netloc ps_BRAM_PORTB_0_dout 1 1 3 220 310 680J 290 990
preplace netloc PL_0_BRAM_PORTB_0_addr 1 2 2 720 210 970J
preplace netloc clk_125MHz_0_1 1 0 4 N 150 200 630 N 630 1000
preplace netloc BRAM_PORTB_0_we_1 1 2 2 710 270 980J
preplace netloc PL_0_data_out 1 2 3 700J 280 970J 390 NJ
preplace netloc PL_0_BRAM_PORTB_0_en 1 2 2 N 80 1010J
preplace netloc BRAM_PORTB_0_din_1 1 2 2 730 200 NJ
preplace netloc BRAM_PORTB_0_rst_1 1 2 2 N 100 980J
preplace netloc PL_BRAM_read_enable 1 2 1 690 200n
preplace netloc PL_BRAM_read_set_current 1 2 1 660 240n
preplace netloc PL_BRAM_read_now_current 1 2 1 670 220n
preplace netloc xlconstant_1_dout 1 2 1 730J 480n
preplace netloc inverter_0_b 1 4 1 1420J 490n
preplace netloc PID_0_outp 1 1 3 230 620 N 620 970
preplace netloc read_clk_0_clk_out 1 2 3 NJ 880 NJ 880 NJ
preplace netloc const_high_dout 1 2 1 650 420n
preplace netloc clock_divider_0_new_clk 1 2 1 710 440n
preplace netloc xlconstant_0_dout 1 1 1 N 730
preplace netloc processing_system7_0_DDR 1 4 1 1420J 220n
preplace netloc Vaux1_1 1 0 4 NJ 280 210 300 NJ 300 NJ
preplace netloc BRAM_PORTB_0_1 1 0 4 NJ 20 N 20 NJ 20 1020J
preplace netloc Vaux9_1 1 0 4 NJ 340 N 340 NJ 340 NJ
preplace netloc Vaux6_1 1 0 4 NJ 310 190 320 NJ 320 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ 250
levelinfo -pg 1 -10 110 440 850 1270 1990
pagesize -pg 1 -db -bbox -sgen -170 -110 2120 940
"
}
{
   "da_axi4_cnt":"2",
   "da_ps7_cnt":"1"
}
