<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="E:/Teczka/8 semestr/PSRA/zybo-lane-detection/hough/hough-hw-filip/hough-hw-filip.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c533b5acd915449bbfbc6e149d7d1439"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/dist_mem_gen_0.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_0.veo"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_0.xml"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="synth/dist_mem_gen_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="doc/dist_mem_gen_v8_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="sim/dist_mem_gen_0.v"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="dist_mem_gen_0.mif"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_0.xci" FileRelPathName="e:/Teczka/8 semestr/PSRA/zybo-lane-detection/hough/hough-hw-filip/my/cosLUT.coe"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/myHough.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../hough-hw-filip/Hough_Filip.srcs/sources_1/new/myHough.v"/>
          <Attr Name="ImportTime" Val="1464254255"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/Mnozarka/Mnozarka.upgrade_log"/>
      <File Path="$PPRDIR/my/cosLUT.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/my/sinLUT.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="myHough"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/tb_myHough.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../hough-hw-filip/Hough_Filip.srcs/sim_1/new/tb_myHough.v"/>
          <Attr Name="ImportTime" Val="1464254255"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tb_myHough"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_2" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_2">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="myHough"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_compiler_10bit" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_compiler_10bit">
      <File Path="$PSRCDIR/sources_1/ip/dds_compiler_10bit.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/dds_compiler_10bit/dds_compiler_10bit.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit_stub.v"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit.dcp"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="demo_tb/tb_dds_compiler_10bit.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="synth/dds_compiler_10bit.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="sim/dds_compiler_10bit.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="doc/dds_compiler_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit.xml"/>
        <CompFileExtendedInfo CompFileName="dds_compiler_10bit.xci" FileRelPathName="dds_compiler_10bit.veo"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_compiler_10bit"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Mnozarka" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Mnozarka">
      <File Path="$PSRCDIR/sources_1/ip/Mnozarka/Mnozarka.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../hough-hw-filip/Hough_Filip.srcs/sources_1/ip/Mnozarka/Mnozarka.xci"/>
          <Attr Name="ImportTime" Val="1464254255"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka.xml"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka.veo"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka_stub.v"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka.dcp"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="sim/Mnozarka.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="doc/mult_gen_v12_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="Mnozarka_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="Mnozarka.xci" FileRelPathName="synth/Mnozarka.vhd"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="Mnozarka"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dist_mem_gen_sin" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dist_mem_gen_sin">
      <File Path="$PSRCDIR/sources_1/ip/dist_mem_gen_sin.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/dist_mem_gen_sin/dist_mem_gen_sin.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_sin_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_sin.mif"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="sim/dist_mem_gen_sin.v"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="synth/dist_mem_gen_sin.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="doc/dist_mem_gen_v8_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_sin.veo"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="e:/Teczka/8 semestr/PSRA/zybo-lane-detection/hough/hough-hw-filip/my/sinLUT.coe"/>
        <CompFileExtendedInfo CompFileName="dist_mem_gen_sin.xci" FileRelPathName="dist_mem_gen_sin.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="dist_mem_gen_sin"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_compiler_10bit_synth_1" Type="Ft3:Synth" SrcSet="dds_compiler_10bit" Part="xc7z010clg400-1" ConstrsSet="dds_compiler_10bit" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_compiler_10bit_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="Mnozarka_synth_1" Type="Ft3:Synth" SrcSet="Mnozarka" Part="xc7z010clg400-1" ConstrsSet="Mnozarka" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Mnozarka_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dist_mem_gen_sin_synth_1" Type="Ft3:Synth" SrcSet="dist_mem_gen_sin" Part="xc7z010clg400-1" ConstrsSet="dist_mem_gen_sin" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dist_mem_gen_sin_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dds_compiler_10bit_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="dds_compiler_10bit" Description="Vivado Implementation Defaults" SynthRun="dds_compiler_10bit_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="Mnozarka_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="Mnozarka" Description="Vivado Implementation Defaults" SynthRun="Mnozarka_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dist_mem_gen_sin_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="dist_mem_gen_sin" Description="Vivado Implementation Defaults" SynthRun="dist_mem_gen_sin_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
