<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xc7z030sbg485-1">
<pins>
	<!--
	(c) Skylark Wireless LLC 2012-2016
	Please note that Vivado is VERY sensitive to the syntax and match between
	the board.xml file and this part0_pins.xml file. Make sure that all
	"component_pin" parameters have an exact match with "name" parameters
	in this file.
	-->
	<pin index="65" name="usr_sw0" iostandard="LVCMOS18" loc="H1"/>
	<pin index="27" name="usr_sw1" iostandard="LVCMOS18" loc="P7"/>
	<pin index="26" name="usr_sw2" iostandard="LVCMOS18" loc="R7"/>
	<pin index="0"  name="usr_sw3" iostandard="LVCMOS18" loc="R8"/>
	
	<pin index="79" name="rfmod_gpio_1" iostandard="LVCMOS18" loc="A7"/>
	<pin index="76" name="rfmod_gpio_2" iostandard="LVCMOS18" loc="B6"/>
	<pin index="78" name="rfmod_gpio_3" iostandard="LVCMOS18" loc="A6"/>
	<pin index="45" name="rfmod_gpio_4" iostandard="LVCMOS18" loc="A5"/>
	<pin index="75" name="rfmod_gpio_5" iostandard="LVCMOS18" loc="C8"/>
	<pin index="77" name="rfmod_gpio_6" iostandard="LVCMOS18" loc="B7"/>
	<pin index="73" name="rfmod_gpio_7" iostandard="LVCMOS18" loc="G6"/>
	<pin index="70" name="rfmod_gpio_8" iostandard="LVCMOS18" loc="E5"/>
	<pin index="48" name="rfmod_gpio_9" iostandard="LVCMOS18" loc="C4"/>
	<pin index="44" name="rfmod_gpio_10" iostandard="LVCMOS18" loc="A4"/>
	<pin index="46" name="rfmod_gpio_11" iostandard="LVCMOS18" loc="C5"/>
	<pin index="49" name="rfmod_gpio_12" iostandard="LVCMOS18" loc="D5"/>
	<pin index="47" name="rfmod_gpio_13" iostandard="LVCMOS18" loc="C6"/>
	<pin index="72" name="rfmod_gpio_14" iostandard="LVCMOS18" loc="F6"/>
	<pin index="71" name="rfmod_gpio_15" iostandard="LVCMOS18" loc="F5"/>
	<pin index="74" name="rfmod_gpio_16" iostandard="LVCMOS18" loc="B8"/>
	
	<pin index="2" name="lms_logic_reset" iostandard="LVCMOS18" loc="L2"/>
	<pin index="17" name="lms_hw_rxen" iostandard="LVCMOS18" loc="K8"/>
	<pin index="34" name="lms_hw_rst" iostandard="LVCMOS18" loc="P8"/>
	<pin index="35" name="lms_hw_txen" iostandard="LVCMOS18" loc="N8"/>
	
	<pin index="1" name="lms_diq2_d10" iostandard="LVCMOS18" loc="L1"/>
	<pin index="3" name="lms_diq1_fclk" iostandard="LVCMOS18" loc="K4"/>
	<pin index="4" name="lms_diq1_mclk" iostandard="LVCMOS18" loc="L5"/>
	<pin index="5" name="lms_diq2_mclk" iostandard="LVCMOS18" loc="T2"/>
	<pin index="6" name="lms_diq2_fclk" iostandard="LVCMOS18" loc="U2"/>
	<pin index="7" name="lms_diq1_d6" iostandard="LVCMOS18" loc="M1"/>
	<pin index="8" name="lms_diq1_d2" iostandard="LVCMOS18" loc="M2"/>
	<pin index="9" name="lms_diq1_d1" iostandard="LVCMOS18" loc="P1"/>
	<pin index="10" name="lms_diq1_d3" iostandard="LVCMOS18" loc="N1"/>
	<pin index="11" name="lms_diq1_d5" iostandard="LVCMOS18" loc="R2"/>
	<pin index="12" name="lms_diq1_d10" iostandard="LVCMOS18" loc="R3"/>
	<pin index="13" name="lms_diq1_txnrx" iostandard="LVCMOS18" loc="P2"/>
	<pin index="14" name="lms_diq1_d0" iostandard="LVCMOS18" loc="P3"/>
	<pin index="15" name="lms_diq1_d8" iostandard="LVCMOS18" loc="N5"/>
	<pin index="16" name="lms_diq1_d11" iostandard="LVCMOS18" loc="N6"/>
	<pin index="18" name="lms_diq2_d1" iostandard="LVCMOS18" loc="P5"/>
	<pin index="19" name="lms_diq1_d4" iostandard="LVCMOS18" loc="P6"/>
	<pin index="20" name="lms_diq2_d4" iostandard="LVCMOS18" loc="N3"/>
	<pin index="21" name="lms_diq2_d2" iostandard="LVCMOS18" loc="N4"/>
	<pin index="22" name="lms_diq2_d6" iostandard="LVCMOS18" loc="M3"/>
	<pin index="23" name="lms_diq2_d7" iostandard="LVCMOS18" loc="M4"/>
	<pin index="28" name="lms_diq2_iqseldir" iostandard="LVCMOS18" loc="J6"/>
	<pin index="29" name="lms_diq2_d0" iostandard="LVCMOS18" loc="J7"/>
	<pin index="31" name="lms_diq2_d5" iostandard="LVCMOS18" loc="K7"/>
	<pin index="32" name="lms_diq2_d3" iostandard="LVCMOS18" loc="M6"/>
	<pin index="38" name="lms_diq1_iqseldir" iostandard="LVCMOS18" loc="K5"/>
	<pin index="39" name="lms_diq1_d9" iostandard="LVCMOS18" loc="J5"/>
	<pin index="40" name="lms_diq2_txnrx" iostandard="LVCMOS18" loc="J1"/>
	<pin index="41" name="lms_diq2_d11" iostandard="LVCMOS18" loc="J2"/>
	<pin index="42" name="lms_diq1_d7" iostandard="LVCMOS18" loc="K2"/>
	<pin index="43" name="lms_diq2_d8" iostandard="LVCMOS18" loc="J3"/>
	<pin index="81" name="lms_diq2_d9" iostandard="LVCMOS18" loc="J8"/>

	<pin index="30" name="lms_spi_sdio" iostandard="LVCMOS18" loc="L7"/>
	<pin index="25" name="lms_spi_sdo" iostandard="LVCMOS18" loc="R5"/>
	<pin index="37" name="lms_spi_sen" iostandard="LVCMOS18" loc="M8"/>
	<pin index="33" name="lms_spi_sclk" iostandard="LVCMOS18" loc="L6"/>

	<pin index="36" name="lms_i2c_scl" iostandard="LVCMOS18" loc="M7"/>
	<pin index="24" name="lms_i2c_sda" iostandard="LVCMOS18" loc="R4"/>

	<pin index="50" name="icnt_up_rx0" iostandard="LVCMOS18" loc="B3"/>
	<pin index="69" name="icnt_up_rx1" iostandard="LVCMOS18" loc="G8"/>
	<pin index="58" name="icnt_up_rx2" iostandard="LVCMOS18" loc="E7"/>
	<pin index="67" name="icnt_up_rx3" iostandard="LVCMOS18" loc="D8"/>

	<pin index="52" name="icnt_up_tx0" iostandard="LVCMOS18" loc="C3"/>
	<pin index="68" name="icnt_up_tx1" iostandard="LVCMOS18" loc="E8"/>
	<pin index="59" name="icnt_up_tx2" iostandard="LVCMOS18" loc="F7"/>
	<pin index="66" name="icnt_up_tx3" iostandard="LVCMOS18" loc="D7"/>

	<pin index="51" name="icnt_dn_rx0" iostandard="LVCMOS18" loc="B4"/>
	<pin index="57" name="icnt_dn_rx1" iostandard="LVCMOS18" loc="H3"/>
	<pin index="61" name="icnt_dn_rx2" iostandard="LVCMOS18" loc="G4"/>
	<pin index="60" name="icnt_dn_rx3" iostandard="LVCMOS18" loc="F4"/>

	<pin index="53" name="icnt_dn_tx0" iostandard="LVCMOS18" loc="D3"/>
	<pin index="62" name="icnt_dn_tx1" iostandard="LVCMOS18" loc="E3"/>
	<pin index="64" name="icnt_dn_tx2" iostandard="LVCMOS18" loc="G3"/>
	<pin index="63" name="icnt_dn_tx3" iostandard="LVCMOS18" loc="G2"/>
	
	<pin index="54" name="clkbuff_lock" iostandard="LVCMOS18" loc="D2"/>
	<pin index="55" name="clkbuff_rst" iostandard="LVCMOS18" loc="E2"/>
	<pin index="56" name="clkbuff_irq" iostandard="LVCMOS18" loc="B2"/>

	<pin index="80" name="ps_clk" iostandard="LVCMOS33" loc="F16"/>
	
	<pin index="82" name="mgtrefclk0_n" iostandard="LVDS18" loc="V9"/>
	<pin index="83" name="mgtrefclk0_p" iostandard="LVDS18" loc="U9"/>
</pins>
</part_info>