0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_RX/UART_RX.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_RX/UART_RX.srcs/sources_1/new/tb_uart_rx.v,1640635031,verilog,,,,tb_uart_rx,,,,,,,,
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_RX/UART_RX.srcs/sources_1/new/uart_rx.v,1640635001,verilog,,C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_RX/UART_RX.srcs/sources_1/new/tb_uart_rx.v,,uart_rx,,,,,,,,
