// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Array2D2Mat_1_HH_
#define _Array2D2Mat_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Array2D2Mat_1 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<11> > arr_val_address0;
    sc_out< sc_logic > arr_val_ce0;
    sc_in< sc_lv<8> > arr_val_q0;
    sc_out< sc_lv<8> > mat_data_stream_V_din;
    sc_in< sc_logic > mat_data_stream_V_full_n;
    sc_out< sc_logic > mat_data_stream_V_write;
    sc_out< sc_lv<6> > mat_rows_V_din;
    sc_in< sc_logic > mat_rows_V_full_n;
    sc_out< sc_logic > mat_rows_V_write;
    sc_out< sc_lv<9> > mat_cols_V_din;
    sc_in< sc_logic > mat_cols_V_full_n;
    sc_out< sc_logic > mat_cols_V_write;


    // Module declarations
    Array2D2Mat_1(sc_module_name name);
    SC_HAS_PROCESS(Array2D2Mat_1);

    ~Array2D2Mat_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > mat_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_191;
    sc_signal< sc_logic > mat_rows_V_blk_n;
    sc_signal< sc_logic > mat_cols_V_blk_n;
    sc_signal< sc_lv<8> > j_i_reg_116;
    sc_signal< sc_lv<1> > exitcond1_fu_127_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_fu_133_p2;
    sc_signal< sc_lv<5> > i_reg_181;
    sc_signal< sc_lv<13> > tmp_408_cast_fu_147_p1;
    sc_signal< sc_lv<13> > tmp_408_cast_reg_186;
    sc_signal< sc_lv<1> > exitcond_fu_151_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > j_fu_157_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<5> > i_i_reg_105;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > tmp_409_cast_fu_172_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<12> > tmp_407_fu_139_p3;
    sc_signal< sc_lv<13> > tmp_1684_i_cast_fu_163_p1;
    sc_signal< sc_lv<13> > tmp_409_fu_167_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<9> ap_const_lv9_80;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_arr_val_address0();
    void thread_arr_val_ce0();
    void thread_exitcond1_fu_127_p2();
    void thread_exitcond_fu_151_p2();
    void thread_i_fu_133_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_157_p2();
    void thread_mat_cols_V_blk_n();
    void thread_mat_cols_V_din();
    void thread_mat_cols_V_write();
    void thread_mat_data_stream_V_blk_n();
    void thread_mat_data_stream_V_din();
    void thread_mat_data_stream_V_write();
    void thread_mat_rows_V_blk_n();
    void thread_mat_rows_V_din();
    void thread_mat_rows_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_1684_i_cast_fu_163_p1();
    void thread_tmp_407_fu_139_p3();
    void thread_tmp_408_cast_fu_147_p1();
    void thread_tmp_409_cast_fu_172_p1();
    void thread_tmp_409_fu_167_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
