#--  Synopsys, Inc.
#--  Version L-2016.09L
#--  Project file C:\projects_2018\USB2SPI\trunk\USB2SPI_XO3LF_SKit_3_9_18\implementation\usb_1p1_demo\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/machxo3l.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_tx_phy.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_rx_phy_60MHz.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_transact.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_control.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_init.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_packet.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_pkg.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/spi_master/spi_master.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_phy/usb_phy.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_serial/usb_serial.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/cores/pll_60MHz.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_fs_port.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_2_spi.vhd"
add_file -vhdl -lib work "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO2_BoB_3_9_18/soucre/usb_top/usb_2_spi_top_lat_bb.vhd"



#implementation: "usb_1p1_demo"
impl -add C:\projects_2018\USB2SPI\trunk\USB2SPI_XO3LF_SKit_3_9_18\implementation\usb_1p1_demo -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/implementation/usb_1p1_demo/}

#device options
set_option -technology MACHXO3LF
set_option -part LCMXO3LF_6900C
set_option -package BG256C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "usb_2_spi_top_lat_bb"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/implementation/usb_1p1_demo/usb_1p1_demo_usb_1p1_demo.edi"

#set log file 
set_option log_file "C:/projects_2018/USB2SPI/trunk/USB2SPI_XO3LF_SKit_3_9_18/implementation/usb_1p1_demo/usb_1p1_demo_usb_1p1_demo.srf" 
impl -active "usb_1p1_demo"
