

================================================================
== Vitis HLS Report for 'A_IO_L2_in_1_x0'
================================================================
* Date:           Fri Sep 16 22:13:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   491587|  1024067|  1.638 ms|  3.413 ms|  491587|  1024067|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3  |   491520|  1024000|  60 ~ 125|          -|          -|  8192|        no|
        | + A_IO_L2_in_1_x0_loop_4                                               |       56|       56|         9|          8|          8|     7|       yes|
        | + A_IO_L2_in_1_x0_loop_7                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + A_IO_L2_in_1_x0_loop_9                                               |       56|       56|         9|          8|          8|     7|       yes|
        | + A_IO_L2_in_1_x0_loop_12                                              |       64|       64|         9|          8|          8|     8|       yes|
        |- A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15                       |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 8, depth = 9
  * Pipeline-3: initiation interval (II) = 8, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 8, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 8, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 8, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 8, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_0_x029, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x06, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x05, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_0_x029, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x06, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x05, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:314]   --->   Operation 51 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_43 = getelementptr i512 %local_A_ping_V, i64 0, i64 0" [./dut.cpp:388]   --->   Operation 52 'getelementptr' 'local_A_ping_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_44 = getelementptr i512 %local_A_ping_V, i64 0, i64 1" [./dut.cpp:388]   --->   Operation 53 'getelementptr' 'local_A_ping_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_45 = getelementptr i512 %local_A_ping_V, i64 0, i64 2" [./dut.cpp:388]   --->   Operation 54 'getelementptr' 'local_A_ping_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_46 = getelementptr i512 %local_A_ping_V, i64 0, i64 3" [./dut.cpp:388]   --->   Operation 55 'getelementptr' 'local_A_ping_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_47 = getelementptr i512 %local_A_ping_V, i64 0, i64 4" [./dut.cpp:388]   --->   Operation 56 'getelementptr' 'local_A_ping_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_48 = getelementptr i512 %local_A_ping_V, i64 0, i64 5" [./dut.cpp:388]   --->   Operation 57 'getelementptr' 'local_A_ping_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_49 = getelementptr i512 %local_A_ping_V, i64 0, i64 6" [./dut.cpp:388]   --->   Operation 58 'getelementptr' 'local_A_ping_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_50 = getelementptr i512 %local_A_ping_V, i64 0, i64 7" [./dut.cpp:388]   --->   Operation 59 'getelementptr' 'local_A_ping_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:316]   --->   Operation 60 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 0" [./dut.cpp:412]   --->   Operation 61 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_37 = getelementptr i512 %local_A_pong_V, i64 0, i64 1" [./dut.cpp:412]   --->   Operation 62 'getelementptr' 'local_A_pong_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_38 = getelementptr i512 %local_A_pong_V, i64 0, i64 2" [./dut.cpp:412]   --->   Operation 63 'getelementptr' 'local_A_pong_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_39 = getelementptr i512 %local_A_pong_V, i64 0, i64 3" [./dut.cpp:412]   --->   Operation 64 'getelementptr' 'local_A_pong_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_40 = getelementptr i512 %local_A_pong_V, i64 0, i64 4" [./dut.cpp:412]   --->   Operation 65 'getelementptr' 'local_A_pong_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_41 = getelementptr i512 %local_A_pong_V, i64 0, i64 5" [./dut.cpp:412]   --->   Operation 66 'getelementptr' 'local_A_pong_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_42 = getelementptr i512 %local_A_pong_V, i64 0, i64 6" [./dut.cpp:412]   --->   Operation 67 'getelementptr' 'local_A_pong_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_43 = getelementptr i512 %local_A_pong_V, i64 0, i64 7" [./dut.cpp:412]   --->   Operation 68 'getelementptr' 'local_A_pong_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln314 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:314]   --->   Operation 69 'specmemcore' 'specmemcore_ln314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln316 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:316]   --->   Operation 70 'specmemcore' 'specmemcore_ln316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln327 = br void" [./dut.cpp:327]   --->   Operation 71 'br' 'br_ln327' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_406, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_30 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_406 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_406' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_1690 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_1690' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln328)   --->   "%or_ln327 = or i1 %icmp_ln890_1690, i1 %intra_trans_en" [./dut.cpp:327]   --->   Operation 83 'or' 'or_ln327' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln327 = xor i1 %icmp_ln890_1690, i1 1" [./dut.cpp:327]   --->   Operation 84 'xor' 'xor_ln327' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln328)   --->   "%and_ln327 = and i1 %arb_30, i1 %xor_ln327" [./dut.cpp:327]   --->   Operation 85 'and' 'and_ln327' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890131 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890131' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln327_1 = and i1 %icmp_ln890131, i1 %xor_ln327" [./dut.cpp:327]   --->   Operation 87 'and' 'and_ln327_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln328 = or i1 %and_ln327_1, i1 %or_ln327" [./dut.cpp:328]   --->   Operation 89 'or' 'or_ln328' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln328)   --->   "%xor_ln328 = xor i1 %icmp_ln890131, i1 1" [./dut.cpp:328]   --->   Operation 90 'xor' 'xor_ln328' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln328)   --->   "%or_ln328_1 = or i1 %icmp_ln890_1690, i1 %xor_ln328" [./dut.cpp:328]   --->   Operation 91 'or' 'or_ln328_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln328 = and i1 %and_ln327, i1 %or_ln328_1" [./dut.cpp:328]   --->   Operation 92 'and' 'and_ln328' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_561" [./dut.cpp:329]   --->   Operation 93 'specloopname' 'specloopname_ln329' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %and_ln328, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:333]   --->   Operation 94 'br' 'br_ln333' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln328)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln328)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 97 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_19 = phi i4 %add_ln691_1800, void %.loopexit432, i4 1, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_1694 = icmp_eq  i4 %c3_V_19, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_1694' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln890_1694, void %.split26, void" [./dut.cpp:334]   --->   Operation 101 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln870_19 = icmp_eq  i4 %c3_V_19, i4 1"   --->   Operation 102 'icmp' 'icmp_ln870_19' <Predicate = (!icmp_ln890_1694)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln870_19, void %.split22.0, void %.split24.0" [./dut.cpp:337]   --->   Operation 103 'br' 'br_ln337' <Predicate = (!icmp_ln890_1694)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln691_1800 = add i4 %c3_V_19, i4 1"   --->   Operation 104 'add' 'add_ln691_1800' <Predicate = (!icmp_ln890_1694)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln890_1694)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 106 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1694)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_345"   --->   Operation 107 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1694)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_A_A_IO_L2_in_1_x05_read_1' <Predicate = (!icmp_ln890_1694)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_1, i3 %local_A_pong_V_addr" [./dut.cpp:345]   --->   Operation 110 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_A_A_IO_L2_in_1_x05_read_23' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_A_A_IO_L2_in_1_x05_read_16' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 114 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_16, i3 %local_A_pong_V_addr_37" [./dut.cpp:345]   --->   Operation 114 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_A_A_IO_L2_in_1_x05_read_24' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_A_A_IO_L2_in_1_x05_read_17' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 118 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_17, i3 %local_A_pong_V_addr_38" [./dut.cpp:345]   --->   Operation 118 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_A_A_IO_L2_in_1_x05_read_25' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_A_A_IO_L2_in_1_x05_read_18' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_18, i3 %local_A_pong_V_addr_39" [./dut.cpp:345]   --->   Operation 122 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_A_A_IO_L2_in_1_x05_read_26' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_A_A_IO_L2_in_1_x05_read_19' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_19, i3 %local_A_pong_V_addr_40" [./dut.cpp:345]   --->   Operation 126 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_A_A_IO_L2_in_1_x05_read_27' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_A_A_IO_L2_in_1_x05_read_20' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_20, i3 %local_A_pong_V_addr_41" [./dut.cpp:345]   --->   Operation 130 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_A_A_IO_L2_in_1_x05_read_28' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_1694 & !icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_A_A_IO_L2_in_1_x05_read_21' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_21, i3 %local_A_pong_V_addr_42" [./dut.cpp:345]   --->   Operation 134 'store' 'store_ln345' <Predicate = (!icmp_ln890_1694 & icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 135 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'fifo_A_A_IO_L2_in_1_x05_read_29' <Predicate = (!icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln870_19)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'read' 'fifo_A_A_IO_L2_in_1_x05_read_22' <Predicate = (icmp_ln870_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%store_ln345 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_22, i3 %local_A_pong_V_addr_43" [./dut.cpp:345]   --->   Operation 139 'store' 'store_ln345' <Predicate = (icmp_ln870_19)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln870_19)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %or_ln328, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:361]   --->   Operation 141 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln328)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_38 = phi i4 %add_ln691_1802, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_1802 = add i4 %c6_V_38, i4 1"   --->   Operation 144 'add' 'add_ln691_1802' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_1696 = icmp_eq  i4 %c6_V_38, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_1696' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln890_1696, void %.split30, void %.loopexit436.loopexit166" [./dut.cpp:362]   --->   Operation 147 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_42 = load i3 %local_A_ping_V_addr_43" [./dut.cpp:369]   --->   Operation 148 'load' 'local_A_ping_V_load_42' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 149 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_43 = load i3 %local_A_ping_V_addr_44" [./dut.cpp:369]   --->   Operation 149 'load' 'local_A_ping_V_load_43' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 150 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_42 = load i3 %local_A_ping_V_addr_43" [./dut.cpp:369]   --->   Operation 150 'load' 'local_A_ping_V_load_42' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 151 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_42" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_14 : Operation 152 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_43 = load i3 %local_A_ping_V_addr_44" [./dut.cpp:369]   --->   Operation 152 'load' 'local_A_ping_V_load_43' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 153 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_44 = load i3 %local_A_ping_V_addr_45" [./dut.cpp:369]   --->   Operation 153 'load' 'local_A_ping_V_load_44' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 154 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_45 = load i3 %local_A_ping_V_addr_46" [./dut.cpp:369]   --->   Operation 154 'load' 'local_A_ping_V_load_45' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_43" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 156 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_44 = load i3 %local_A_ping_V_addr_45" [./dut.cpp:369]   --->   Operation 156 'load' 'local_A_ping_V_load_44' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 157 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_45 = load i3 %local_A_ping_V_addr_46" [./dut.cpp:369]   --->   Operation 157 'load' 'local_A_ping_V_load_45' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 158 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_46 = load i3 %local_A_ping_V_addr_47" [./dut.cpp:369]   --->   Operation 158 'load' 'local_A_ping_V_load_46' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 159 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_47 = load i3 %local_A_ping_V_addr_48" [./dut.cpp:369]   --->   Operation 159 'load' 'local_A_ping_V_load_47' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 160 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_44" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 161 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_46 = load i3 %local_A_ping_V_addr_47" [./dut.cpp:369]   --->   Operation 161 'load' 'local_A_ping_V_load_46' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 162 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_47 = load i3 %local_A_ping_V_addr_48" [./dut.cpp:369]   --->   Operation 162 'load' 'local_A_ping_V_load_47' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 163 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_48 = load i3 %local_A_ping_V_addr_49" [./dut.cpp:369]   --->   Operation 163 'load' 'local_A_ping_V_load_48' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 164 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_49 = load i3 %local_A_ping_V_addr_50" [./dut.cpp:369]   --->   Operation 164 'load' 'local_A_ping_V_load_49' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 165 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_45" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 166 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_48 = load i3 %local_A_ping_V_addr_49" [./dut.cpp:369]   --->   Operation 166 'load' 'local_A_ping_V_load_48' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_17 : Operation 167 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_49 = load i3 %local_A_ping_V_addr_50" [./dut.cpp:369]   --->   Operation 167 'load' 'local_A_ping_V_load_49' <Predicate = (!icmp_ln890_1696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 168 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_46" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 169 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_47" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 170 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_48" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln362 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:362]   --->   Operation 171 'specpipeline' 'specpipeline_ln362' <Predicate = (!icmp_ln890_1696)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_898" [./dut.cpp:362]   --->   Operation 172 'specloopname' 'specloopname_ln362' <Predicate = (!icmp_ln890_1696)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load_49" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln890_1696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!icmp_ln890_1696)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!and_ln328 & or_ln328)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 176 'br' 'br_ln0' <Predicate = (and_ln328 & or_ln328)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln328, i1 1" [./dut.cpp:421]   --->   Operation 177 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_1803 = add i6 %c2_V, i6 1"   --->   Operation 178 'add' 'add_ln691_1803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln327_1, i1 %icmp_ln890_1690"   --->   Operation 179 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_1803"   --->   Operation 180 'select' 'select_ln691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.73ns)   --->   "%add_ln890_405 = add i11 %indvar_flatten, i11 1"   --->   Operation 181 'add' 'add_ln890_405' <Predicate = (!icmp_ln890_1690)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1690, i11 1, i11 %add_ln890_405"   --->   Operation 182 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.70>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_1799, void %.loopexit434, i4 1, void %.preheader5.preheader"   --->   Operation 184 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.65ns)   --->   "%icmp_ln890_1693 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 185 'icmp' 'icmp_ln890_1693' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln890_1693, void %.split16, void" [./dut.cpp:377]   --->   Operation 187 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 188 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1693)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:380]   --->   Operation 189 'br' 'br_ln380' <Predicate = (!icmp_ln890_1693)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln691_1799 = add i4 %c3_V, i4 1"   --->   Operation 190 'add' 'add_ln691_1799' <Predicate = (!icmp_ln890_1693)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln890_1693)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 192 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1693)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_580"   --->   Operation 193 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1693)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 194 'read' 'fifo_A_A_IO_L2_in_1_x05_read' <Predicate = (!icmp_ln890_1693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 196 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read, i3 %local_A_ping_V_addr_43" [./dut.cpp:388]   --->   Operation 196 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_A_A_IO_L2_in_1_x05_read_9' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_A_A_IO_L2_in_1_x05_read_2' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_2, i3 %local_A_ping_V_addr_44" [./dut.cpp:388]   --->   Operation 200 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_A_A_IO_L2_in_1_x05_read_10' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_A_A_IO_L2_in_1_x05_read_3' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 204 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_3, i3 %local_A_ping_V_addr_45" [./dut.cpp:388]   --->   Operation 204 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_A_A_IO_L2_in_1_x05_read_11' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_A_A_IO_L2_in_1_x05_read_4' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_4, i3 %local_A_ping_V_addr_46" [./dut.cpp:388]   --->   Operation 208 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 209 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'fifo_A_A_IO_L2_in_1_x05_read_12' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 211 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'fifo_A_A_IO_L2_in_1_x05_read_5' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 212 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_5, i3 %local_A_ping_V_addr_47" [./dut.cpp:388]   --->   Operation 212 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 213 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'read' 'fifo_A_A_IO_L2_in_1_x05_read_13' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 215 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'fifo_A_A_IO_L2_in_1_x05_read_6' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 216 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_6, i3 %local_A_ping_V_addr_48" [./dut.cpp:388]   --->   Operation 216 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 217 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'fifo_A_A_IO_L2_in_1_x05_read_14' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (!icmp_ln890_1693 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 219 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'fifo_A_A_IO_L2_in_1_x05_read_7' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 220 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_7, i3 %local_A_ping_V_addr_49" [./dut.cpp:388]   --->   Operation 220 'store' 'store_ln388' <Predicate = (!icmp_ln890_1693 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 221 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 221 'read' 'fifo_A_A_IO_L2_in_1_x05_read_15' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 222 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06, i512 %fifo_A_A_IO_L2_in_1_x05_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 222 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 223 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_1_x05_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 224 'read' 'fifo_A_A_IO_L2_in_1_x05_read_8' <Predicate = (icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 225 [1/1] (1.20ns)   --->   "%store_ln388 = store i512 %fifo_A_A_IO_L2_in_1_x05_read_8, i3 %local_A_ping_V_addr_50" [./dut.cpp:388]   --->   Operation 225 'store' 'store_ln388' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 226 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln404 = br i1 %or_ln328, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:404]   --->   Operation 227 'br' 'br_ln404' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 228 'br' 'br_ln890' <Predicate = (or_ln328)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1801, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 229 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.70ns)   --->   "%add_ln691_1801 = add i4 %c6_V, i4 1"   --->   Operation 230 'add' 'add_ln691_1801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.65ns)   --->   "%icmp_ln890_1695 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 231 'icmp' 'icmp_ln890_1695' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln405 = br i1 %icmp_ln890_1695, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:405]   --->   Operation 233 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:412]   --->   Operation 234 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_33 : Operation 235 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_37" [./dut.cpp:412]   --->   Operation 235 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 236 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:412]   --->   Operation 236 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 237 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_34 : Operation 238 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_37" [./dut.cpp:412]   --->   Operation 238 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 239 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_38" [./dut.cpp:412]   --->   Operation 239 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 240 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_39" [./dut.cpp:412]   --->   Operation 240 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 241 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_35 : Operation 242 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_38" [./dut.cpp:412]   --->   Operation 242 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 243 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_39" [./dut.cpp:412]   --->   Operation 243 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 244 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_40" [./dut.cpp:412]   --->   Operation 244 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 245 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_41" [./dut.cpp:412]   --->   Operation 245 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 246 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_36 : Operation 247 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_40" [./dut.cpp:412]   --->   Operation 247 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 248 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_41" [./dut.cpp:412]   --->   Operation 248 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 249 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_42" [./dut.cpp:412]   --->   Operation 249 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 250 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_43" [./dut.cpp:412]   --->   Operation 250 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_37 : Operation 252 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_42" [./dut.cpp:412]   --->   Operation 252 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_37 : Operation 253 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_43" [./dut.cpp:412]   --->   Operation 253 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1695)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 255 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln405 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:405]   --->   Operation 257 'specpipeline' 'specpipeline_ln405' <Predicate = (!icmp_ln890_1695)> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln405 = specloopname void @_ssdm_op_SpecLoopName, void @empty_559" [./dut.cpp:405]   --->   Operation 258 'specloopname' 'specloopname_ln405' <Predicate = (!icmp_ln890_1695)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_pong_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'write' 'write_ln174' <Predicate = (!icmp_ln890_1695)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!icmp_ln890_1695)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.20>
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 261 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 262 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten21, i7 1"   --->   Operation 263 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/1] (0.59ns)   --->   "%icmp_ln890_1691 = icmp_eq  i7 %indvar_flatten21, i7 64"   --->   Operation 264 'icmp' 'icmp_ln890_1691' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1691, void %.preheader, void %.loopexit"   --->   Operation 265 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.65ns)   --->   "%icmp_ln890_1692 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 266 'icmp' 'icmp_ln890_1692' <Predicate = (!icmp_ln890_1691)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [1/1] (0.35ns)   --->   "%select_ln429 = select i1 %icmp_ln890_1692, i4 0, i4 %c7_V" [./dut.cpp:429]   --->   Operation 267 'select' 'select_ln429' <Predicate = (!icmp_ln890_1691)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln429"   --->   Operation 268 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890" [./dut.cpp:436]   --->   Operation 269 'getelementptr' 'local_A_ping_V_addr' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_42 : Operation 270 [2/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:436]   --->   Operation 270 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1691)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln429, i4 1"   --->   Operation 271 'add' 'add_ln691' <Predicate = (!icmp_ln890_1691)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln431 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:431]   --->   Operation 274 'specpipeline' 'specpipeline_ln431' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln431 = specloopname void @_ssdm_op_SpecLoopName, void @empty_508" [./dut.cpp:431]   --->   Operation 275 'specloopname' 'specloopname_ln431' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>
ST_43 : Operation 276 [1/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:436]   --->   Operation 276 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1691)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_1_0_x029, i512 %local_A_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = (!icmp_ln890_1691)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln890_1691)> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln461 = ret" [./dut.cpp:461]   --->   Operation 279 'ret' 'ret_ln461' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13') with incoming values : ('add_ln890_406') [32]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890') [33]  (0 ns)
	'icmp' operation ('icmp_ln890_1690') [43]  (0.617 ns)
	'xor' operation ('xor_ln327', ./dut.cpp:327) [45]  (0.122 ns)
	'and' operation ('and_ln327_1', ./dut.cpp:327) [48]  (0.122 ns)
	'or' operation ('or_ln328', ./dut.cpp:328) [50]  (0.122 ns)

 <State 3>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1800') [59]  (0 ns)
	'add' operation ('add_ln691_1800') [104]  (0.708 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [70]  (1.22 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [72]  (1.22 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [74]  (1.22 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [75]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [76]  (1.22 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [77]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [78]  (1.22 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [79]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [80]  (1.22 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [82]  (1.22 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [83]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [84]  (1.22 ns)

 <State 12>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691_1802') [111]  (0.387 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_42', ./dut.cpp:369) on array 'local_A_ping.V', ./dut.cpp:314 [119]  (1.2 ns)

 <State 14>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load_42', ./dut.cpp:369) on array 'local_A_ping.V', ./dut.cpp:314 [119]  (1.2 ns)
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [120]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [124]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [126]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [130]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [132]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [134]  (1.22 ns)

 <State 22>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_405') [225]  (0.735 ns)
	'select' operation ('select_ln890') [226]  (0.301 ns)

 <State 23>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_1799') [141]  (0 ns)
	'add' operation ('add_ln691_1799') [186]  (0.708 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [149]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [152]  (1.22 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [153]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [154]  (1.22 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [155]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [156]  (1.22 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [157]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [158]  (1.22 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [159]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [160]  (1.22 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [161]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [162]  (1.22 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [163]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [164]  (1.22 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_1_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [165]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_2_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [166]  (1.22 ns)

 <State 32>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c6.V') with incoming values : ('add_ln691_1801') [193]  (0.387 ns)

 <State 33>: 1.2ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:412) on array 'local_A_pong.V', ./dut.cpp:316 [201]  (1.2 ns)

 <State 34>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:412) on array 'local_A_pong.V', ./dut.cpp:316 [201]  (1.2 ns)
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [202]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [204]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [206]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [208]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [210]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [212]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [214]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [216]  (1.22 ns)

 <State 42>: 2.21ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691') [232]  (0 ns)
	'icmp' operation ('icmp_ln890_1692') [239]  (0.656 ns)
	'select' operation ('select_ln429', ./dut.cpp:429) [240]  (0.351 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:436) [242]  (0 ns)
	'load' operation ('local_A_ping_V_load', ./dut.cpp:436) on array 'local_A_ping.V', ./dut.cpp:314 [245]  (1.2 ns)

 <State 43>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_ping_V_load', ./dut.cpp:436) on array 'local_A_ping.V', ./dut.cpp:314 [245]  (1.2 ns)
	fifo write on port 'fifo_A_PE_1_0_x029' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [246]  (1.22 ns)

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
