// Seed: 871525959
module module_0 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    output wire id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_28 = 0;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    output logic id_3
    , id_30,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input wor id_16,
    output tri id_17,
    output supply1 id_18
    , id_31,
    output wor id_19,
    input tri id_20,
    output uwire id_21,
    input tri0 id_22,
    input wand id_23,
    input tri0 id_24,
    output wand id_25,
    output wire id_26,
    input wor id_27,
    input tri0 id_28
);
  logic id_32;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_19,
      id_6,
      id_19,
      id_9
  );
  always @(*) id_3 = id_11;
endmodule
