<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2005" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2005{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2005{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2005{left:785px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2005{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2005{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t6_2005{left:70px;bottom:1061px;letter-spacing:0.16px;word-spacing:-0.09px;}
#t7_2005{left:360px;bottom:784px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_2005{left:70px;bottom:700px;letter-spacing:-0.12px;}
#t9_2005{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#ta_2005{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2005{left:70px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_2005{left:70px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_2005{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_2005{left:785px;bottom:610px;}
#tf_2005{left:798px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tg_2005{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_2005{left:70px;bottom:564px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#ti_2005{left:70px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_2005{left:70px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_2005{left:70px;bottom:489px;letter-spacing:-0.13px;}
#tl_2005{left:70px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tm_2005{left:70px;bottom:446px;letter-spacing:-0.11px;}
#tn_2005{left:70px;bottom:428px;letter-spacing:-0.12px;}
#to_2005{left:91px;bottom:409px;letter-spacing:-0.14px;}
#tp_2005{left:118px;bottom:391px;letter-spacing:-0.14px;}
#tq_2005{left:91px;bottom:373px;letter-spacing:-0.09px;}
#tr_2005{left:118px;bottom:354px;letter-spacing:-0.14px;}
#ts_2005{left:70px;bottom:336px;letter-spacing:-0.11px;}
#tt_2005{left:70px;bottom:299px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_2005{left:91px;bottom:281px;letter-spacing:-0.09px;}
#tv_2005{left:91px;bottom:263px;letter-spacing:-0.11px;}
#tw_2005{left:118px;bottom:244px;letter-spacing:-0.12px;}
#tx_2005{left:146px;bottom:226px;letter-spacing:-0.12px;}
#ty_2005{left:118px;bottom:208px;letter-spacing:-0.09px;}
#tz_2005{left:146px;bottom:189px;letter-spacing:-0.12px;}
#t10_2005{left:366px;bottom:189px;letter-spacing:-0.12px;}
#t11_2005{left:173px;bottom:171px;letter-spacing:-0.12px;}
#t12_2005{left:173px;bottom:153px;letter-spacing:-0.1px;}
#t13_2005{left:366px;bottom:153px;letter-spacing:-0.12px;}
#t14_2005{left:201px;bottom:134px;letter-spacing:-0.11px;}
#t15_2005{left:146px;bottom:116px;letter-spacing:-0.07px;}
#t16_2005{left:79px;bottom:1043px;letter-spacing:-0.14px;}
#t17_2005{left:79px;bottom:1028px;letter-spacing:-0.12px;}
#t18_2005{left:272px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#t19_2005{left:272px;bottom:1028px;letter-spacing:-0.18px;}
#t1a_2005{left:318px;bottom:1043px;letter-spacing:-0.14px;}
#t1b_2005{left:318px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1c_2005{left:318px;bottom:1013px;letter-spacing:-0.14px;}
#t1d_2005{left:393px;bottom:1043px;letter-spacing:-0.12px;}
#t1e_2005{left:393px;bottom:1028px;letter-spacing:-0.11px;}
#t1f_2005{left:393px;bottom:1013px;letter-spacing:-0.12px;}
#t1g_2005{left:480px;bottom:1043px;letter-spacing:-0.12px;}
#t1h_2005{left:79px;bottom:990px;letter-spacing:-0.12px;}
#t1i_2005{left:79px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_2005{left:79px;bottom:956px;letter-spacing:-0.14px;}
#t1k_2005{left:272px;bottom:990px;}
#t1l_2005{left:318px;bottom:990px;letter-spacing:-0.15px;}
#t1m_2005{left:393px;bottom:990px;letter-spacing:-0.15px;}
#t1n_2005{left:393px;bottom:973px;letter-spacing:-0.16px;}
#t1o_2005{left:480px;bottom:990px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#t1p_2005{left:480px;bottom:973px;letter-spacing:-0.13px;}
#t1q_2005{left:480px;bottom:956px;letter-spacing:-0.13px;}
#t1r_2005{left:79px;bottom:933px;letter-spacing:-0.12px;}
#t1s_2005{left:79px;bottom:917px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_2005{left:79px;bottom:900px;letter-spacing:-0.15px;}
#t1u_2005{left:272px;bottom:933px;}
#t1v_2005{left:318px;bottom:933px;letter-spacing:-0.15px;}
#t1w_2005{left:393px;bottom:933px;letter-spacing:-0.16px;}
#t1x_2005{left:393px;bottom:917px;letter-spacing:-0.16px;}
#t1y_2005{left:480px;bottom:933px;letter-spacing:-0.11px;}
#t1z_2005{left:480px;bottom:917px;letter-spacing:-0.12px;}
#t20_2005{left:480px;bottom:900px;letter-spacing:-0.12px;}
#t21_2005{left:79px;bottom:877px;letter-spacing:-0.12px;}
#t22_2005{left:79px;bottom:860px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_2005{left:79px;bottom:843px;letter-spacing:-0.13px;}
#t24_2005{left:272px;bottom:877px;}
#t25_2005{left:318px;bottom:877px;letter-spacing:-0.15px;}
#t26_2005{left:393px;bottom:877px;letter-spacing:-0.16px;}
#t27_2005{left:480px;bottom:877px;letter-spacing:-0.11px;}
#t28_2005{left:480px;bottom:860px;letter-spacing:-0.12px;}
#t29_2005{left:480px;bottom:843px;letter-spacing:-0.12px;}
#t2a_2005{left:84px;bottom:762px;letter-spacing:-0.15px;}
#t2b_2005{left:150px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2c_2005{left:273px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2d_2005{left:427px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2e_2005{left:588px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2f_2005{left:742px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2g_2005{left:98px;bottom:738px;}
#t2h_2005{left:174px;bottom:738px;letter-spacing:-0.1px;}
#t2i_2005{left:262px;bottom:738px;letter-spacing:-0.13px;}
#t2j_2005{left:418px;bottom:738px;letter-spacing:-0.12px;}
#t2k_2005{left:609px;bottom:738px;letter-spacing:-0.12px;}
#t2l_2005{left:763px;bottom:738px;letter-spacing:-0.15px;}

.s1_2005{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2005{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2005{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2005{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2005{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2005{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2005{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2005{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2005{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2005" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2005Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2005" style="-webkit-user-select: none;"><object width="935" height="1210" data="2005/2005.svg" type="image/svg+xml" id="pdf2005" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2005" class="t s1_2005">VCVTPD2UQQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers </span>
<span id="t2_2005" class="t s2_2005">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2005" class="t s1_2005">Vol. 2C </span><span id="t4_2005" class="t s1_2005">5-43 </span>
<span id="t5_2005" class="t s3_2005">VCVTPD2UQQ—Convert Packed Double Precision Floating-Point Values to Packed Unsigned </span>
<span id="t6_2005" class="t s3_2005">Quadword Integers </span>
<span id="t7_2005" class="t s4_2005">Instruction Operand Encoding </span>
<span id="t8_2005" class="t s5_2005">Description </span>
<span id="t9_2005" class="t s6_2005">Converts packed double precision floating-point values in the source operand (second operand) to packed unsigned </span>
<span id="ta_2005" class="t s6_2005">quadword integers in the destination operand (first operand). </span>
<span id="tb_2005" class="t s6_2005">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tc_2005" class="t s6_2005">register or the embedded rounding control bits. If a converted result cannot be represented in the destination </span>
<span id="td_2005" class="t s6_2005">format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2 </span>
<span id="te_2005" class="t s7_2005">w </span>
<span id="tf_2005" class="t s6_2005">– 1 is </span>
<span id="tg_2005" class="t s6_2005">returned, where w represents the number of bits in the destination format. </span>
<span id="th_2005" class="t s6_2005">The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation </span>
<span id="ti_2005" class="t s6_2005">is a ZMM/YMM/XMM register conditionally updated with writemask k1. </span>
<span id="tj_2005" class="t s6_2005">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tk_2005" class="t s5_2005">Operation </span>
<span id="tl_2005" class="t s8_2005">VCVTPD2UQQ (EVEX Encoded Versions) When SRC Operand is a Register </span>
<span id="tm_2005" class="t s9_2005">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="tn_2005" class="t s9_2005">IF (VL == 512) AND (EVEX.b == 1) </span>
<span id="to_2005" class="t s9_2005">THEN </span>
<span id="tp_2005" class="t s9_2005">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tq_2005" class="t s9_2005">ELSE </span>
<span id="tr_2005" class="t s9_2005">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="ts_2005" class="t s9_2005">FI; </span>
<span id="tt_2005" class="t s9_2005">FOR j := 0 TO KL-1 </span>
<span id="tu_2005" class="t s9_2005">i := j * 64 </span>
<span id="tv_2005" class="t s9_2005">IF k1[j] OR *no writemask* </span>
<span id="tw_2005" class="t s9_2005">THEN DEST[i+63:i] := </span>
<span id="tx_2005" class="t s9_2005">Convert_Double_Precision_Floating_Point_To_UQuadInteger(SRC[i+63:i]) </span>
<span id="ty_2005" class="t s9_2005">ELSE </span>
<span id="tz_2005" class="t s9_2005">IF *merging-masking* </span><span id="t10_2005" class="t s9_2005">; merging-masking </span>
<span id="t11_2005" class="t s9_2005">THEN *DEST[i+63:i] remains unchanged* </span>
<span id="t12_2005" class="t s9_2005">ELSE </span><span id="t13_2005" class="t s9_2005">; zeroing-masking </span>
<span id="t14_2005" class="t s9_2005">DEST[i+63:i] := 0 </span>
<span id="t15_2005" class="t s9_2005">FI </span>
<span id="t16_2005" class="t s8_2005">Opcode/ </span>
<span id="t17_2005" class="t s8_2005">Instruction </span>
<span id="t18_2005" class="t s8_2005">Op / </span>
<span id="t19_2005" class="t s8_2005">En </span>
<span id="t1a_2005" class="t s8_2005">64/32 </span>
<span id="t1b_2005" class="t s8_2005">bit Mode </span>
<span id="t1c_2005" class="t s8_2005">Support </span>
<span id="t1d_2005" class="t s8_2005">CPUID </span>
<span id="t1e_2005" class="t s8_2005">Feature </span>
<span id="t1f_2005" class="t s8_2005">Flag </span>
<span id="t1g_2005" class="t s8_2005">Description </span>
<span id="t1h_2005" class="t s9_2005">EVEX.128.66.0F.W1 79 /r </span>
<span id="t1i_2005" class="t s9_2005">VCVTPD2UQQ xmm1 {k1}{z}, </span>
<span id="t1j_2005" class="t s9_2005">xmm2/m128/m64bcst </span>
<span id="t1k_2005" class="t s9_2005">A </span><span id="t1l_2005" class="t s9_2005">V/V </span><span id="t1m_2005" class="t s9_2005">AVX512VL </span>
<span id="t1n_2005" class="t s9_2005">AVX512DQ </span>
<span id="t1o_2005" class="t s9_2005">Convert two packed double precision floating-point values from </span>
<span id="t1p_2005" class="t s9_2005">xmm2/mem to two packed unsigned quadword integers in </span>
<span id="t1q_2005" class="t s9_2005">xmm1 with writemask k1. </span>
<span id="t1r_2005" class="t s9_2005">EVEX.256.66.0F.W1 79 /r </span>
<span id="t1s_2005" class="t s9_2005">VCVTPD2UQQ ymm1 {k1}{z}, </span>
<span id="t1t_2005" class="t s9_2005">ymm2/m256/m64bcst </span>
<span id="t1u_2005" class="t s9_2005">A </span><span id="t1v_2005" class="t s9_2005">V/V </span><span id="t1w_2005" class="t s9_2005">AVX512VL </span>
<span id="t1x_2005" class="t s9_2005">AVX512DQ </span>
<span id="t1y_2005" class="t s9_2005">Convert fourth packed double precision floating-point values </span>
<span id="t1z_2005" class="t s9_2005">from ymm2/mem to four packed unsigned quadword integers </span>
<span id="t20_2005" class="t s9_2005">in ymm1 with writemask k1. </span>
<span id="t21_2005" class="t s9_2005">EVEX.512.66.0F.W1 79 /r </span>
<span id="t22_2005" class="t s9_2005">VCVTPD2UQQ zmm1 {k1}{z}, </span>
<span id="t23_2005" class="t s9_2005">zmm2/m512/m64bcst{er} </span>
<span id="t24_2005" class="t s9_2005">A </span><span id="t25_2005" class="t s9_2005">V/V </span><span id="t26_2005" class="t s9_2005">AVX512DQ </span><span id="t27_2005" class="t s9_2005">Convert eight packed double precision floating-point values </span>
<span id="t28_2005" class="t s9_2005">from zmm2/mem to eight packed unsigned quadword integers </span>
<span id="t29_2005" class="t s9_2005">in zmm1 with writemask k1. </span>
<span id="t2a_2005" class="t s8_2005">Op/En </span><span id="t2b_2005" class="t s8_2005">Tuple Type </span><span id="t2c_2005" class="t s8_2005">Operand 1 </span><span id="t2d_2005" class="t s8_2005">Operand 2 </span><span id="t2e_2005" class="t s8_2005">Operand 3 </span><span id="t2f_2005" class="t s8_2005">Operand 4 </span>
<span id="t2g_2005" class="t s9_2005">A </span><span id="t2h_2005" class="t s9_2005">Full </span><span id="t2i_2005" class="t s9_2005">ModRM:reg (w) </span><span id="t2j_2005" class="t s9_2005">ModRM:r/m (r) </span><span id="t2k_2005" class="t s9_2005">N/A </span><span id="t2l_2005" class="t s9_2005">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
